
microSWIFT_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b4c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000614  08009cf0  08009cf0  00019cf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a304  0800a304  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a304  0800a304  0001a304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a30c  0800a30c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a30c  0800a30c  0001a30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a310  0800a310  0001a310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800a314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010fbc  200001f4  0800a508  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200111b0  0800a508  000211b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f3ba  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004035  00000000  00000000  0003f5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c0  00000000  00000000  00043618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001830  00000000  00000000  00044fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009601  00000000  00000000  00046808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f75b  00000000  00000000  0004fe09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4c52  00000000  00000000  0006f564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001141b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e18  00000000  00000000  00114208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009cd4 	.word	0x08009cd4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08009cd4 	.word	0x08009cd4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
	...

08000ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed0:	f000 fe54 	bl	8001b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed4:	f000 f882 	bl	8000fdc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed8:	f000 f9b2 	bl	8001240 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8000edc:	f000 f954 	bl	8001188 <_ZL19MX_USART2_UART_Initv>
  MX_I2C1_Init();
 8000ee0:	f000 f8f4 	bl	80010cc <_ZL12MX_I2C1_Initv>
  MX_FATFS_Init();
 8000ee4:	f003 f8dc 	bl	80040a0 <MX_FATFS_Init>
  MX_RTC_Init();
 8000ee8:	f000 f924 	bl	8001134 <_ZL11MX_RTC_Initv>
  MX_USART6_UART_Init();
 8000eec:	f000 f97a 	bl	80011e4 <_ZL19MX_USART6_UART_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ef0:	f003 f9e0 	bl	80042b4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GPS_Task */
  GPS_TaskHandle = osThreadNew(GPS_Start, NULL, &GPS_Task_attributes);
 8000ef4:	4a21      	ldr	r2, [pc, #132]	; (8000f7c <main+0xb0>)
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4821      	ldr	r0, [pc, #132]	; (8000f80 <main+0xb4>)
 8000efa:	f003 fa25 	bl	8004348 <osThreadNew>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4a20      	ldr	r2, [pc, #128]	; (8000f84 <main+0xb8>)
 8000f02:	6013      	str	r3, [r2, #0]

  /* creation of IMU_Task */
  IMU_TaskHandle = osThreadNew(IMU_Start, NULL, &IMU_Task_attributes);
 8000f04:	4a20      	ldr	r2, [pc, #128]	; (8000f88 <main+0xbc>)
 8000f06:	2100      	movs	r1, #0
 8000f08:	4820      	ldr	r0, [pc, #128]	; (8000f8c <main+0xc0>)
 8000f0a:	f003 fa1d 	bl	8004348 <osThreadNew>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a1f      	ldr	r2, [pc, #124]	; (8000f90 <main+0xc4>)
 8000f12:	6013      	str	r3, [r2, #0]

  /* creation of GPSWaves_Task */
  GPSWaves_TaskHandle = osThreadNew(GPSWaves_Start, NULL, &GPSWaves_Task_attributes);
 8000f14:	4a1f      	ldr	r2, [pc, #124]	; (8000f94 <main+0xc8>)
 8000f16:	2100      	movs	r1, #0
 8000f18:	481f      	ldr	r0, [pc, #124]	; (8000f98 <main+0xcc>)
 8000f1a:	f003 fa15 	bl	8004348 <osThreadNew>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a1e      	ldr	r2, [pc, #120]	; (8000f9c <main+0xd0>)
 8000f22:	6013      	str	r3, [r2, #0]

  /* creation of Update_Sys_Cloc */
  Update_Sys_ClocHandle = osThreadNew(Update_Sys_Clock_Start, NULL, &Update_Sys_Cloc_attributes);
 8000f24:	4a1e      	ldr	r2, [pc, #120]	; (8000fa0 <main+0xd4>)
 8000f26:	2100      	movs	r1, #0
 8000f28:	481e      	ldr	r0, [pc, #120]	; (8000fa4 <main+0xd8>)
 8000f2a:	f003 fa0d 	bl	8004348 <osThreadNew>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a1d      	ldr	r2, [pc, #116]	; (8000fa8 <main+0xdc>)
 8000f32:	6013      	str	r3, [r2, #0]

  /* creation of CT_Task */
  CT_TaskHandle = osThreadNew(CT_Start, NULL, &CT_Task_attributes);
 8000f34:	4a1d      	ldr	r2, [pc, #116]	; (8000fac <main+0xe0>)
 8000f36:	2100      	movs	r1, #0
 8000f38:	481d      	ldr	r0, [pc, #116]	; (8000fb0 <main+0xe4>)
 8000f3a:	f003 fa05 	bl	8004348 <osThreadNew>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	4a1c      	ldr	r2, [pc, #112]	; (8000fb4 <main+0xe8>)
 8000f42:	6013      	str	r3, [r2, #0]

  /* creation of Write_Logs_Task */
  Write_Logs_TaskHandle = osThreadNew(Write_Logs_Start, NULL, &Write_Logs_Task_attributes);
 8000f44:	4a1c      	ldr	r2, [pc, #112]	; (8000fb8 <main+0xec>)
 8000f46:	2100      	movs	r1, #0
 8000f48:	481c      	ldr	r0, [pc, #112]	; (8000fbc <main+0xf0>)
 8000f4a:	f003 f9fd 	bl	8004348 <osThreadNew>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	4a1b      	ldr	r2, [pc, #108]	; (8000fc0 <main+0xf4>)
 8000f52:	6013      	str	r3, [r2, #0]

  /* creation of Check_Batt_Task */
  Check_Batt_TaskHandle = osThreadNew(Check_Battery_Start, NULL, &Check_Batt_Task_attributes);
 8000f54:	4a1b      	ldr	r2, [pc, #108]	; (8000fc4 <main+0xf8>)
 8000f56:	2100      	movs	r1, #0
 8000f58:	481b      	ldr	r0, [pc, #108]	; (8000fc8 <main+0xfc>)
 8000f5a:	f003 f9f5 	bl	8004348 <osThreadNew>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4a1a      	ldr	r2, [pc, #104]	; (8000fcc <main+0x100>)
 8000f62:	6013      	str	r3, [r2, #0]

  /* creation of Send_Msg_Task */
  Send_Msg_TaskHandle = osThreadNew(Send_Msg_Start, NULL, &Send_Msg_Task_attributes);
 8000f64:	4a1a      	ldr	r2, [pc, #104]	; (8000fd0 <main+0x104>)
 8000f66:	2100      	movs	r1, #0
 8000f68:	481a      	ldr	r0, [pc, #104]	; (8000fd4 <main+0x108>)
 8000f6a:	f003 f9ed 	bl	8004348 <osThreadNew>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a19      	ldr	r2, [pc, #100]	; (8000fd8 <main+0x10c>)
 8000f72:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f74:	f003 f9c2 	bl	80042fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f78:	e7fe      	b.n	8000f78 <main+0xac>
 8000f7a:	bf00      	nop
 8000f7c:	08009df4 	.word	0x08009df4
 8000f80:	0800131d 	.word	0x0800131d
 8000f84:	2000030c 	.word	0x2000030c
 8000f88:	08009e18 	.word	0x08009e18
 8000f8c:	08001579 	.word	0x08001579
 8000f90:	20000310 	.word	0x20000310
 8000f94:	08009e3c 	.word	0x08009e3c
 8000f98:	08001589 	.word	0x08001589
 8000f9c:	20000314 	.word	0x20000314
 8000fa0:	08009e60 	.word	0x08009e60
 8000fa4:	08001599 	.word	0x08001599
 8000fa8:	20000318 	.word	0x20000318
 8000fac:	08009e84 	.word	0x08009e84
 8000fb0:	080015a9 	.word	0x080015a9
 8000fb4:	2000031c 	.word	0x2000031c
 8000fb8:	08009ea8 	.word	0x08009ea8
 8000fbc:	080015b9 	.word	0x080015b9
 8000fc0:	20000320 	.word	0x20000320
 8000fc4:	08009ecc 	.word	0x08009ecc
 8000fc8:	080015c9 	.word	0x080015c9
 8000fcc:	20000324 	.word	0x20000324
 8000fd0:	08009ef0 	.word	0x08009ef0
 8000fd4:	080015d9 	.word	0x080015d9
 8000fd8:	20000328 	.word	0x20000328

08000fdc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b094      	sub	sp, #80	; 0x50
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0320 	add.w	r3, r7, #32
 8000fe6:	2230      	movs	r2, #48	; 0x30
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f006 f818 	bl	8007020 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	4b2f      	ldr	r3, [pc, #188]	; (80010c4 <_Z18SystemClock_Configv+0xe8>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001008:	4a2e      	ldr	r2, [pc, #184]	; (80010c4 <_Z18SystemClock_Configv+0xe8>)
 800100a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100e:	6413      	str	r3, [r2, #64]	; 0x40
 8001010:	4b2c      	ldr	r3, [pc, #176]	; (80010c4 <_Z18SystemClock_Configv+0xe8>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	4b29      	ldr	r3, [pc, #164]	; (80010c8 <_Z18SystemClock_Configv+0xec>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001028:	4a27      	ldr	r2, [pc, #156]	; (80010c8 <_Z18SystemClock_Configv+0xec>)
 800102a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	4b25      	ldr	r3, [pc, #148]	; (80010c8 <_Z18SystemClock_Configv+0xec>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800103c:	230a      	movs	r3, #10
 800103e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001040:	2301      	movs	r3, #1
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001044:	2310      	movs	r3, #16
 8001046:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001048:	2301      	movs	r3, #1
 800104a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104c:	2302      	movs	r3, #2
 800104e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001050:	2300      	movs	r3, #0
 8001052:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001054:	2310      	movs	r3, #16
 8001056:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001058:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800105c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800105e:	2304      	movs	r3, #4
 8001060:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001062:	2307      	movs	r3, #7
 8001064:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001066:	f107 0320 	add.w	r3, r7, #32
 800106a:	4618      	mov	r0, r3
 800106c:	f001 f98c 	bl	8002388 <HAL_RCC_OscConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	bf14      	ite	ne
 8001076:	2301      	movne	r3, #1
 8001078:	2300      	moveq	r3, #0
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <_Z18SystemClock_Configv+0xa8>
  {
    Error_Handler();
 8001080:	f000 fac4 	bl	800160c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001084:	230f      	movs	r3, #15
 8001086:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001088:	2302      	movs	r3, #2
 800108a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001094:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	2102      	movs	r1, #2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f001 fbe9 	bl	8002878 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bf14      	ite	ne
 80010ac:	2301      	movne	r3, #1
 80010ae:	2300      	moveq	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 80010b6:	f000 faa9 	bl	800160c <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3750      	adds	r7, #80	; 0x50
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40007000 	.word	0x40007000

080010cc <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010d2:	4a16      	ldr	r2, [pc, #88]	; (800112c <_ZL12MX_I2C1_Initv+0x60>)
 80010d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010d8:	4a15      	ldr	r2, [pc, #84]	; (8001130 <_ZL12MX_I2C1_Initv+0x64>)
 80010da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010e2:	4b11      	ldr	r3, [pc, #68]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f0:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001108:	4807      	ldr	r0, [pc, #28]	; (8001128 <_ZL12MX_I2C1_Initv+0x5c>)
 800110a:	f000 fff9 	bl	8002100 <HAL_I2C_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	bf14      	ite	ne
 8001114:	2301      	movne	r3, #1
 8001116:	2300      	moveq	r3, #0
 8001118:	b2db      	uxtb	r3, r3
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800111e:	f000 fa75 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000210 	.word	0x20000210
 800112c:	40005400 	.word	0x40005400
 8001130:	000186a0 	.word	0x000186a0

08001134 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001138:	4b11      	ldr	r3, [pc, #68]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 800113a:	4a12      	ldr	r2, [pc, #72]	; (8001184 <_ZL11MX_RTC_Initv+0x50>)
 800113c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001144:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 8001146:	227f      	movs	r2, #127	; 0x7f
 8001148:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 800114c:	22ff      	movs	r2, #255	; 0xff
 800114e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001150:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001156:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001162:	4807      	ldr	r0, [pc, #28]	; (8001180 <_ZL11MX_RTC_Initv+0x4c>)
 8001164:	f001 fec8 	bl	8002ef8 <HAL_RTC_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	bf14      	ite	ne
 800116e:	2301      	movne	r3, #1
 8001170:	2300      	moveq	r3, #0
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <_ZL11MX_RTC_Initv+0x48>
  {
    Error_Handler();
 8001178:	f000 fa48 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000264 	.word	0x20000264
 8001184:	40002800 	.word	0x40002800

08001188 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800118c:	4b13      	ldr	r3, [pc, #76]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 800118e:	4a14      	ldr	r2, [pc, #80]	; (80011e0 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001190:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001192:	4b12      	ldr	r3, [pc, #72]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001198:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011a6:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011ac:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 80011ae:	220c      	movs	r2, #12
 80011b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b8:	4b08      	ldr	r3, [pc, #32]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011be:	4807      	ldr	r0, [pc, #28]	; (80011dc <_ZL19MX_USART2_UART_Initv+0x54>)
 80011c0:	f002 fa14 	bl	80035ec <HAL_UART_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	bf14      	ite	ne
 80011ca:	2301      	movne	r3, #1
 80011cc:	2300      	moveq	r3, #0
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80011d4:	f000 fa1a 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000284 	.word	0x20000284
 80011e0:	40004400 	.word	0x40004400

080011e4 <_ZL19MX_USART6_UART_Initv>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80011e8:	4b13      	ldr	r3, [pc, #76]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 80011ea:	4a14      	ldr	r2, [pc, #80]	; (800123c <_ZL19MX_USART6_UART_Initv+0x58>)
 80011ec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80011ee:	4b12      	ldr	r3, [pc, #72]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 80011f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80011f6:	4b10      	ldr	r3, [pc, #64]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 80011fe:	2200      	movs	r2, #0
 8001200:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001202:	4b0d      	ldr	r3, [pc, #52]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001208:	4b0b      	ldr	r3, [pc, #44]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 800120a:	220c      	movs	r2, #12
 800120c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800121a:	4807      	ldr	r0, [pc, #28]	; (8001238 <_ZL19MX_USART6_UART_Initv+0x54>)
 800121c:	f002 f9e6 	bl	80035ec <HAL_UART_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	bf14      	ite	ne
 8001226:	2301      	movne	r3, #1
 8001228:	2300      	moveq	r3, #0
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <_ZL19MX_USART6_UART_Initv+0x50>
  {
    Error_Handler();
 8001230:	f000 f9ec 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	200002c8 	.word	0x200002c8
 800123c:	40011400 	.word	0x40011400

08001240 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	4b2d      	ldr	r3, [pc, #180]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a2c      	ldr	r2, [pc, #176]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b2a      	ldr	r3, [pc, #168]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4b26      	ldr	r3, [pc, #152]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	4a25      	ldr	r2, [pc, #148]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 800127c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001280:	6313      	str	r3, [r2, #48]	; 0x30
 8001282:	4b23      	ldr	r3, [pc, #140]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a1e      	ldr	r2, [pc, #120]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	4b18      	ldr	r3, [pc, #96]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a17      	ldr	r2, [pc, #92]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <_ZL12MX_GPIO_Initv+0xd0>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2120      	movs	r1, #32
 80012ca:	4812      	ldr	r0, [pc, #72]	; (8001314 <_ZL12MX_GPIO_Initv+0xd4>)
 80012cc:	f000 fefe 	bl	80020cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012d6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80012da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	4619      	mov	r1, r3
 80012e6:	480c      	ldr	r0, [pc, #48]	; (8001318 <_ZL12MX_GPIO_Initv+0xd8>)
 80012e8:	f000 fd6c 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012ec:	2320      	movs	r3, #32
 80012ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f0:	2301      	movs	r3, #1
 80012f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f8:	2300      	movs	r3, #0
 80012fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	4619      	mov	r1, r3
 8001302:	4804      	ldr	r0, [pc, #16]	; (8001314 <_ZL12MX_GPIO_Initv+0xd4>)
 8001304:	f000 fd5e 	bl	8001dc4 <HAL_GPIO_Init>

}
 8001308:	bf00      	nop
 800130a:	3728      	adds	r7, #40	; 0x28
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40023800 	.word	0x40023800
 8001314:	40020000 	.word	0x40020000
 8001318:	40020800 	.word	0x40020800

0800131c <_Z9GPS_StartPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_GPS_Start */
void GPS_Start(void *argument)
{
 800131c:	b5b0      	push	{r4, r5, r7, lr}
 800131e:	f5ad 7d20 	sub.w	sp, sp, #640	; 0x280
 8001322:	af04      	add	r7, sp, #16
 8001324:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001328:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 800132c:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800132e:	2001      	movs	r0, #1
 8001330:	f003 f89c 	bl	800446c <osDelay>
    uint8_t messagebuf[320] = {0};
 8001334:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001338:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	3304      	adds	r3, #4
 8001342:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f005 fe69 	bl	8007020 <memset>
    char ubx_nav_pvt_message[92] = {0};
 800134e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001352:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	3304      	adds	r3, #4
 800135c:	2258      	movs	r2, #88	; 0x58
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f005 fe5d 	bl	8007020 <memset>
    int32_t messageClass = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
    int32_t messageId = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
    uint16_t numbytesreceived = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	f8a7 326e 	strh.w	r3, [r7, #622]	; 0x26e
//    HAL_StatusTypeDef ret = HAL_UARTEx_ReceiveToIdle(&huart6, &messagebuf[0], 300, &numbytesreceived, 200);
    HAL_UART_Receive(&huart6, &messagebuf[0], 160, 200);
 8001378:	f107 01f4 	add.w	r1, r7, #244	; 0xf4
 800137c:	23c8      	movs	r3, #200	; 0xc8
 800137e:	22a0      	movs	r2, #160	; 0xa0
 8001380:	4879      	ldr	r0, [pc, #484]	; (8001568 <_Z9GPS_StartPv+0x24c>)
 8001382:	f002 fa12 	bl	80037aa <HAL_UART_Receive>

    int32_t retval = uUbxProtocolDecode((char*)&messagebuf[0], 192, &messageClass, &messageId, &ubx_nav_pvt_message[0], 92, NULL);
 8001386:	f507 7113 	add.w	r1, r7, #588	; 0x24c
 800138a:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800138e:	f107 00f4 	add.w	r0, r7, #244	; 0xf4
 8001392:	2300      	movs	r3, #0
 8001394:	9302      	str	r3, [sp, #8]
 8001396:	235c      	movs	r3, #92	; 0x5c
 8001398:	9301      	str	r3, [sp, #4]
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	460b      	mov	r3, r1
 80013a2:	21c0      	movs	r1, #192	; 0xc0
 80013a4:	f002 fd86 	bl	8003eb4 <uUbxProtocolDecode>
 80013a8:	f8c7 0268 	str.w	r0, [r7, #616]	; 0x268

    if (retval == 92) {
 80013ac:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 80013b0:	2b5c      	cmp	r3, #92	; 0x5c
 80013b2:	f040 80c5 	bne.w	8001540 <_Z9GPS_StartPv+0x224>
	    int32_t lon = ubx_nav_pvt_message[24] + (ubx_nav_pvt_message[25]<<8) + (ubx_nav_pvt_message[26]<<16) + (ubx_nav_pvt_message[27]<<24);
 80013b6:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80013ba:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80013be:	7e1b      	ldrb	r3, [r3, #24]
 80013c0:	461a      	mov	r2, r3
 80013c2:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80013c6:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80013ca:	7e5b      	ldrb	r3, [r3, #25]
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	441a      	add	r2, r3
 80013d0:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80013d4:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80013d8:	7e9b      	ldrb	r3, [r3, #26]
 80013da:	041b      	lsls	r3, r3, #16
 80013dc:	441a      	add	r2, r3
 80013de:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80013e2:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80013e6:	7edb      	ldrb	r3, [r3, #27]
 80013e8:	061b      	lsls	r3, r3, #24
 80013ea:	4413      	add	r3, r2
 80013ec:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
	    int32_t lat = ubx_nav_pvt_message[28] + (ubx_nav_pvt_message[29]<<8) + (ubx_nav_pvt_message[30]<<16) + (ubx_nav_pvt_message[31]<<24);
 80013f0:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80013f4:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80013f8:	7f1b      	ldrb	r3, [r3, #28]
 80013fa:	461a      	mov	r2, r3
 80013fc:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001400:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001404:	7f5b      	ldrb	r3, [r3, #29]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	441a      	add	r2, r3
 800140a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800140e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001412:	7f9b      	ldrb	r3, [r3, #30]
 8001414:	041b      	lsls	r3, r3, #16
 8001416:	441a      	add	r2, r3
 8001418:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800141c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001420:	7fdb      	ldrb	r3, [r3, #31]
 8001422:	061b      	lsls	r3, r3, #24
 8001424:	4413      	add	r3, r2
 8001426:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
	    int32_t vnorth = ubx_nav_pvt_message[48] + (ubx_nav_pvt_message[49] << 8) + (ubx_nav_pvt_message[50] << 16) + (ubx_nav_pvt_message[51] << 24);
 800142a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800142e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001432:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001436:	461a      	mov	r2, r3
 8001438:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800143c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001440:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	441a      	add	r2, r3
 8001448:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800144c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001450:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001454:	041b      	lsls	r3, r3, #16
 8001456:	441a      	add	r2, r3
 8001458:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800145c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001460:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001464:	061b      	lsls	r3, r3, #24
 8001466:	4413      	add	r3, r2
 8001468:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
	    int32_t veast = ubx_nav_pvt_message[52] + (ubx_nav_pvt_message[53] << 8) + (ubx_nav_pvt_message[54] << 16) + (ubx_nav_pvt_message[55] << 24);
 800146c:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001470:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001474:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001478:	461a      	mov	r2, r3
 800147a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800147e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001482:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	441a      	add	r2, r3
 800148a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800148e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001492:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001496:	041b      	lsls	r3, r3, #16
 8001498:	441a      	add	r2, r3
 800149a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800149e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80014a2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80014a6:	061b      	lsls	r3, r3, #24
 80014a8:	4413      	add	r3, r2
 80014aa:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
	    int32_t vdown = ubx_nav_pvt_message[56] + (ubx_nav_pvt_message[57] << 8) + (ubx_nav_pvt_message[58] << 16) + (ubx_nav_pvt_message[59] << 24);
 80014ae:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80014b2:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80014b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80014ba:	461a      	mov	r2, r3
 80014bc:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80014c0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80014c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	441a      	add	r2, r3
 80014cc:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80014d0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80014d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80014d8:	041b      	lsls	r3, r3, #16
 80014da:	441a      	add	r2, r3
 80014dc:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80014e0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80014e4:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80014e8:	061b      	lsls	r3, r3, #24
 80014ea:	4413      	add	r3, r2
 80014ec:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

	    char txstr[140] = {0};
 80014f0:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80014f4:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	3304      	adds	r3, #4
 80014fe:	2288      	movs	r2, #136	; 0x88
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f005 fd8c 	bl	8007020 <memset>
	    snprintf(txstr, 140, "\r\nLatitude: %ld\r\n Longitude: %ld\r\n Velocity North: %ld\r\n Velocity East: %ld\r\n Velocity Down: %ld\r\n", lon, lat, vnorth, veast, vdown);
 8001508:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800150c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8001510:	9303      	str	r3, [sp, #12]
 8001512:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8001516:	9302      	str	r3, [sp, #8]
 8001518:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800151c:	9301      	str	r3, [sp, #4]
 800151e:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8001528:	4a10      	ldr	r2, [pc, #64]	; (800156c <_Z9GPS_StartPv+0x250>)
 800152a:	218c      	movs	r1, #140	; 0x8c
 800152c:	f006 fb44 	bl	8007bb8 <sniprintf>
	    HAL_UART_Transmit(&huart2,(uint8_t*) txstr, sizeof(txstr), 10);
 8001530:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001534:	230a      	movs	r3, #10
 8001536:	228c      	movs	r2, #140	; 0x8c
 8001538:	480d      	ldr	r0, [pc, #52]	; (8001570 <_Z9GPS_StartPv+0x254>)
 800153a:	f002 f8a4 	bl	8003686 <HAL_UART_Transmit>
 800153e:	e6f6      	b.n	800132e <_Z9GPS_StartPv+0x12>
    } else {
    	uint8_t errormsg[] = "didn't grab message\r\n";
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <_Z9GPS_StartPv+0x258>)
 8001542:	f507 740d 	add.w	r4, r7, #564	; 0x234
 8001546:	461d      	mov	r5, r3
 8001548:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800154a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800154c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001550:	6020      	str	r0, [r4, #0]
 8001552:	3404      	adds	r4, #4
 8001554:	8021      	strh	r1, [r4, #0]
    	HAL_UART_Transmit(&huart2, errormsg, sizeof(errormsg), 10);
 8001556:	f507 710d 	add.w	r1, r7, #564	; 0x234
 800155a:	230a      	movs	r3, #10
 800155c:	2216      	movs	r2, #22
 800155e:	4804      	ldr	r0, [pc, #16]	; (8001570 <_Z9GPS_StartPv+0x254>)
 8001560:	f002 f891 	bl	8003686 <HAL_UART_Transmit>
    }

  }
 8001564:	e6e3      	b.n	800132e <_Z9GPS_StartPv+0x12>
 8001566:	bf00      	nop
 8001568:	200002c8 	.word	0x200002c8
 800156c:	08009d60 	.word	0x08009d60
 8001570:	20000284 	.word	0x20000284
 8001574:	08009dc4 	.word	0x08009dc4

08001578 <_Z9IMU_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Start */
void IMU_Start(void *argument)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001580:	2001      	movs	r0, #1
 8001582:	f002 ff73 	bl	800446c <osDelay>
 8001586:	e7fb      	b.n	8001580 <_Z9IMU_StartPv+0x8>

08001588 <_Z14GPSWaves_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GPSWaves_Start */
void GPSWaves_Start(void *argument)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPSWaves_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001590:	2001      	movs	r0, #1
 8001592:	f002 ff6b 	bl	800446c <osDelay>
 8001596:	e7fb      	b.n	8001590 <_Z14GPSWaves_StartPv+0x8>

08001598 <_Z22Update_Sys_Clock_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Update_Sys_Clock_Start */
void Update_Sys_Clock_Start(void *argument)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Update_Sys_Clock_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015a0:	2001      	movs	r0, #1
 80015a2:	f002 ff63 	bl	800446c <osDelay>
 80015a6:	e7fb      	b.n	80015a0 <_Z22Update_Sys_Clock_StartPv+0x8>

080015a8 <_Z8CT_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CT_Start */
void CT_Start(void *argument)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CT_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015b0:	2001      	movs	r0, #1
 80015b2:	f002 ff5b 	bl	800446c <osDelay>
 80015b6:	e7fb      	b.n	80015b0 <_Z8CT_StartPv+0x8>

080015b8 <_Z16Write_Logs_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Write_Logs_Start */
void Write_Logs_Start(void *argument)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Write_Logs_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015c0:	2001      	movs	r0, #1
 80015c2:	f002 ff53 	bl	800446c <osDelay>
 80015c6:	e7fb      	b.n	80015c0 <_Z16Write_Logs_StartPv+0x8>

080015c8 <_Z19Check_Battery_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Check_Battery_Start */
void Check_Battery_Start(void *argument)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Check_Battery_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f002 ff4b 	bl	800446c <osDelay>
 80015d6:	e7fb      	b.n	80015d0 <_Z19Check_Battery_StartPv+0x8>

080015d8 <_Z14Send_Msg_StartPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Send_Msg_Start */
void Send_Msg_Start(void *argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Send_Msg_Start */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015e0:	2001      	movs	r0, #1
 80015e2:	f002 ff43 	bl	800446c <osDelay>
 80015e6:	e7fb      	b.n	80015e0 <_Z14Send_Msg_StartPv+0x8>

080015e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a04      	ldr	r2, [pc, #16]	; (8001608 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d101      	bne.n	80015fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015fa:	f000 fae1 	bl	8001bc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40010000 	.word	0x40010000

0800160c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001610:	b672      	cpsid	i
}
 8001612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001614:	e7fe      	b.n	8001614 <Error_Handler+0x8>
	...

08001618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	4b12      	ldr	r3, [pc, #72]	; (800166c <HAL_MspInit+0x54>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001626:	4a11      	ldr	r2, [pc, #68]	; (800166c <HAL_MspInit+0x54>)
 8001628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800162c:	6453      	str	r3, [r2, #68]	; 0x44
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <HAL_MspInit+0x54>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	603b      	str	r3, [r7, #0]
 800163e:	4b0b      	ldr	r3, [pc, #44]	; (800166c <HAL_MspInit+0x54>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a0a      	ldr	r2, [pc, #40]	; (800166c <HAL_MspInit+0x54>)
 8001644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <HAL_MspInit+0x54>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001656:	2200      	movs	r2, #0
 8001658:	210f      	movs	r1, #15
 800165a:	f06f 0001 	mvn.w	r0, #1
 800165e:	f000 fb87 	bl	8001d70 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800

08001670 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	; 0x28
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a19      	ldr	r2, [pc, #100]	; (80016f4 <HAL_I2C_MspInit+0x84>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d12b      	bne.n	80016ea <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
 8001696:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <HAL_I2C_MspInit+0x88>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a17      	ldr	r2, [pc, #92]	; (80016f8 <HAL_I2C_MspInit+0x88>)
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <HAL_I2C_MspInit+0x88>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016ae:	23c0      	movs	r3, #192	; 0xc0
 80016b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b2:	2312      	movs	r3, #18
 80016b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ba:	2303      	movs	r3, #3
 80016bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016be:	2304      	movs	r3, #4
 80016c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	4619      	mov	r1, r3
 80016c8:	480c      	ldr	r0, [pc, #48]	; (80016fc <HAL_I2C_MspInit+0x8c>)
 80016ca:	f000 fb7b 	bl	8001dc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <HAL_I2C_MspInit+0x88>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	4a08      	ldr	r2, [pc, #32]	; (80016f8 <HAL_I2C_MspInit+0x88>)
 80016d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016dc:	6413      	str	r3, [r2, #64]	; 0x40
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_I2C_MspInit+0x88>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016ea:	bf00      	nop
 80016ec:	3728      	adds	r7, #40	; 0x28
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40005400 	.word	0x40005400
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40020400 	.word	0x40020400

08001700 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a0c      	ldr	r2, [pc, #48]	; (8001750 <HAL_RTC_MspInit+0x50>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d111      	bne.n	8001746 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001722:	2302      	movs	r3, #2
 8001724:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001726:	f44f 7300 	mov.w	r3, #512	; 0x200
 800172a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	4618      	mov	r0, r3
 8001732:	f001 faf3 	bl	8002d1c <HAL_RCCEx_PeriphCLKConfig>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800173c:	f7ff ff66 	bl	800160c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001740:	4b04      	ldr	r3, [pc, #16]	; (8001754 <HAL_RTC_MspInit+0x54>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001746:	bf00      	nop
 8001748:	3720      	adds	r7, #32
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40002800 	.word	0x40002800
 8001754:	42470e3c 	.word	0x42470e3c

08001758 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	; 0x30
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001760:	f107 031c 	add.w	r3, r7, #28
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a32      	ldr	r2, [pc, #200]	; (8001840 <HAL_UART_MspInit+0xe8>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d12c      	bne.n	80017d4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	61bb      	str	r3, [r7, #24]
 800177e:	4b31      	ldr	r3, [pc, #196]	; (8001844 <HAL_UART_MspInit+0xec>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	4a30      	ldr	r2, [pc, #192]	; (8001844 <HAL_UART_MspInit+0xec>)
 8001784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001788:	6413      	str	r3, [r2, #64]	; 0x40
 800178a:	4b2e      	ldr	r3, [pc, #184]	; (8001844 <HAL_UART_MspInit+0xec>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	61bb      	str	r3, [r7, #24]
 8001794:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <HAL_UART_MspInit+0xec>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a29      	ldr	r2, [pc, #164]	; (8001844 <HAL_UART_MspInit+0xec>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b27      	ldr	r3, [pc, #156]	; (8001844 <HAL_UART_MspInit+0xec>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = IRIDIUM_UART_TX_Pin|IRIDIUM_UART_RX_Pin;
 80017b2:	230c      	movs	r3, #12
 80017b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b6:	2302      	movs	r3, #2
 80017b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017c2:	2307      	movs	r3, #7
 80017c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c6:	f107 031c 	add.w	r3, r7, #28
 80017ca:	4619      	mov	r1, r3
 80017cc:	481e      	ldr	r0, [pc, #120]	; (8001848 <HAL_UART_MspInit+0xf0>)
 80017ce:	f000 faf9 	bl	8001dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80017d2:	e030      	b.n	8001836 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a1c      	ldr	r2, [pc, #112]	; (800184c <HAL_UART_MspInit+0xf4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d12b      	bne.n	8001836 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b18      	ldr	r3, [pc, #96]	; (8001844 <HAL_UART_MspInit+0xec>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a17      	ldr	r2, [pc, #92]	; (8001844 <HAL_UART_MspInit+0xec>)
 80017e8:	f043 0320 	orr.w	r3, r3, #32
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_UART_MspInit+0xec>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f003 0320 	and.w	r3, r3, #32
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b11      	ldr	r3, [pc, #68]	; (8001844 <HAL_UART_MspInit+0xec>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a10      	ldr	r2, [pc, #64]	; (8001844 <HAL_UART_MspInit+0xec>)
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_UART_MspInit+0xec>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001816:	23c0      	movs	r3, #192	; 0xc0
 8001818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181a:	2302      	movs	r3, #2
 800181c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001822:	2303      	movs	r3, #3
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001826:	2308      	movs	r3, #8
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	4807      	ldr	r0, [pc, #28]	; (8001850 <HAL_UART_MspInit+0xf8>)
 8001832:	f000 fac7 	bl	8001dc4 <HAL_GPIO_Init>
}
 8001836:	bf00      	nop
 8001838:	3730      	adds	r7, #48	; 0x30
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40004400 	.word	0x40004400
 8001844:	40023800 	.word	0x40023800
 8001848:	40020000 	.word	0x40020000
 800184c:	40011400 	.word	0x40011400
 8001850:	40020800 	.word	0x40020800

08001854 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08c      	sub	sp, #48	; 0x30
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800185c:	2300      	movs	r3, #0
 800185e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001864:	2300      	movs	r3, #0
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	4b2e      	ldr	r3, [pc, #184]	; (8001924 <HAL_InitTick+0xd0>)
 800186a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186c:	4a2d      	ldr	r2, [pc, #180]	; (8001924 <HAL_InitTick+0xd0>)
 800186e:	f043 0301 	orr.w	r3, r3, #1
 8001872:	6453      	str	r3, [r2, #68]	; 0x44
 8001874:	4b2b      	ldr	r3, [pc, #172]	; (8001924 <HAL_InitTick+0xd0>)
 8001876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001880:	f107 020c 	add.w	r2, r7, #12
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	4611      	mov	r1, r2
 800188a:	4618      	mov	r0, r3
 800188c:	f001 fa14 	bl	8002cb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001890:	f001 f9fe 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8001894:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001898:	4a23      	ldr	r2, [pc, #140]	; (8001928 <HAL_InitTick+0xd4>)
 800189a:	fba2 2303 	umull	r2, r3, r2, r3
 800189e:	0c9b      	lsrs	r3, r3, #18
 80018a0:	3b01      	subs	r3, #1
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018a4:	4b21      	ldr	r3, [pc, #132]	; (800192c <HAL_InitTick+0xd8>)
 80018a6:	4a22      	ldr	r2, [pc, #136]	; (8001930 <HAL_InitTick+0xdc>)
 80018a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80018aa:	4b20      	ldr	r3, [pc, #128]	; (800192c <HAL_InitTick+0xd8>)
 80018ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80018b2:	4a1e      	ldr	r2, [pc, #120]	; (800192c <HAL_InitTick+0xd8>)
 80018b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80018b8:	4b1c      	ldr	r3, [pc, #112]	; (800192c <HAL_InitTick+0xd8>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018be:	4b1b      	ldr	r3, [pc, #108]	; (800192c <HAL_InitTick+0xd8>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c4:	4b19      	ldr	r3, [pc, #100]	; (800192c <HAL_InitTick+0xd8>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80018ca:	4818      	ldr	r0, [pc, #96]	; (800192c <HAL_InitTick+0xd8>)
 80018cc:	f001 fc0e 	bl	80030ec <HAL_TIM_Base_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80018d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d11b      	bne.n	8001916 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80018de:	4813      	ldr	r0, [pc, #76]	; (800192c <HAL_InitTick+0xd8>)
 80018e0:	f001 fc5e 	bl	80031a0 <HAL_TIM_Base_Start_IT>
 80018e4:	4603      	mov	r3, r0
 80018e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80018ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d111      	bne.n	8001916 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80018f2:	2019      	movs	r0, #25
 80018f4:	f000 fa58 	bl	8001da8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2b0f      	cmp	r3, #15
 80018fc:	d808      	bhi.n	8001910 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80018fe:	2200      	movs	r2, #0
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	2019      	movs	r0, #25
 8001904:	f000 fa34 	bl	8001d70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001908:	4a0a      	ldr	r2, [pc, #40]	; (8001934 <HAL_InitTick+0xe0>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e002      	b.n	8001916 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800191a:	4618      	mov	r0, r3
 800191c:	3730      	adds	r7, #48	; 0x30
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023800 	.word	0x40023800
 8001928:	431bde83 	.word	0x431bde83
 800192c:	2000032c 	.word	0x2000032c
 8001930:	40010000 	.word	0x40010000
 8001934:	20000004 	.word	0x20000004

08001938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800193c:	e7fe      	b.n	800193c <NMI_Handler+0x4>

0800193e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001942:	e7fe      	b.n	8001942 <HardFault_Handler+0x4>

08001944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001948:	e7fe      	b.n	8001948 <MemManage_Handler+0x4>

0800194a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800194e:	e7fe      	b.n	800194e <BusFault_Handler+0x4>

08001950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001954:	e7fe      	b.n	8001954 <UsageFault_Handler+0x4>

08001956 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001968:	4802      	ldr	r0, [pc, #8]	; (8001974 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800196a:	f001 fc7b 	bl	8003264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	2000032c 	.word	0x2000032c

08001978 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
	return 1;
 800197c:	2301      	movs	r3, #1
}
 800197e:	4618      	mov	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <_kill>:

int _kill(int pid, int sig)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001992:	f005 fa0b 	bl	8006dac <__errno>
 8001996:	4603      	mov	r3, r0
 8001998:	2216      	movs	r2, #22
 800199a:	601a      	str	r2, [r3, #0]
	return -1;
 800199c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <_exit>:

void _exit (int status)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ffe7 	bl	8001988 <_kill>
	while (1) {}		/* Make sure we hang here */
 80019ba:	e7fe      	b.n	80019ba <_exit+0x12>

080019bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e00a      	b.n	80019e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019ce:	f3af 8000 	nop.w
 80019d2:	4601      	mov	r1, r0
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	60ba      	str	r2, [r7, #8]
 80019da:	b2ca      	uxtb	r2, r1
 80019dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	3301      	adds	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	dbf0      	blt.n	80019ce <_read+0x12>
	}

return len;
 80019ec:	687b      	ldr	r3, [r7, #4]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3718      	adds	r7, #24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	e009      	b.n	8001a1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	1c5a      	adds	r2, r3, #1
 8001a0c:	60ba      	str	r2, [r7, #8]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	dbf1      	blt.n	8001a08 <_write+0x12>
	}
	return len;
 8001a24:	687b      	ldr	r3, [r7, #4]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <_close>:

int _close(int file)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
	return -1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
 8001a4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a56:	605a      	str	r2, [r3, #4]
	return 0;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <_isatty>:

int _isatty(int file)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
	return 1;
 8001a6e:	2301      	movs	r3, #1
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
	return 0;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
	...

08001a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa0:	4a14      	ldr	r2, [pc, #80]	; (8001af4 <_sbrk+0x5c>)
 8001aa2:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <_sbrk+0x60>)
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aac:	4b13      	ldr	r3, [pc, #76]	; (8001afc <_sbrk+0x64>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d102      	bne.n	8001aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	; (8001afc <_sbrk+0x64>)
 8001ab6:	4a12      	ldr	r2, [pc, #72]	; (8001b00 <_sbrk+0x68>)
 8001ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <_sbrk+0x64>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d207      	bcs.n	8001ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac8:	f005 f970 	bl	8006dac <__errno>
 8001acc:	4603      	mov	r3, r0
 8001ace:	220c      	movs	r2, #12
 8001ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad6:	e009      	b.n	8001aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ade:	4b07      	ldr	r3, [pc, #28]	; (8001afc <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4a05      	ldr	r2, [pc, #20]	; (8001afc <_sbrk+0x64>)
 8001ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aea:	68fb      	ldr	r3, [r7, #12]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20018000 	.word	0x20018000
 8001af8:	00000400 	.word	0x00000400
 8001afc:	20000374 	.word	0x20000374
 8001b00:	200111b0 	.word	0x200111b0

08001b04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <SystemInit+0x20>)
 8001b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b0e:	4a05      	ldr	r2, [pc, #20]	; (8001b24 <SystemInit+0x20>)
 8001b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b2c:	480d      	ldr	r0, [pc, #52]	; (8001b64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b2e:	490e      	ldr	r1, [pc, #56]	; (8001b68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b30:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b34:	e002      	b.n	8001b3c <LoopCopyDataInit>

08001b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b3a:	3304      	adds	r3, #4

08001b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b40:	d3f9      	bcc.n	8001b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b42:	4a0b      	ldr	r2, [pc, #44]	; (8001b70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b44:	4c0b      	ldr	r4, [pc, #44]	; (8001b74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b48:	e001      	b.n	8001b4e <LoopFillZerobss>

08001b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b4c:	3204      	adds	r2, #4

08001b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b50:	d3fb      	bcc.n	8001b4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b52:	f7ff ffd7 	bl	8001b04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b56:	f005 fa25 	bl	8006fa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b5a:	f7ff f9b7 	bl	8000ecc <main>
  bx  lr    
 8001b5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b60:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b68:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001b6c:	0800a314 	.word	0x0800a314
  ldr r2, =_sbss
 8001b70:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001b74:	200111b0 	.word	0x200111b0

08001b78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b78:	e7fe      	b.n	8001b78 <ADC_IRQHandler>
	...

08001b7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b80:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <HAL_Init+0x40>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0d      	ldr	r2, [pc, #52]	; (8001bbc <HAL_Init+0x40>)
 8001b86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_Init+0x40>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0a      	ldr	r2, [pc, #40]	; (8001bbc <HAL_Init+0x40>)
 8001b92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b98:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <HAL_Init+0x40>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a07      	ldr	r2, [pc, #28]	; (8001bbc <HAL_Init+0x40>)
 8001b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba4:	2003      	movs	r0, #3
 8001ba6:	f000 f8d8 	bl	8001d5a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001baa:	200f      	movs	r0, #15
 8001bac:	f7ff fe52 	bl	8001854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb0:	f7ff fd32 	bl	8001618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023c00 	.word	0x40023c00

08001bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_IncTick+0x20>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <HAL_IncTick+0x24>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	4a04      	ldr	r2, [pc, #16]	; (8001be4 <HAL_IncTick+0x24>)
 8001bd2:	6013      	str	r3, [r2, #0]
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000008 	.word	0x20000008
 8001be4:	20000378 	.word	0x20000378

08001be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return uwTick;
 8001bec:	4b03      	ldr	r3, [pc, #12]	; (8001bfc <HAL_GetTick+0x14>)
 8001bee:	681b      	ldr	r3, [r3, #0]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	20000378 	.word	0x20000378

08001c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c32:	4a04      	ldr	r2, [pc, #16]	; (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	60d3      	str	r3, [r2, #12]
}
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c4c:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <__NVIC_GetPriorityGrouping+0x18>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	0a1b      	lsrs	r3, r3, #8
 8001c52:	f003 0307 	and.w	r3, r3, #7
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	db0b      	blt.n	8001c8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	f003 021f 	and.w	r2, r3, #31
 8001c7c:	4907      	ldr	r1, [pc, #28]	; (8001c9c <__NVIC_EnableIRQ+0x38>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	2001      	movs	r0, #1
 8001c86:	fa00 f202 	lsl.w	r2, r0, r2
 8001c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	6039      	str	r1, [r7, #0]
 8001caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	db0a      	blt.n	8001cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	490c      	ldr	r1, [pc, #48]	; (8001cec <__NVIC_SetPriority+0x4c>)
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	0112      	lsls	r2, r2, #4
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cc8:	e00a      	b.n	8001ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4908      	ldr	r1, [pc, #32]	; (8001cf0 <__NVIC_SetPriority+0x50>)
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	3b04      	subs	r3, #4
 8001cd8:	0112      	lsls	r2, r2, #4
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	440b      	add	r3, r1
 8001cde:	761a      	strb	r2, [r3, #24]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	e000e100 	.word	0xe000e100
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b089      	sub	sp, #36	; 0x24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f1c3 0307 	rsb	r3, r3, #7
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	bf28      	it	cs
 8001d12:	2304      	movcs	r3, #4
 8001d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	2b06      	cmp	r3, #6
 8001d1c:	d902      	bls.n	8001d24 <NVIC_EncodePriority+0x30>
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	3b03      	subs	r3, #3
 8001d22:	e000      	b.n	8001d26 <NVIC_EncodePriority+0x32>
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d28:	f04f 32ff 	mov.w	r2, #4294967295
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	43da      	mvns	r2, r3
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	401a      	ands	r2, r3
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	fa01 f303 	lsl.w	r3, r1, r3
 8001d46:	43d9      	mvns	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d4c:	4313      	orrs	r3, r2
         );
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3724      	adds	r7, #36	; 0x24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ff4c 	bl	8001c00 <__NVIC_SetPriorityGrouping>
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
 8001d7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d82:	f7ff ff61 	bl	8001c48 <__NVIC_GetPriorityGrouping>
 8001d86:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	68b9      	ldr	r1, [r7, #8]
 8001d8c:	6978      	ldr	r0, [r7, #20]
 8001d8e:	f7ff ffb1 	bl	8001cf4 <NVIC_EncodePriority>
 8001d92:	4602      	mov	r2, r0
 8001d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d98:	4611      	mov	r1, r2
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ff80 	bl	8001ca0 <__NVIC_SetPriority>
}
 8001da0:	bf00      	nop
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff ff54 	bl	8001c64 <__NVIC_EnableIRQ>
}
 8001dbc:	bf00      	nop
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	; 0x24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
 8001dde:	e159      	b.n	8002094 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001de0:	2201      	movs	r2, #1
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	4013      	ands	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	f040 8148 	bne.w	800208e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f003 0303 	and.w	r3, r3, #3
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d005      	beq.n	8001e16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d130      	bne.n	8001e78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	2203      	movs	r2, #3
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	091b      	lsrs	r3, r3, #4
 8001e62:	f003 0201 	and.w	r2, r3, #1
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	d017      	beq.n	8001eb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	2203      	movs	r2, #3
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0303 	and.w	r3, r3, #3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d123      	bne.n	8001f08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	08da      	lsrs	r2, r3, #3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3208      	adds	r2, #8
 8001ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	220f      	movs	r2, #15
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	08da      	lsrs	r2, r3, #3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3208      	adds	r2, #8
 8001f02:	69b9      	ldr	r1, [r7, #24]
 8001f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	2203      	movs	r2, #3
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0203 	and.w	r2, r3, #3
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80a2 	beq.w	800208e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	4b57      	ldr	r3, [pc, #348]	; (80020ac <HAL_GPIO_Init+0x2e8>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f52:	4a56      	ldr	r2, [pc, #344]	; (80020ac <HAL_GPIO_Init+0x2e8>)
 8001f54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f58:	6453      	str	r3, [r2, #68]	; 0x44
 8001f5a:	4b54      	ldr	r3, [pc, #336]	; (80020ac <HAL_GPIO_Init+0x2e8>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f66:	4a52      	ldr	r2, [pc, #328]	; (80020b0 <HAL_GPIO_Init+0x2ec>)
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	089b      	lsrs	r3, r3, #2
 8001f6c:	3302      	adds	r3, #2
 8001f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	220f      	movs	r2, #15
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43db      	mvns	r3, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4013      	ands	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a49      	ldr	r2, [pc, #292]	; (80020b4 <HAL_GPIO_Init+0x2f0>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d019      	beq.n	8001fc6 <HAL_GPIO_Init+0x202>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a48      	ldr	r2, [pc, #288]	; (80020b8 <HAL_GPIO_Init+0x2f4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d013      	beq.n	8001fc2 <HAL_GPIO_Init+0x1fe>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a47      	ldr	r2, [pc, #284]	; (80020bc <HAL_GPIO_Init+0x2f8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00d      	beq.n	8001fbe <HAL_GPIO_Init+0x1fa>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a46      	ldr	r2, [pc, #280]	; (80020c0 <HAL_GPIO_Init+0x2fc>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <HAL_GPIO_Init+0x1f6>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a45      	ldr	r2, [pc, #276]	; (80020c4 <HAL_GPIO_Init+0x300>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d101      	bne.n	8001fb6 <HAL_GPIO_Init+0x1f2>
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	e008      	b.n	8001fc8 <HAL_GPIO_Init+0x204>
 8001fb6:	2307      	movs	r3, #7
 8001fb8:	e006      	b.n	8001fc8 <HAL_GPIO_Init+0x204>
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e004      	b.n	8001fc8 <HAL_GPIO_Init+0x204>
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	e002      	b.n	8001fc8 <HAL_GPIO_Init+0x204>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <HAL_GPIO_Init+0x204>
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	69fa      	ldr	r2, [r7, #28]
 8001fca:	f002 0203 	and.w	r2, r2, #3
 8001fce:	0092      	lsls	r2, r2, #2
 8001fd0:	4093      	lsls	r3, r2
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fd8:	4935      	ldr	r1, [pc, #212]	; (80020b0 <HAL_GPIO_Init+0x2ec>)
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	089b      	lsrs	r3, r3, #2
 8001fde:	3302      	adds	r3, #2
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fe6:	4b38      	ldr	r3, [pc, #224]	; (80020c8 <HAL_GPIO_Init+0x304>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800200a:	4a2f      	ldr	r2, [pc, #188]	; (80020c8 <HAL_GPIO_Init+0x304>)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002010:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <HAL_GPIO_Init+0x304>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002034:	4a24      	ldr	r2, [pc, #144]	; (80020c8 <HAL_GPIO_Init+0x304>)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800203a:	4b23      	ldr	r3, [pc, #140]	; (80020c8 <HAL_GPIO_Init+0x304>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4313      	orrs	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800205e:	4a1a      	ldr	r2, [pc, #104]	; (80020c8 <HAL_GPIO_Init+0x304>)
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002064:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <HAL_GPIO_Init+0x304>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	43db      	mvns	r3, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4013      	ands	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002088:	4a0f      	ldr	r2, [pc, #60]	; (80020c8 <HAL_GPIO_Init+0x304>)
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3301      	adds	r3, #1
 8002092:	61fb      	str	r3, [r7, #28]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	2b0f      	cmp	r3, #15
 8002098:	f67f aea2 	bls.w	8001de0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800209c:	bf00      	nop
 800209e:	bf00      	nop
 80020a0:	3724      	adds	r7, #36	; 0x24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40013800 	.word	0x40013800
 80020b4:	40020000 	.word	0x40020000
 80020b8:	40020400 	.word	0x40020400
 80020bc:	40020800 	.word	0x40020800
 80020c0:	40020c00 	.word	0x40020c00
 80020c4:	40021000 	.word	0x40021000
 80020c8:	40013c00 	.word	0x40013c00

080020cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	807b      	strh	r3, [r7, #2]
 80020d8:	4613      	mov	r3, r2
 80020da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020dc:	787b      	ldrb	r3, [r7, #1]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020e2:	887a      	ldrh	r2, [r7, #2]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020e8:	e003      	b.n	80020f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020ea:	887b      	ldrh	r3, [r7, #2]
 80020ec:	041a      	lsls	r2, r3, #16
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	619a      	str	r2, [r3, #24]
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
	...

08002100 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e12b      	b.n	800236a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d106      	bne.n	800212c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7ff faa2 	bl	8001670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2224      	movs	r2, #36	; 0x24
 8002130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 0201 	bic.w	r2, r2, #1
 8002142:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002152:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002162:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002164:	f000 fd80 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8002168:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	4a81      	ldr	r2, [pc, #516]	; (8002374 <HAL_I2C_Init+0x274>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d807      	bhi.n	8002184 <HAL_I2C_Init+0x84>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4a80      	ldr	r2, [pc, #512]	; (8002378 <HAL_I2C_Init+0x278>)
 8002178:	4293      	cmp	r3, r2
 800217a:	bf94      	ite	ls
 800217c:	2301      	movls	r3, #1
 800217e:	2300      	movhi	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	e006      	b.n	8002192 <HAL_I2C_Init+0x92>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	4a7d      	ldr	r2, [pc, #500]	; (800237c <HAL_I2C_Init+0x27c>)
 8002188:	4293      	cmp	r3, r2
 800218a:	bf94      	ite	ls
 800218c:	2301      	movls	r3, #1
 800218e:	2300      	movhi	r3, #0
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e0e7      	b.n	800236a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	4a78      	ldr	r2, [pc, #480]	; (8002380 <HAL_I2C_Init+0x280>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	0c9b      	lsrs	r3, r3, #18
 80021a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68ba      	ldr	r2, [r7, #8]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	4a6a      	ldr	r2, [pc, #424]	; (8002374 <HAL_I2C_Init+0x274>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d802      	bhi.n	80021d4 <HAL_I2C_Init+0xd4>
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	3301      	adds	r3, #1
 80021d2:	e009      	b.n	80021e8 <HAL_I2C_Init+0xe8>
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	4a69      	ldr	r2, [pc, #420]	; (8002384 <HAL_I2C_Init+0x284>)
 80021e0:	fba2 2303 	umull	r2, r3, r2, r3
 80021e4:	099b      	lsrs	r3, r3, #6
 80021e6:	3301      	adds	r3, #1
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	6812      	ldr	r2, [r2, #0]
 80021ec:	430b      	orrs	r3, r1
 80021ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80021fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	495c      	ldr	r1, [pc, #368]	; (8002374 <HAL_I2C_Init+0x274>)
 8002204:	428b      	cmp	r3, r1
 8002206:	d819      	bhi.n	800223c <HAL_I2C_Init+0x13c>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1e59      	subs	r1, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	fbb1 f3f3 	udiv	r3, r1, r3
 8002216:	1c59      	adds	r1, r3, #1
 8002218:	f640 73fc 	movw	r3, #4092	; 0xffc
 800221c:	400b      	ands	r3, r1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00a      	beq.n	8002238 <HAL_I2C_Init+0x138>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	1e59      	subs	r1, r3, #1
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002230:	3301      	adds	r3, #1
 8002232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002236:	e051      	b.n	80022dc <HAL_I2C_Init+0x1dc>
 8002238:	2304      	movs	r3, #4
 800223a:	e04f      	b.n	80022dc <HAL_I2C_Init+0x1dc>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d111      	bne.n	8002268 <HAL_I2C_Init+0x168>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	1e58      	subs	r0, r3, #1
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6859      	ldr	r1, [r3, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	440b      	add	r3, r1
 8002252:	fbb0 f3f3 	udiv	r3, r0, r3
 8002256:	3301      	adds	r3, #1
 8002258:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf0c      	ite	eq
 8002260:	2301      	moveq	r3, #1
 8002262:	2300      	movne	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	e012      	b.n	800228e <HAL_I2C_Init+0x18e>
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	1e58      	subs	r0, r3, #1
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6859      	ldr	r1, [r3, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	0099      	lsls	r1, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	fbb0 f3f3 	udiv	r3, r0, r3
 800227e:	3301      	adds	r3, #1
 8002280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002284:	2b00      	cmp	r3, #0
 8002286:	bf0c      	ite	eq
 8002288:	2301      	moveq	r3, #1
 800228a:	2300      	movne	r3, #0
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_I2C_Init+0x196>
 8002292:	2301      	movs	r3, #1
 8002294:	e022      	b.n	80022dc <HAL_I2C_Init+0x1dc>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10e      	bne.n	80022bc <HAL_I2C_Init+0x1bc>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	1e58      	subs	r0, r3, #1
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6859      	ldr	r1, [r3, #4]
 80022a6:	460b      	mov	r3, r1
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	440b      	add	r3, r1
 80022ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80022b0:	3301      	adds	r3, #1
 80022b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022ba:	e00f      	b.n	80022dc <HAL_I2C_Init+0x1dc>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1e58      	subs	r0, r3, #1
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	0099      	lsls	r1, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80022d2:	3301      	adds	r3, #1
 80022d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	6809      	ldr	r1, [r1, #0]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	69da      	ldr	r2, [r3, #28]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a1b      	ldr	r3, [r3, #32]
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800230a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6911      	ldr	r1, [r2, #16]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	68d2      	ldr	r2, [r2, #12]
 8002316:	4311      	orrs	r1, r2
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	430b      	orrs	r3, r1
 800231e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695a      	ldr	r2, [r3, #20]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	430a      	orrs	r2, r1
 800233a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0201 	orr.w	r2, r2, #1
 800234a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2220      	movs	r2, #32
 8002356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	000186a0 	.word	0x000186a0
 8002378:	001e847f 	.word	0x001e847f
 800237c:	003d08ff 	.word	0x003d08ff
 8002380:	431bde83 	.word	0x431bde83
 8002384:	10624dd3 	.word	0x10624dd3

08002388 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e267      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d075      	beq.n	8002492 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023a6:	4b88      	ldr	r3, [pc, #544]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d00c      	beq.n	80023cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023b2:	4b85      	ldr	r3, [pc, #532]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d112      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023be:	4b82      	ldr	r3, [pc, #520]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023ca:	d10b      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023cc:	4b7e      	ldr	r3, [pc, #504]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d05b      	beq.n	8002490 <HAL_RCC_OscConfig+0x108>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d157      	bne.n	8002490 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e242      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ec:	d106      	bne.n	80023fc <HAL_RCC_OscConfig+0x74>
 80023ee:	4b76      	ldr	r3, [pc, #472]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a75      	ldr	r2, [pc, #468]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	e01d      	b.n	8002438 <HAL_RCC_OscConfig+0xb0>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002404:	d10c      	bne.n	8002420 <HAL_RCC_OscConfig+0x98>
 8002406:	4b70      	ldr	r3, [pc, #448]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a6f      	ldr	r2, [pc, #444]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800240c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	4b6d      	ldr	r3, [pc, #436]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a6c      	ldr	r2, [pc, #432]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	e00b      	b.n	8002438 <HAL_RCC_OscConfig+0xb0>
 8002420:	4b69      	ldr	r3, [pc, #420]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a68      	ldr	r2, [pc, #416]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	4b66      	ldr	r3, [pc, #408]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a65      	ldr	r2, [pc, #404]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002432:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d013      	beq.n	8002468 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002440:	f7ff fbd2 	bl	8001be8 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002448:	f7ff fbce 	bl	8001be8 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b64      	cmp	r3, #100	; 0x64
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e207      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245a:	4b5b      	ldr	r3, [pc, #364]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0xc0>
 8002466:	e014      	b.n	8002492 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7ff fbbe 	bl	8001be8 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002470:	f7ff fbba 	bl	8001be8 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b64      	cmp	r3, #100	; 0x64
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e1f3      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002482:	4b51      	ldr	r3, [pc, #324]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0xe8>
 800248e:	e000      	b.n	8002492 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d063      	beq.n	8002566 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800249e:	4b4a      	ldr	r3, [pc, #296]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 030c 	and.w	r3, r3, #12
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00b      	beq.n	80024c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024aa:	4b47      	ldr	r3, [pc, #284]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d11c      	bne.n	80024f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024b6:	4b44      	ldr	r3, [pc, #272]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d116      	bne.n	80024f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c2:	4b41      	ldr	r3, [pc, #260]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d005      	beq.n	80024da <HAL_RCC_OscConfig+0x152>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d001      	beq.n	80024da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e1c7      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024da:	4b3b      	ldr	r3, [pc, #236]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4937      	ldr	r1, [pc, #220]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ee:	e03a      	b.n	8002566 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d020      	beq.n	800253a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f8:	4b34      	ldr	r3, [pc, #208]	; (80025cc <HAL_RCC_OscConfig+0x244>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fe:	f7ff fb73 	bl	8001be8 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002506:	f7ff fb6f 	bl	8001be8 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e1a8      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002518:	4b2b      	ldr	r3, [pc, #172]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002524:	4b28      	ldr	r3, [pc, #160]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	4925      	ldr	r1, [pc, #148]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002534:	4313      	orrs	r3, r2
 8002536:	600b      	str	r3, [r1, #0]
 8002538:	e015      	b.n	8002566 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800253a:	4b24      	ldr	r3, [pc, #144]	; (80025cc <HAL_RCC_OscConfig+0x244>)
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7ff fb52 	bl	8001be8 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002548:	f7ff fb4e 	bl	8001be8 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e187      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255a:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d036      	beq.n	80025e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d016      	beq.n	80025a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <HAL_RCC_OscConfig+0x248>)
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002580:	f7ff fb32 	bl	8001be8 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002588:	f7ff fb2e 	bl	8001be8 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e167      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259a:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800259c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCC_OscConfig+0x200>
 80025a6:	e01b      	b.n	80025e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a8:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <HAL_RCC_OscConfig+0x248>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ae:	f7ff fb1b 	bl	8001be8 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b4:	e00e      	b.n	80025d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025b6:	f7ff fb17 	bl	8001be8 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d907      	bls.n	80025d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e150      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
 80025c8:	40023800 	.word	0x40023800
 80025cc:	42470000 	.word	0x42470000
 80025d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d4:	4b88      	ldr	r3, [pc, #544]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80025d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1ea      	bne.n	80025b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 8097 	beq.w	800271c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ee:	2300      	movs	r3, #0
 80025f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025f2:	4b81      	ldr	r3, [pc, #516]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d10f      	bne.n	800261e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025fe:	2300      	movs	r3, #0
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	4b7d      	ldr	r3, [pc, #500]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	4a7c      	ldr	r2, [pc, #496]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800260c:	6413      	str	r3, [r2, #64]	; 0x40
 800260e:	4b7a      	ldr	r3, [pc, #488]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800261a:	2301      	movs	r3, #1
 800261c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800261e:	4b77      	ldr	r3, [pc, #476]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002626:	2b00      	cmp	r3, #0
 8002628:	d118      	bne.n	800265c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800262a:	4b74      	ldr	r3, [pc, #464]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a73      	ldr	r2, [pc, #460]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 8002630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002636:	f7ff fad7 	bl	8001be8 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263e:	f7ff fad3 	bl	8001be8 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e10c      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002650:	4b6a      	ldr	r3, [pc, #424]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x2ea>
 8002664:	4b64      	ldr	r3, [pc, #400]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002668:	4a63      	ldr	r2, [pc, #396]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	6713      	str	r3, [r2, #112]	; 0x70
 8002670:	e01c      	b.n	80026ac <HAL_RCC_OscConfig+0x324>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2b05      	cmp	r3, #5
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0x30c>
 800267a:	4b5f      	ldr	r3, [pc, #380]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800267c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800267e:	4a5e      	ldr	r2, [pc, #376]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6713      	str	r3, [r2, #112]	; 0x70
 8002686:	4b5c      	ldr	r3, [pc, #368]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268a:	4a5b      	ldr	r2, [pc, #364]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6713      	str	r3, [r2, #112]	; 0x70
 8002692:	e00b      	b.n	80026ac <HAL_RCC_OscConfig+0x324>
 8002694:	4b58      	ldr	r3, [pc, #352]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002698:	4a57      	ldr	r2, [pc, #348]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	6713      	str	r3, [r2, #112]	; 0x70
 80026a0:	4b55      	ldr	r3, [pc, #340]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80026a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a4:	4a54      	ldr	r2, [pc, #336]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80026a6:	f023 0304 	bic.w	r3, r3, #4
 80026aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d015      	beq.n	80026e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b4:	f7ff fa98 	bl	8001be8 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026bc:	f7ff fa94 	bl	8001be8 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e0cb      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d2:	4b49      	ldr	r3, [pc, #292]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80026d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0ee      	beq.n	80026bc <HAL_RCC_OscConfig+0x334>
 80026de:	e014      	b.n	800270a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e0:	f7ff fa82 	bl	8001be8 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e6:	e00a      	b.n	80026fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026e8:	f7ff fa7e 	bl	8001be8 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e0b5      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fe:	4b3e      	ldr	r3, [pc, #248]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1ee      	bne.n	80026e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800270a:	7dfb      	ldrb	r3, [r7, #23]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d105      	bne.n	800271c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002710:	4b39      	ldr	r3, [pc, #228]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	4a38      	ldr	r2, [pc, #224]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002716:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800271a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80a1 	beq.w	8002868 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002726:	4b34      	ldr	r3, [pc, #208]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b08      	cmp	r3, #8
 8002730:	d05c      	beq.n	80027ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	2b02      	cmp	r3, #2
 8002738:	d141      	bne.n	80027be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800273a:	4b31      	ldr	r3, [pc, #196]	; (8002800 <HAL_RCC_OscConfig+0x478>)
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff fa52 	bl	8001be8 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002748:	f7ff fa4e 	bl	8001be8 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e087      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800275a:	4b27      	ldr	r3, [pc, #156]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f0      	bne.n	8002748 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	69da      	ldr	r2, [r3, #28]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	431a      	orrs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002774:	019b      	lsls	r3, r3, #6
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	085b      	lsrs	r3, r3, #1
 800277e:	3b01      	subs	r3, #1
 8002780:	041b      	lsls	r3, r3, #16
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002788:	061b      	lsls	r3, r3, #24
 800278a:	491b      	ldr	r1, [pc, #108]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800278c:	4313      	orrs	r3, r2
 800278e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002790:	4b1b      	ldr	r3, [pc, #108]	; (8002800 <HAL_RCC_OscConfig+0x478>)
 8002792:	2201      	movs	r2, #1
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002796:	f7ff fa27 	bl	8001be8 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800279e:	f7ff fa23 	bl	8001be8 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e05c      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b0:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0f0      	beq.n	800279e <HAL_RCC_OscConfig+0x416>
 80027bc:	e054      	b.n	8002868 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027be:	4b10      	ldr	r3, [pc, #64]	; (8002800 <HAL_RCC_OscConfig+0x478>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c4:	f7ff fa10 	bl	8001be8 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027cc:	f7ff fa0c 	bl	8001be8 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e045      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027de:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1f0      	bne.n	80027cc <HAL_RCC_OscConfig+0x444>
 80027ea:	e03d      	b.n	8002868 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d107      	bne.n	8002804 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e038      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
 80027f8:	40023800 	.word	0x40023800
 80027fc:	40007000 	.word	0x40007000
 8002800:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002804:	4b1b      	ldr	r3, [pc, #108]	; (8002874 <HAL_RCC_OscConfig+0x4ec>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d028      	beq.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800281c:	429a      	cmp	r2, r3
 800281e:	d121      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282a:	429a      	cmp	r2, r3
 800282c:	d11a      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002834:	4013      	ands	r3, r2
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800283a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800283c:	4293      	cmp	r3, r2
 800283e:	d111      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284a:	085b      	lsrs	r3, r3, #1
 800284c:	3b01      	subs	r3, #1
 800284e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002850:	429a      	cmp	r2, r3
 8002852:	d107      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002860:	429a      	cmp	r2, r3
 8002862:	d001      	beq.n	8002868 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40023800 	.word	0x40023800

08002878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0cc      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800288c:	4b68      	ldr	r3, [pc, #416]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d90c      	bls.n	80028b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b65      	ldr	r3, [pc, #404]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a2:	4b63      	ldr	r3, [pc, #396]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0b8      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d020      	beq.n	8002902 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d005      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028cc:	4b59      	ldr	r3, [pc, #356]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4a58      	ldr	r2, [pc, #352]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028e4:	4b53      	ldr	r3, [pc, #332]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	4a52      	ldr	r2, [pc, #328]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f0:	4b50      	ldr	r3, [pc, #320]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	494d      	ldr	r1, [pc, #308]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	d044      	beq.n	8002998 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d107      	bne.n	8002926 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002916:	4b47      	ldr	r3, [pc, #284]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d119      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e07f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d003      	beq.n	8002936 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002932:	2b03      	cmp	r3, #3
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002936:	4b3f      	ldr	r3, [pc, #252]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e06f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002946:	4b3b      	ldr	r3, [pc, #236]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e067      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002956:	4b37      	ldr	r3, [pc, #220]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f023 0203 	bic.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4934      	ldr	r1, [pc, #208]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002964:	4313      	orrs	r3, r2
 8002966:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002968:	f7ff f93e 	bl	8001be8 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296e:	e00a      	b.n	8002986 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002970:	f7ff f93a 	bl	8001be8 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	; 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e04f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	4b2b      	ldr	r3, [pc, #172]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 020c 	and.w	r2, r3, #12
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	429a      	cmp	r2, r3
 8002996:	d1eb      	bne.n	8002970 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002998:	4b25      	ldr	r3, [pc, #148]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d20c      	bcs.n	80029c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b22      	ldr	r3, [pc, #136]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d001      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e032      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d008      	beq.n	80029de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029cc:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4916      	ldr	r1, [pc, #88]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d009      	beq.n	80029fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ea:	4b12      	ldr	r3, [pc, #72]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	490e      	ldr	r1, [pc, #56]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029fe:	f000 f821 	bl	8002a44 <HAL_RCC_GetSysClockFreq>
 8002a02:	4602      	mov	r2, r0
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	f003 030f 	and.w	r3, r3, #15
 8002a0e:	490a      	ldr	r1, [pc, #40]	; (8002a38 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	5ccb      	ldrb	r3, [r1, r3]
 8002a12:	fa22 f303 	lsr.w	r3, r2, r3
 8002a16:	4a09      	ldr	r2, [pc, #36]	; (8002a3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a1a:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <HAL_RCC_ClockConfig+0x1c8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe ff18 	bl	8001854 <HAL_InitTick>

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40023c00 	.word	0x40023c00
 8002a34:	40023800 	.word	0x40023800
 8002a38:	08009f14 	.word	0x08009f14
 8002a3c:	20000000 	.word	0x20000000
 8002a40:	20000004 	.word	0x20000004

08002a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a48:	b094      	sub	sp, #80	; 0x50
 8002a4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8002a50:	2300      	movs	r3, #0
 8002a52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a54:	2300      	movs	r3, #0
 8002a56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a5c:	4b79      	ldr	r3, [pc, #484]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d00d      	beq.n	8002a84 <HAL_RCC_GetSysClockFreq+0x40>
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	f200 80e1 	bhi.w	8002c30 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <HAL_RCC_GetSysClockFreq+0x34>
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d003      	beq.n	8002a7e <HAL_RCC_GetSysClockFreq+0x3a>
 8002a76:	e0db      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a78:	4b73      	ldr	r3, [pc, #460]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a7a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002a7c:	e0db      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a7e:	4b73      	ldr	r3, [pc, #460]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x208>)
 8002a80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a82:	e0d8      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a84:	4b6f      	ldr	r3, [pc, #444]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a8c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a8e:	4b6d      	ldr	r3, [pc, #436]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d063      	beq.n	8002b62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a9a:	4b6a      	ldr	r3, [pc, #424]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002aa4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aac:	633b      	str	r3, [r7, #48]	; 0x30
 8002aae:	2300      	movs	r3, #0
 8002ab0:	637b      	str	r3, [r7, #52]	; 0x34
 8002ab2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002ab6:	4622      	mov	r2, r4
 8002ab8:	462b      	mov	r3, r5
 8002aba:	f04f 0000 	mov.w	r0, #0
 8002abe:	f04f 0100 	mov.w	r1, #0
 8002ac2:	0159      	lsls	r1, r3, #5
 8002ac4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ac8:	0150      	lsls	r0, r2, #5
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4621      	mov	r1, r4
 8002ad0:	1a51      	subs	r1, r2, r1
 8002ad2:	6139      	str	r1, [r7, #16]
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	eb63 0301 	sbc.w	r3, r3, r1
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ae8:	4659      	mov	r1, fp
 8002aea:	018b      	lsls	r3, r1, #6
 8002aec:	4651      	mov	r1, sl
 8002aee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002af2:	4651      	mov	r1, sl
 8002af4:	018a      	lsls	r2, r1, #6
 8002af6:	4651      	mov	r1, sl
 8002af8:	ebb2 0801 	subs.w	r8, r2, r1
 8002afc:	4659      	mov	r1, fp
 8002afe:	eb63 0901 	sbc.w	r9, r3, r1
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b16:	4690      	mov	r8, r2
 8002b18:	4699      	mov	r9, r3
 8002b1a:	4623      	mov	r3, r4
 8002b1c:	eb18 0303 	adds.w	r3, r8, r3
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	462b      	mov	r3, r5
 8002b24:	eb49 0303 	adc.w	r3, r9, r3
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	f04f 0200 	mov.w	r2, #0
 8002b2e:	f04f 0300 	mov.w	r3, #0
 8002b32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b36:	4629      	mov	r1, r5
 8002b38:	024b      	lsls	r3, r1, #9
 8002b3a:	4621      	mov	r1, r4
 8002b3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b40:	4621      	mov	r1, r4
 8002b42:	024a      	lsls	r2, r1, #9
 8002b44:	4610      	mov	r0, r2
 8002b46:	4619      	mov	r1, r3
 8002b48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b54:	f7fe f830 	bl	8000bb8 <__aeabi_uldivmod>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b60:	e058      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b62:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	099b      	lsrs	r3, r3, #6
 8002b68:	2200      	movs	r2, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b72:	623b      	str	r3, [r7, #32]
 8002b74:	2300      	movs	r3, #0
 8002b76:	627b      	str	r3, [r7, #36]	; 0x24
 8002b78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	464b      	mov	r3, r9
 8002b80:	f04f 0000 	mov.w	r0, #0
 8002b84:	f04f 0100 	mov.w	r1, #0
 8002b88:	0159      	lsls	r1, r3, #5
 8002b8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b8e:	0150      	lsls	r0, r2, #5
 8002b90:	4602      	mov	r2, r0
 8002b92:	460b      	mov	r3, r1
 8002b94:	4641      	mov	r1, r8
 8002b96:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b9a:	4649      	mov	r1, r9
 8002b9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	f04f 0300 	mov.w	r3, #0
 8002ba8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002bb0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002bb4:	ebb2 040a 	subs.w	r4, r2, sl
 8002bb8:	eb63 050b 	sbc.w	r5, r3, fp
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	f04f 0300 	mov.w	r3, #0
 8002bc4:	00eb      	lsls	r3, r5, #3
 8002bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bca:	00e2      	lsls	r2, r4, #3
 8002bcc:	4614      	mov	r4, r2
 8002bce:	461d      	mov	r5, r3
 8002bd0:	4643      	mov	r3, r8
 8002bd2:	18e3      	adds	r3, r4, r3
 8002bd4:	603b      	str	r3, [r7, #0]
 8002bd6:	464b      	mov	r3, r9
 8002bd8:	eb45 0303 	adc.w	r3, r5, r3
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bea:	4629      	mov	r1, r5
 8002bec:	028b      	lsls	r3, r1, #10
 8002bee:	4621      	mov	r1, r4
 8002bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	028a      	lsls	r2, r1, #10
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bfe:	2200      	movs	r2, #0
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	61fa      	str	r2, [r7, #28]
 8002c04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c08:	f7fd ffd6 	bl	8000bb8 <__aeabi_uldivmod>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4613      	mov	r3, r2
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	0c1b      	lsrs	r3, r3, #16
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	3301      	adds	r3, #1
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002c24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c2e:	e002      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c30:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3750      	adds	r7, #80	; 0x50
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800
 8002c48:	00f42400 	.word	0x00f42400
 8002c4c:	007a1200 	.word	0x007a1200

08002c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c54:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	20000000 	.word	0x20000000

08002c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c6c:	f7ff fff0 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c70:	4602      	mov	r2, r0
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	0a9b      	lsrs	r3, r3, #10
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	4903      	ldr	r1, [pc, #12]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c7e:	5ccb      	ldrb	r3, [r1, r3]
 8002c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	08009f24 	.word	0x08009f24

08002c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c94:	f7ff ffdc 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	0b5b      	lsrs	r3, r3, #13
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	4903      	ldr	r1, [pc, #12]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ca6:	5ccb      	ldrb	r3, [r1, r3]
 8002ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	08009f24 	.word	0x08009f24

08002cb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0203 	and.w	r2, r3, #3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002cec:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	08db      	lsrs	r3, r3, #3
 8002cf2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cfa:	4b07      	ldr	r3, [pc, #28]	; (8002d18 <HAL_RCC_GetClockConfig+0x60>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0207 	and.w	r2, r3, #7
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	601a      	str	r2, [r3, #0]
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40023c00 	.word	0x40023c00

08002d1c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d105      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d035      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002d44:	4b67      	ldr	r3, [pc, #412]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d4a:	f7fe ff4d 	bl	8001be8 <HAL_GetTick>
 8002d4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d50:	e008      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002d52:	f7fe ff49 	bl	8001be8 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e0ba      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d64:	4b60      	ldr	r3, [pc, #384]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f0      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	019a      	lsls	r2, r3, #6
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	071b      	lsls	r3, r3, #28
 8002d7c:	495a      	ldr	r1, [pc, #360]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002d84:	4b57      	ldr	r3, [pc, #348]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d8a:	f7fe ff2d 	bl	8001be8 <HAL_GetTick>
 8002d8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d90:	e008      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002d92:	f7fe ff29 	bl	8001be8 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e09a      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002da4:	4b50      	ldr	r3, [pc, #320]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0f0      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8083 	beq.w	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	4b49      	ldr	r3, [pc, #292]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	4a48      	ldr	r2, [pc, #288]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dce:	4b46      	ldr	r3, [pc, #280]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002dda:	4b44      	ldr	r3, [pc, #272]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a43      	ldr	r2, [pc, #268]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002de6:	f7fe feff 	bl	8001be8 <HAL_GetTick>
 8002dea:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002dec:	e008      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002dee:	f7fe fefb 	bl	8001be8 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e06c      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002e00:	4b3a      	ldr	r3, [pc, #232]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0f0      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e0c:	4b36      	ldr	r3, [pc, #216]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e14:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d02f      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d028      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e2a:	4b2f      	ldr	r3, [pc, #188]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e32:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e34:	4b2e      	ldr	r3, [pc, #184]	; (8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e3a:	4b2d      	ldr	r3, [pc, #180]	; (8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002e40:	4a29      	ldr	r2, [pc, #164]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002e46:	4b28      	ldr	r3, [pc, #160]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d114      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002e52:	f7fe fec9 	bl	8001be8 <HAL_GetTick>
 8002e56:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f7fe fec5 	bl	8001be8 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e034      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e70:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0ee      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e88:	d10d      	bne.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002e8a:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9e:	4912      	ldr	r1, [pc, #72]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	608b      	str	r3, [r1, #8]
 8002ea4:	e005      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002ea6:	4b10      	ldr	r3, [pc, #64]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	4a0f      	ldr	r2, [pc, #60]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002eac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002eb0:	6093      	str	r3, [r2, #8]
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002eb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ebe:	490a      	ldr	r1, [pc, #40]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7c1a      	ldrb	r2, [r3, #16]
 8002ed4:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002ed6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	42470068 	.word	0x42470068
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40007000 	.word	0x40007000
 8002ef0:	42470e40 	.word	0x42470e40
 8002ef4:	424711e0 	.word	0x424711e0

08002ef8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e066      	b.n	8002fdc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7f5b      	ldrb	r3, [r3, #29]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d105      	bne.n	8002f24 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7fe fbee 	bl	8001700 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2202      	movs	r2, #2
 8002f28:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	22ca      	movs	r2, #202	; 0xca
 8002f30:	625a      	str	r2, [r3, #36]	; 0x24
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2253      	movs	r2, #83	; 0x53
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f87a 	bl	8003034 <RTC_EnterInitMode>
 8002f40:	4603      	mov	r3, r0
 8002f42:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d12c      	bne.n	8002fa4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002f58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f5c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6899      	ldr	r1, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	68d2      	ldr	r2, [r2, #12]
 8002f84:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6919      	ldr	r1, [r3, #16]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	041a      	lsls	r2, r3, #16
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f881 	bl	80030a2 <RTC_ExitInitMode>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d113      	bne.n	8002fd2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fb8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	699a      	ldr	r2, [r3, #24]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	22ff      	movs	r2, #255	; 0xff
 8002fd8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003000:	f7fe fdf2 	bl	8001be8 <HAL_GetTick>
 8003004:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003006:	e009      	b.n	800301c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003008:	f7fe fdee 	bl	8001be8 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003016:	d901      	bls.n	800301c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e007      	b.n	800302c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f003 0320 	and.w	r3, r3, #32
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0ee      	beq.n	8003008 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003040:	2300      	movs	r3, #0
 8003042:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304e:	2b00      	cmp	r3, #0
 8003050:	d122      	bne.n	8003098 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003060:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003062:	f7fe fdc1 	bl	8001be8 <HAL_GetTick>
 8003066:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003068:	e00c      	b.n	8003084 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800306a:	f7fe fdbd 	bl	8001be8 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003078:	d904      	bls.n	8003084 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2204      	movs	r2, #4
 800307e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d102      	bne.n	8003098 <RTC_EnterInitMode+0x64>
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d1e8      	bne.n	800306a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003098:	7bfb      	ldrb	r3, [r7, #15]
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b084      	sub	sp, #16
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030bc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f003 0320 	and.w	r3, r3, #32
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d10a      	bne.n	80030e2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff ff89 	bl	8002fe4 <HAL_RTC_WaitForSynchro>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2204      	movs	r2, #4
 80030dc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e041      	b.n	8003182 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d106      	bne.n	8003118 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f839 	bl	800318a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3304      	adds	r3, #4
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f000 f9ca 	bl	80034c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
	...

080031a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d001      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e044      	b.n	8003242 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a1e      	ldr	r2, [pc, #120]	; (8003250 <HAL_TIM_Base_Start_IT+0xb0>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d018      	beq.n	800320c <HAL_TIM_Base_Start_IT+0x6c>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e2:	d013      	beq.n	800320c <HAL_TIM_Base_Start_IT+0x6c>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1a      	ldr	r2, [pc, #104]	; (8003254 <HAL_TIM_Base_Start_IT+0xb4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d00e      	beq.n	800320c <HAL_TIM_Base_Start_IT+0x6c>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a19      	ldr	r2, [pc, #100]	; (8003258 <HAL_TIM_Base_Start_IT+0xb8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d009      	beq.n	800320c <HAL_TIM_Base_Start_IT+0x6c>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a17      	ldr	r2, [pc, #92]	; (800325c <HAL_TIM_Base_Start_IT+0xbc>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d004      	beq.n	800320c <HAL_TIM_Base_Start_IT+0x6c>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a16      	ldr	r2, [pc, #88]	; (8003260 <HAL_TIM_Base_Start_IT+0xc0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d111      	bne.n	8003230 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b06      	cmp	r3, #6
 800321c:	d010      	beq.n	8003240 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f042 0201 	orr.w	r2, r2, #1
 800322c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800322e:	e007      	b.n	8003240 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40010000 	.word	0x40010000
 8003254:	40000400 	.word	0x40000400
 8003258:	40000800 	.word	0x40000800
 800325c:	40000c00 	.word	0x40000c00
 8003260:	40014000 	.word	0x40014000

08003264 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b02      	cmp	r3, #2
 8003278:	d122      	bne.n	80032c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b02      	cmp	r3, #2
 8003286:	d11b      	bne.n	80032c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f06f 0202 	mvn.w	r2, #2
 8003290:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f8ee 	bl	8003488 <HAL_TIM_IC_CaptureCallback>
 80032ac:	e005      	b.n	80032ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f8e0 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 f8f1 	bl	800349c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d122      	bne.n	8003314 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d11b      	bne.n	8003314 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f06f 0204 	mvn.w	r2, #4
 80032e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2202      	movs	r2, #2
 80032ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f8c4 	bl	8003488 <HAL_TIM_IC_CaptureCallback>
 8003300:	e005      	b.n	800330e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f8b6 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f8c7 	bl	800349c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b08      	cmp	r3, #8
 8003320:	d122      	bne.n	8003368 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	f003 0308 	and.w	r3, r3, #8
 800332c:	2b08      	cmp	r3, #8
 800332e:	d11b      	bne.n	8003368 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f06f 0208 	mvn.w	r2, #8
 8003338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2204      	movs	r2, #4
 800333e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f89a 	bl	8003488 <HAL_TIM_IC_CaptureCallback>
 8003354:	e005      	b.n	8003362 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f88c 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f000 f89d 	bl	800349c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	f003 0310 	and.w	r3, r3, #16
 8003372:	2b10      	cmp	r3, #16
 8003374:	d122      	bne.n	80033bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	2b10      	cmp	r3, #16
 8003382:	d11b      	bne.n	80033bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f06f 0210 	mvn.w	r2, #16
 800338c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2208      	movs	r2, #8
 8003392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 f870 	bl	8003488 <HAL_TIM_IC_CaptureCallback>
 80033a8:	e005      	b.n	80033b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 f862 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f873 	bl	800349c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d10e      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d107      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f06f 0201 	mvn.w	r2, #1
 80033e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fe f900 	bl	80015e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f2:	2b80      	cmp	r3, #128	; 0x80
 80033f4:	d10e      	bne.n	8003414 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003400:	2b80      	cmp	r3, #128	; 0x80
 8003402:	d107      	bne.n	8003414 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800340c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 f8e2 	bl	80035d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341e:	2b40      	cmp	r3, #64	; 0x40
 8003420:	d10e      	bne.n	8003440 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342c:	2b40      	cmp	r3, #64	; 0x40
 800342e:	d107      	bne.n	8003440 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f838 	bl	80034b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	f003 0320 	and.w	r3, r3, #32
 800344a:	2b20      	cmp	r3, #32
 800344c:	d10e      	bne.n	800346c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	f003 0320 	and.w	r3, r3, #32
 8003458:	2b20      	cmp	r3, #32
 800345a:	d107      	bne.n	800346c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f06f 0220 	mvn.w	r2, #32
 8003464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f8ac 	bl	80035c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800346c:	bf00      	nop
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a34      	ldr	r2, [pc, #208]	; (80035a8 <TIM_Base_SetConfig+0xe4>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d00f      	beq.n	80034fc <TIM_Base_SetConfig+0x38>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034e2:	d00b      	beq.n	80034fc <TIM_Base_SetConfig+0x38>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a31      	ldr	r2, [pc, #196]	; (80035ac <TIM_Base_SetConfig+0xe8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d007      	beq.n	80034fc <TIM_Base_SetConfig+0x38>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a30      	ldr	r2, [pc, #192]	; (80035b0 <TIM_Base_SetConfig+0xec>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d003      	beq.n	80034fc <TIM_Base_SetConfig+0x38>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a2f      	ldr	r2, [pc, #188]	; (80035b4 <TIM_Base_SetConfig+0xf0>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d108      	bne.n	800350e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	4313      	orrs	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a25      	ldr	r2, [pc, #148]	; (80035a8 <TIM_Base_SetConfig+0xe4>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d01b      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800351c:	d017      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a22      	ldr	r2, [pc, #136]	; (80035ac <TIM_Base_SetConfig+0xe8>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d013      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a21      	ldr	r2, [pc, #132]	; (80035b0 <TIM_Base_SetConfig+0xec>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d00f      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a20      	ldr	r2, [pc, #128]	; (80035b4 <TIM_Base_SetConfig+0xf0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d00b      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a1f      	ldr	r2, [pc, #124]	; (80035b8 <TIM_Base_SetConfig+0xf4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d007      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1e      	ldr	r2, [pc, #120]	; (80035bc <TIM_Base_SetConfig+0xf8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d003      	beq.n	800354e <TIM_Base_SetConfig+0x8a>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a1d      	ldr	r2, [pc, #116]	; (80035c0 <TIM_Base_SetConfig+0xfc>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d108      	bne.n	8003560 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003554:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	4313      	orrs	r3, r2
 800355e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	4313      	orrs	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a08      	ldr	r2, [pc, #32]	; (80035a8 <TIM_Base_SetConfig+0xe4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d103      	bne.n	8003594 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	615a      	str	r2, [r3, #20]
}
 800359a:	bf00      	nop
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40010000 	.word	0x40010000
 80035ac:	40000400 	.word	0x40000400
 80035b0:	40000800 	.word	0x40000800
 80035b4:	40000c00 	.word	0x40000c00
 80035b8:	40014000 	.word	0x40014000
 80035bc:	40014400 	.word	0x40014400
 80035c0:	40014800 	.word	0x40014800

080035c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e03f      	b.n	800367e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d106      	bne.n	8003618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7fe f8a0 	bl	8001758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2224      	movs	r2, #36	; 0x24
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800362e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 f9cb 	bl	80039cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695a      	ldr	r2, [r3, #20]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68da      	ldr	r2, [r3, #12]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2220      	movs	r2, #32
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2220      	movs	r2, #32
 8003678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b08a      	sub	sp, #40	; 0x28
 800368a:	af02      	add	r7, sp, #8
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	603b      	str	r3, [r7, #0]
 8003692:	4613      	mov	r3, r2
 8003694:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b20      	cmp	r3, #32
 80036a4:	d17c      	bne.n	80037a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <HAL_UART_Transmit+0x2c>
 80036ac:	88fb      	ldrh	r3, [r7, #6]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e075      	b.n	80037a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d101      	bne.n	80036c4 <HAL_UART_Transmit+0x3e>
 80036c0:	2302      	movs	r3, #2
 80036c2:	e06e      	b.n	80037a2 <HAL_UART_Transmit+0x11c>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2221      	movs	r2, #33	; 0x21
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036da:	f7fe fa85 	bl	8001be8 <HAL_GetTick>
 80036de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	88fa      	ldrh	r2, [r7, #6]
 80036e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	88fa      	ldrh	r2, [r7, #6]
 80036ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f4:	d108      	bne.n	8003708 <HAL_UART_Transmit+0x82>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d104      	bne.n	8003708 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80036fe:	2300      	movs	r3, #0
 8003700:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	61bb      	str	r3, [r7, #24]
 8003706:	e003      	b.n	8003710 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800370c:	2300      	movs	r3, #0
 800370e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003718:	e02a      	b.n	8003770 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2200      	movs	r2, #0
 8003722:	2180      	movs	r1, #128	; 0x80
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 f8e2 	bl	80038ee <UART_WaitOnFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e036      	b.n	80037a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10b      	bne.n	8003752 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	461a      	mov	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003748:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	3302      	adds	r3, #2
 800374e:	61bb      	str	r3, [r7, #24]
 8003750:	e007      	b.n	8003762 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	781a      	ldrb	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	3301      	adds	r3, #1
 8003760:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1cf      	bne.n	800371a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2200      	movs	r2, #0
 8003782:	2140      	movs	r1, #64	; 0x40
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f8b2 	bl	80038ee <UART_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e006      	b.n	80037a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	e000      	b.n	80037a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037a0:	2302      	movs	r3, #2
  }
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3720      	adds	r7, #32
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b08a      	sub	sp, #40	; 0x28
 80037ae:	af02      	add	r7, sp, #8
 80037b0:	60f8      	str	r0, [r7, #12]
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	603b      	str	r3, [r7, #0]
 80037b6:	4613      	mov	r3, r2
 80037b8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b20      	cmp	r3, #32
 80037c8:	f040 808c 	bne.w	80038e4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d002      	beq.n	80037d8 <HAL_UART_Receive+0x2e>
 80037d2:	88fb      	ldrh	r3, [r7, #6]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d101      	bne.n	80037dc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e084      	b.n	80038e6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_UART_Receive+0x40>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e07d      	b.n	80038e6 <HAL_UART_Receive+0x13c>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2222      	movs	r2, #34	; 0x22
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003806:	f7fe f9ef 	bl	8001be8 <HAL_GetTick>
 800380a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	88fa      	ldrh	r2, [r7, #6]
 8003810:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	88fa      	ldrh	r2, [r7, #6]
 8003816:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003820:	d108      	bne.n	8003834 <HAL_UART_Receive+0x8a>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d104      	bne.n	8003834 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800382a:	2300      	movs	r3, #0
 800382c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	e003      	b.n	800383c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003838:	2300      	movs	r3, #0
 800383a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003844:	e043      	b.n	80038ce <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2200      	movs	r2, #0
 800384e:	2120      	movs	r1, #32
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 f84c 	bl	80038ee <UART_WaitOnFlagUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e042      	b.n	80038e6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d10c      	bne.n	8003880 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	b29b      	uxth	r3, r3
 800386e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003872:	b29a      	uxth	r2, r3
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	3302      	adds	r3, #2
 800387c:	61bb      	str	r3, [r7, #24]
 800387e:	e01f      	b.n	80038c0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003888:	d007      	beq.n	800389a <HAL_UART_Receive+0xf0>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10a      	bne.n	80038a8 <HAL_UART_Receive+0xfe>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	701a      	strb	r2, [r3, #0]
 80038a6:	e008      	b.n	80038ba <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	3301      	adds	r3, #1
 80038be:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	3b01      	subs	r3, #1
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1b6      	bne.n	8003846 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	e000      	b.n	80038e6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80038e4:	2302      	movs	r3, #2
  }
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3720      	adds	r7, #32
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b090      	sub	sp, #64	; 0x40
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	60f8      	str	r0, [r7, #12]
 80038f6:	60b9      	str	r1, [r7, #8]
 80038f8:	603b      	str	r3, [r7, #0]
 80038fa:	4613      	mov	r3, r2
 80038fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038fe:	e050      	b.n	80039a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003900:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003906:	d04c      	beq.n	80039a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800390a:	2b00      	cmp	r3, #0
 800390c:	d007      	beq.n	800391e <UART_WaitOnFlagUntilTimeout+0x30>
 800390e:	f7fe f96b 	bl	8001be8 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800391a:	429a      	cmp	r2, r3
 800391c:	d241      	bcs.n	80039a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	330c      	adds	r3, #12
 8003924:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003928:	e853 3f00 	ldrex	r3, [r3]
 800392c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800392e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003930:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003934:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	330c      	adds	r3, #12
 800393c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800393e:	637a      	str	r2, [r7, #52]	; 0x34
 8003940:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003942:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003944:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003946:	e841 2300 	strex	r3, r2, [r1]
 800394a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800394c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1e5      	bne.n	800391e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	3314      	adds	r3, #20
 8003958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	e853 3f00 	ldrex	r3, [r3]
 8003960:	613b      	str	r3, [r7, #16]
   return(result);
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f023 0301 	bic.w	r3, r3, #1
 8003968:	63bb      	str	r3, [r7, #56]	; 0x38
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	3314      	adds	r3, #20
 8003970:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003972:	623a      	str	r2, [r7, #32]
 8003974:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003976:	69f9      	ldr	r1, [r7, #28]
 8003978:	6a3a      	ldr	r2, [r7, #32]
 800397a:	e841 2300 	strex	r3, r2, [r1]
 800397e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1e5      	bne.n	8003952 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e00f      	b.n	80039c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	4013      	ands	r3, r2
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	bf0c      	ite	eq
 80039b2:	2301      	moveq	r3, #1
 80039b4:	2300      	movne	r3, #0
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	461a      	mov	r2, r3
 80039ba:	79fb      	ldrb	r3, [r7, #7]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d09f      	beq.n	8003900 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3740      	adds	r7, #64	; 0x40
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039d0:	b0c0      	sub	sp, #256	; 0x100
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80039e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039e8:	68d9      	ldr	r1, [r3, #12]
 80039ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	ea40 0301 	orr.w	r3, r0, r1
 80039f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	431a      	orrs	r2, r3
 8003a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a24:	f021 010c 	bic.w	r1, r1, #12
 8003a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003a32:	430b      	orrs	r3, r1
 8003a34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a46:	6999      	ldr	r1, [r3, #24]
 8003a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	ea40 0301 	orr.w	r3, r0, r1
 8003a52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	4b8f      	ldr	r3, [pc, #572]	; (8003c98 <UART_SetConfig+0x2cc>)
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d005      	beq.n	8003a6c <UART_SetConfig+0xa0>
 8003a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	4b8d      	ldr	r3, [pc, #564]	; (8003c9c <UART_SetConfig+0x2d0>)
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d104      	bne.n	8003a76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a6c:	f7ff f910 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003a70:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003a74:	e003      	b.n	8003a7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a76:	f7ff f8f7 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003a7a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a82:	69db      	ldr	r3, [r3, #28]
 8003a84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a88:	f040 810c 	bne.w	8003ca4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a90:	2200      	movs	r2, #0
 8003a92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003a96:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003a9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003a9e:	4622      	mov	r2, r4
 8003aa0:	462b      	mov	r3, r5
 8003aa2:	1891      	adds	r1, r2, r2
 8003aa4:	65b9      	str	r1, [r7, #88]	; 0x58
 8003aa6:	415b      	adcs	r3, r3
 8003aa8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003aaa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003aae:	4621      	mov	r1, r4
 8003ab0:	eb12 0801 	adds.w	r8, r2, r1
 8003ab4:	4629      	mov	r1, r5
 8003ab6:	eb43 0901 	adc.w	r9, r3, r1
 8003aba:	f04f 0200 	mov.w	r2, #0
 8003abe:	f04f 0300 	mov.w	r3, #0
 8003ac2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ac6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003aca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ace:	4690      	mov	r8, r2
 8003ad0:	4699      	mov	r9, r3
 8003ad2:	4623      	mov	r3, r4
 8003ad4:	eb18 0303 	adds.w	r3, r8, r3
 8003ad8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003adc:	462b      	mov	r3, r5
 8003ade:	eb49 0303 	adc.w	r3, r9, r3
 8003ae2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003af2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003af6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003afa:	460b      	mov	r3, r1
 8003afc:	18db      	adds	r3, r3, r3
 8003afe:	653b      	str	r3, [r7, #80]	; 0x50
 8003b00:	4613      	mov	r3, r2
 8003b02:	eb42 0303 	adc.w	r3, r2, r3
 8003b06:	657b      	str	r3, [r7, #84]	; 0x54
 8003b08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003b0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003b10:	f7fd f852 	bl	8000bb8 <__aeabi_uldivmod>
 8003b14:	4602      	mov	r2, r0
 8003b16:	460b      	mov	r3, r1
 8003b18:	4b61      	ldr	r3, [pc, #388]	; (8003ca0 <UART_SetConfig+0x2d4>)
 8003b1a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b1e:	095b      	lsrs	r3, r3, #5
 8003b20:	011c      	lsls	r4, r3, #4
 8003b22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b26:	2200      	movs	r2, #0
 8003b28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b2c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003b30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003b34:	4642      	mov	r2, r8
 8003b36:	464b      	mov	r3, r9
 8003b38:	1891      	adds	r1, r2, r2
 8003b3a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003b3c:	415b      	adcs	r3, r3
 8003b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003b44:	4641      	mov	r1, r8
 8003b46:	eb12 0a01 	adds.w	sl, r2, r1
 8003b4a:	4649      	mov	r1, r9
 8003b4c:	eb43 0b01 	adc.w	fp, r3, r1
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b64:	4692      	mov	sl, r2
 8003b66:	469b      	mov	fp, r3
 8003b68:	4643      	mov	r3, r8
 8003b6a:	eb1a 0303 	adds.w	r3, sl, r3
 8003b6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003b72:	464b      	mov	r3, r9
 8003b74:	eb4b 0303 	adc.w	r3, fp, r3
 8003b78:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b88:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003b8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003b90:	460b      	mov	r3, r1
 8003b92:	18db      	adds	r3, r3, r3
 8003b94:	643b      	str	r3, [r7, #64]	; 0x40
 8003b96:	4613      	mov	r3, r2
 8003b98:	eb42 0303 	adc.w	r3, r2, r3
 8003b9c:	647b      	str	r3, [r7, #68]	; 0x44
 8003b9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ba2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003ba6:	f7fd f807 	bl	8000bb8 <__aeabi_uldivmod>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4b3b      	ldr	r3, [pc, #236]	; (8003ca0 <UART_SetConfig+0x2d4>)
 8003bb2:	fba3 2301 	umull	r2, r3, r3, r1
 8003bb6:	095b      	lsrs	r3, r3, #5
 8003bb8:	2264      	movs	r2, #100	; 0x64
 8003bba:	fb02 f303 	mul.w	r3, r2, r3
 8003bbe:	1acb      	subs	r3, r1, r3
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003bc6:	4b36      	ldr	r3, [pc, #216]	; (8003ca0 <UART_SetConfig+0x2d4>)
 8003bc8:	fba3 2302 	umull	r2, r3, r3, r2
 8003bcc:	095b      	lsrs	r3, r3, #5
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003bd4:	441c      	add	r4, r3
 8003bd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003be0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003be4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003be8:	4642      	mov	r2, r8
 8003bea:	464b      	mov	r3, r9
 8003bec:	1891      	adds	r1, r2, r2
 8003bee:	63b9      	str	r1, [r7, #56]	; 0x38
 8003bf0:	415b      	adcs	r3, r3
 8003bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bf4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003bf8:	4641      	mov	r1, r8
 8003bfa:	1851      	adds	r1, r2, r1
 8003bfc:	6339      	str	r1, [r7, #48]	; 0x30
 8003bfe:	4649      	mov	r1, r9
 8003c00:	414b      	adcs	r3, r1
 8003c02:	637b      	str	r3, [r7, #52]	; 0x34
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	f04f 0300 	mov.w	r3, #0
 8003c0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003c10:	4659      	mov	r1, fp
 8003c12:	00cb      	lsls	r3, r1, #3
 8003c14:	4651      	mov	r1, sl
 8003c16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c1a:	4651      	mov	r1, sl
 8003c1c:	00ca      	lsls	r2, r1, #3
 8003c1e:	4610      	mov	r0, r2
 8003c20:	4619      	mov	r1, r3
 8003c22:	4603      	mov	r3, r0
 8003c24:	4642      	mov	r2, r8
 8003c26:	189b      	adds	r3, r3, r2
 8003c28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c2c:	464b      	mov	r3, r9
 8003c2e:	460a      	mov	r2, r1
 8003c30:	eb42 0303 	adc.w	r3, r2, r3
 8003c34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003c44:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003c48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	18db      	adds	r3, r3, r3
 8003c50:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c52:	4613      	mov	r3, r2
 8003c54:	eb42 0303 	adc.w	r3, r2, r3
 8003c58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003c62:	f7fc ffa9 	bl	8000bb8 <__aeabi_uldivmod>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ca0 <UART_SetConfig+0x2d4>)
 8003c6c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c70:	095b      	lsrs	r3, r3, #5
 8003c72:	2164      	movs	r1, #100	; 0x64
 8003c74:	fb01 f303 	mul.w	r3, r1, r3
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	3332      	adds	r3, #50	; 0x32
 8003c7e:	4a08      	ldr	r2, [pc, #32]	; (8003ca0 <UART_SetConfig+0x2d4>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	095b      	lsrs	r3, r3, #5
 8003c86:	f003 0207 	and.w	r2, r3, #7
 8003c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4422      	add	r2, r4
 8003c92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c94:	e105      	b.n	8003ea2 <UART_SetConfig+0x4d6>
 8003c96:	bf00      	nop
 8003c98:	40011000 	.word	0x40011000
 8003c9c:	40011400 	.word	0x40011400
 8003ca0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ca4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003cae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003cb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003cb6:	4642      	mov	r2, r8
 8003cb8:	464b      	mov	r3, r9
 8003cba:	1891      	adds	r1, r2, r2
 8003cbc:	6239      	str	r1, [r7, #32]
 8003cbe:	415b      	adcs	r3, r3
 8003cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003cc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cc6:	4641      	mov	r1, r8
 8003cc8:	1854      	adds	r4, r2, r1
 8003cca:	4649      	mov	r1, r9
 8003ccc:	eb43 0501 	adc.w	r5, r3, r1
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	00eb      	lsls	r3, r5, #3
 8003cda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cde:	00e2      	lsls	r2, r4, #3
 8003ce0:	4614      	mov	r4, r2
 8003ce2:	461d      	mov	r5, r3
 8003ce4:	4643      	mov	r3, r8
 8003ce6:	18e3      	adds	r3, r4, r3
 8003ce8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003cec:	464b      	mov	r3, r9
 8003cee:	eb45 0303 	adc.w	r3, r5, r3
 8003cf2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003d02:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	f04f 0300 	mov.w	r3, #0
 8003d0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003d12:	4629      	mov	r1, r5
 8003d14:	008b      	lsls	r3, r1, #2
 8003d16:	4621      	mov	r1, r4
 8003d18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	008a      	lsls	r2, r1, #2
 8003d20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003d24:	f7fc ff48 	bl	8000bb8 <__aeabi_uldivmod>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4b60      	ldr	r3, [pc, #384]	; (8003eb0 <UART_SetConfig+0x4e4>)
 8003d2e:	fba3 2302 	umull	r2, r3, r3, r2
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	011c      	lsls	r4, r3, #4
 8003d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003d40:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003d44:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003d48:	4642      	mov	r2, r8
 8003d4a:	464b      	mov	r3, r9
 8003d4c:	1891      	adds	r1, r2, r2
 8003d4e:	61b9      	str	r1, [r7, #24]
 8003d50:	415b      	adcs	r3, r3
 8003d52:	61fb      	str	r3, [r7, #28]
 8003d54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d58:	4641      	mov	r1, r8
 8003d5a:	1851      	adds	r1, r2, r1
 8003d5c:	6139      	str	r1, [r7, #16]
 8003d5e:	4649      	mov	r1, r9
 8003d60:	414b      	adcs	r3, r1
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	f04f 0200 	mov.w	r2, #0
 8003d68:	f04f 0300 	mov.w	r3, #0
 8003d6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d70:	4659      	mov	r1, fp
 8003d72:	00cb      	lsls	r3, r1, #3
 8003d74:	4651      	mov	r1, sl
 8003d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d7a:	4651      	mov	r1, sl
 8003d7c:	00ca      	lsls	r2, r1, #3
 8003d7e:	4610      	mov	r0, r2
 8003d80:	4619      	mov	r1, r3
 8003d82:	4603      	mov	r3, r0
 8003d84:	4642      	mov	r2, r8
 8003d86:	189b      	adds	r3, r3, r2
 8003d88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003d8c:	464b      	mov	r3, r9
 8003d8e:	460a      	mov	r2, r1
 8003d90:	eb42 0303 	adc.w	r3, r2, r3
 8003d94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	67bb      	str	r3, [r7, #120]	; 0x78
 8003da2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003db0:	4649      	mov	r1, r9
 8003db2:	008b      	lsls	r3, r1, #2
 8003db4:	4641      	mov	r1, r8
 8003db6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dba:	4641      	mov	r1, r8
 8003dbc:	008a      	lsls	r2, r1, #2
 8003dbe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003dc2:	f7fc fef9 	bl	8000bb8 <__aeabi_uldivmod>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4b39      	ldr	r3, [pc, #228]	; (8003eb0 <UART_SetConfig+0x4e4>)
 8003dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8003dd0:	095b      	lsrs	r3, r3, #5
 8003dd2:	2164      	movs	r1, #100	; 0x64
 8003dd4:	fb01 f303 	mul.w	r3, r1, r3
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	3332      	adds	r3, #50	; 0x32
 8003dde:	4a34      	ldr	r2, [pc, #208]	; (8003eb0 <UART_SetConfig+0x4e4>)
 8003de0:	fba2 2303 	umull	r2, r3, r2, r3
 8003de4:	095b      	lsrs	r3, r3, #5
 8003de6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dea:	441c      	add	r4, r3
 8003dec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003df0:	2200      	movs	r2, #0
 8003df2:	673b      	str	r3, [r7, #112]	; 0x70
 8003df4:	677a      	str	r2, [r7, #116]	; 0x74
 8003df6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003dfa:	4642      	mov	r2, r8
 8003dfc:	464b      	mov	r3, r9
 8003dfe:	1891      	adds	r1, r2, r2
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	415b      	adcs	r3, r3
 8003e04:	60fb      	str	r3, [r7, #12]
 8003e06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e0a:	4641      	mov	r1, r8
 8003e0c:	1851      	adds	r1, r2, r1
 8003e0e:	6039      	str	r1, [r7, #0]
 8003e10:	4649      	mov	r1, r9
 8003e12:	414b      	adcs	r3, r1
 8003e14:	607b      	str	r3, [r7, #4]
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e22:	4659      	mov	r1, fp
 8003e24:	00cb      	lsls	r3, r1, #3
 8003e26:	4651      	mov	r1, sl
 8003e28:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e2c:	4651      	mov	r1, sl
 8003e2e:	00ca      	lsls	r2, r1, #3
 8003e30:	4610      	mov	r0, r2
 8003e32:	4619      	mov	r1, r3
 8003e34:	4603      	mov	r3, r0
 8003e36:	4642      	mov	r2, r8
 8003e38:	189b      	adds	r3, r3, r2
 8003e3a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e3c:	464b      	mov	r3, r9
 8003e3e:	460a      	mov	r2, r1
 8003e40:	eb42 0303 	adc.w	r3, r2, r3
 8003e44:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	663b      	str	r3, [r7, #96]	; 0x60
 8003e50:	667a      	str	r2, [r7, #100]	; 0x64
 8003e52:	f04f 0200 	mov.w	r2, #0
 8003e56:	f04f 0300 	mov.w	r3, #0
 8003e5a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003e5e:	4649      	mov	r1, r9
 8003e60:	008b      	lsls	r3, r1, #2
 8003e62:	4641      	mov	r1, r8
 8003e64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e68:	4641      	mov	r1, r8
 8003e6a:	008a      	lsls	r2, r1, #2
 8003e6c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e70:	f7fc fea2 	bl	8000bb8 <__aeabi_uldivmod>
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	4b0d      	ldr	r3, [pc, #52]	; (8003eb0 <UART_SetConfig+0x4e4>)
 8003e7a:	fba3 1302 	umull	r1, r3, r3, r2
 8003e7e:	095b      	lsrs	r3, r3, #5
 8003e80:	2164      	movs	r1, #100	; 0x64
 8003e82:	fb01 f303 	mul.w	r3, r1, r3
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	3332      	adds	r3, #50	; 0x32
 8003e8c:	4a08      	ldr	r2, [pc, #32]	; (8003eb0 <UART_SetConfig+0x4e4>)
 8003e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e92:	095b      	lsrs	r3, r3, #5
 8003e94:	f003 020f 	and.w	r2, r3, #15
 8003e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4422      	add	r2, r4
 8003ea0:	609a      	str	r2, [r3, #8]
}
 8003ea2:	bf00      	nop
 8003ea4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eae:	bf00      	nop
 8003eb0:	51eb851f 	.word	0x51eb851f

08003eb4 <uUbxProtocolDecode>:
// Decode a UBX protocol message.
int32_t uUbxProtocolDecode(const char *pBufferIn, size_t bufferLengthBytes,
                           int32_t *pMessageClass, int32_t *pMessageId,
                           char *pMessage, size_t maxMessageLengthBytes,
                           const char **ppBufferOut)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b08f      	sub	sp, #60	; 0x3c
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
 8003ec0:	603b      	str	r3, [r7, #0]
    int32_t sizeOrErrorCode = (int32_t) U_ERROR_COMMON_NOT_FOUND;
 8003ec2:	f06f 030a 	mvn.w	r3, #10
 8003ec6:	637b      	str	r3, [r7, #52]	; 0x34
    // Use a uint8_t pointer for maths, more certain of its behaviour than char
    const uint8_t *pInput = (const uint8_t *) pBufferIn;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	633b      	str	r3, [r7, #48]	; 0x30
    int32_t overheadByteCount = 0;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool updateCrc = false;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    size_t expectedMessageByteCount = 0;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	627b      	str	r3, [r7, #36]	; 0x24
    size_t messageByteCount = 0;
 8003eda:	2300      	movs	r3, #0
 8003edc:	623b      	str	r3, [r7, #32]
    int32_t ca = 0;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	61fb      	str	r3, [r7, #28]
    int32_t cb = 0;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]

    for (size_t x = 0; (x < bufferLengthBytes) &&
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
 8003eea:	e0b9      	b.n	8004060 <uUbxProtocolDecode+0x1ac>
         (overheadByteCount < U_UBX_PROTOCOL_OVERHEAD_LENGTH_BYTES); x++) {
        switch (overheadByteCount) {
 8003eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eee:	2b07      	cmp	r3, #7
 8003ef0:	f200 809b 	bhi.w	800402a <uUbxProtocolDecode+0x176>
 8003ef4:	a201      	add	r2, pc, #4	; (adr r2, 8003efc <uUbxProtocolDecode+0x48>)
 8003ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efa:	bf00      	nop
 8003efc:	08003f1d 	.word	0x08003f1d
 8003f00:	08003f2f 	.word	0x08003f2f
 8003f04:	08003f45 	.word	0x08003f45
 8003f08:	08003f6b 	.word	0x08003f6b
 8003f0c:	08003f89 	.word	0x08003f89
 8003f10:	08003f9d 	.word	0x08003f9d
 8003f14:	08003fbb 	.word	0x08003fbb
 8003f18:	0800400b 	.word	0x0800400b
            case 0:
                //lint -e{650} Suppress warning about 0xb5 being out of range for char
                if (*pInput == 0xb5) {
 8003f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2bb5      	cmp	r3, #181	; 0xb5
 8003f22:	f040 8085 	bne.w	8004030 <uUbxProtocolDecode+0x17c>
                    // Got first byte of header, increment count
                    overheadByteCount++;
 8003f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f28:	3301      	adds	r3, #1
 8003f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
                }
                break;
 8003f2c:	e080      	b.n	8004030 <uUbxProtocolDecode+0x17c>
            case 1:
                if (*pInput == 0x62) {
 8003f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	2b62      	cmp	r3, #98	; 0x62
 8003f34:	d103      	bne.n	8003f3e <uUbxProtocolDecode+0x8a>
                    // Got second byte of header, increment count
                    overheadByteCount++;
 8003f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f38:	3301      	adds	r3, #1
 8003f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
                } else {
                    // Not a valid message, start again
                    overheadByteCount = 0;
                }
                break;
 8003f3c:	e079      	b.n	8004032 <uUbxProtocolDecode+0x17e>
                    overheadByteCount = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8003f42:	e076      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            case 2:
                // Got message class, store it, start CRC
                // calculation and increment count
                if (pMessageClass != NULL) {
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d004      	beq.n	8003f54 <uUbxProtocolDecode+0xa0>
                    *pMessageClass = *pInput;
 8003f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	601a      	str	r2, [r3, #0]
                }
                ca = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
                cb = 0;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61bb      	str	r3, [r7, #24]
                updateCrc = true;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                overheadByteCount++;
 8003f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f64:	3301      	adds	r3, #1
 8003f66:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8003f68:	e063      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            case 3:
                // Got message ID, store it, update CRC and
                // increment count
                if (pMessageId != NULL) {
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d004      	beq.n	8003f7a <uUbxProtocolDecode+0xc6>
                    *pMessageId = *pInput;
 8003f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	601a      	str	r2, [r3, #0]
                }
                updateCrc = true;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                overheadByteCount++;
 8003f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f82:	3301      	adds	r3, #1
 8003f84:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8003f86:	e054      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            case 4:
                // Got first byte of length, store it, update
                // CRC and increment count
                expectedMessageByteCount = *pInput;
 8003f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	627b      	str	r3, [r7, #36]	; 0x24
                updateCrc = true;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                overheadByteCount++;
 8003f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f96:	3301      	adds	r3, #1
 8003f98:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8003f9a:	e04a      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            case 5:
                // Got second byte of length, add it to the first,
                // updat CRC, increment count and reset the
                // message byte count ready for the body to come next.
                // Cast twice to keep Lint happy
                expectedMessageByteCount += ((size_t) *pInput) << 8; // *NOPAD*
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	021b      	lsls	r3, r3, #8
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa4:	4413      	add	r3, r2
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
                messageByteCount = 0;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	623b      	str	r3, [r7, #32]
                updateCrc = true;
 8003fac:	2301      	movs	r3, #1
 8003fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                overheadByteCount++;
 8003fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8003fb8:	e03b      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            case 6:
                if (messageByteCount < expectedMessageByteCount) {
 8003fba:	6a3a      	ldr	r2, [r7, #32]
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d213      	bcs.n	8003fea <uUbxProtocolDecode+0x136>
                    // Store the next byte of the message and
                    // update CRC
                    if ((pMessage != NULL) && (messageByteCount < maxMessageLengthBytes)) {
 8003fc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d009      	beq.n	8003fdc <uUbxProtocolDecode+0x128>
 8003fc8:	6a3a      	ldr	r2, [r7, #32]
 8003fca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d205      	bcs.n	8003fdc <uUbxProtocolDecode+0x128>
                        *pMessage++ = (char) *pInput; // *NOPAD*
 8003fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	643a      	str	r2, [r7, #64]	; 0x40
 8003fd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fd8:	7812      	ldrb	r2, [r2, #0]
 8003fda:	701a      	strb	r2, [r3, #0]
                    }
                    updateCrc = true;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                    messageByteCount++;
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	623b      	str	r3, [r7, #32]
                    } else {
                        // Not a valid message, start again
                        overheadByteCount = 0;
                    }
                }
                break;
 8003fe8:	e023      	b.n	8004032 <uUbxProtocolDecode+0x17e>
                    ca &= 0xff;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	61fb      	str	r3, [r7, #28]
                    if ((uint8_t) ca == *pInput) {
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d103      	bne.n	8004004 <uUbxProtocolDecode+0x150>
                        overheadByteCount++;
 8003ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffe:	3301      	adds	r3, #1
 8004000:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8004002:	e016      	b.n	8004032 <uUbxProtocolDecode+0x17e>
                        overheadByteCount = 0;
 8004004:	2300      	movs	r3, #0
 8004006:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8004008:	e013      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            case 7:
                // Second byte of CRC, check it
                cb &= 0xff;
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	b2db      	uxtb	r3, r3
 800400e:	61bb      	str	r3, [r7, #24]
                if ((uint8_t) cb == *pInput) {
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	b2da      	uxtb	r2, r3
 8004014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d103      	bne.n	8004024 <uUbxProtocolDecode+0x170>
                    overheadByteCount++;
 800401c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401e:	3301      	adds	r3, #1
 8004020:	62fb      	str	r3, [r7, #44]	; 0x2c
                } else {
                    // Not a valid message, start again
                    overheadByteCount = 0;
                }
                break;
 8004022:	e006      	b.n	8004032 <uUbxProtocolDecode+0x17e>
                    overheadByteCount = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8004028:	e003      	b.n	8004032 <uUbxProtocolDecode+0x17e>
            default:
                overheadByteCount = 0;
 800402a:	2300      	movs	r3, #0
 800402c:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 800402e:	e000      	b.n	8004032 <uUbxProtocolDecode+0x17e>
                break;
 8004030:	bf00      	nop
        }

        if (updateCrc) {
 8004032:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00c      	beq.n	8004054 <uUbxProtocolDecode+0x1a0>
            ca += *pInput;
 800403a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	461a      	mov	r2, r3
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	4413      	add	r3, r2
 8004044:	61fb      	str	r3, [r7, #28]
            cb += ca;
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	4413      	add	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
            updateCrc = false;
 800404e:	2300      	movs	r3, #0
 8004050:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        // Next byte
        pInput++;
 8004054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004056:	3301      	adds	r3, #1
 8004058:	633b      	str	r3, [r7, #48]	; 0x30
         (overheadByteCount < U_UBX_PROTOCOL_OVERHEAD_LENGTH_BYTES); x++) {
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	3301      	adds	r3, #1
 800405e:	617b      	str	r3, [r7, #20]
    for (size_t x = 0; (x < bufferLengthBytes) &&
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	429a      	cmp	r2, r3
 8004066:	d203      	bcs.n	8004070 <uUbxProtocolDecode+0x1bc>
 8004068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406a:	2b07      	cmp	r3, #7
 800406c:	f77f af3e 	ble.w	8003eec <uUbxProtocolDecode+0x38>
    }

    if (overheadByteCount > 0) {
 8004070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004072:	2b00      	cmp	r3, #0
 8004074:	dd07      	ble.n	8004086 <uUbxProtocolDecode+0x1d2>
        // We got some parts of the message overhead, so
        // could be a message
        sizeOrErrorCode = (int32_t) U_ERROR_COMMON_TIMEOUT;
 8004076:	f06f 0308 	mvn.w	r3, #8
 800407a:	637b      	str	r3, [r7, #52]	; 0x34
        if (overheadByteCount == U_UBX_PROTOCOL_OVERHEAD_LENGTH_BYTES) {
 800407c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407e:	2b08      	cmp	r3, #8
 8004080:	d101      	bne.n	8004086 <uUbxProtocolDecode+0x1d2>
            // We got all the overhead bytes, this is a complete message
            sizeOrErrorCode = (int32_t) messageByteCount;
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	637b      	str	r3, [r7, #52]	; 0x34
        }
    }

    if (ppBufferOut != NULL) {
 8004086:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <uUbxProtocolDecode+0x1de>
        *ppBufferOut =  (const char *) pInput;
 800408c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800408e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004090:	601a      	str	r2, [r3, #0]
    }

    return sizeOrErrorCode;
 8004092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004094:	4618      	mov	r0, r3
 8004096:	373c      	adds	r7, #60	; 0x3c
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80040a4:	4904      	ldr	r1, [pc, #16]	; (80040b8 <MX_FATFS_Init+0x18>)
 80040a6:	4805      	ldr	r0, [pc, #20]	; (80040bc <MX_FATFS_Init+0x1c>)
 80040a8:	f000 f8b0 	bl	800420c <FATFS_LinkDriver>
 80040ac:	4603      	mov	r3, r0
 80040ae:	461a      	mov	r2, r3
 80040b0:	4b03      	ldr	r3, [pc, #12]	; (80040c0 <MX_FATFS_Init+0x20>)
 80040b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80040b4:	bf00      	nop
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	20000380 	.word	0x20000380
 80040bc:	2000000c 	.word	0x2000000c
 80040c0:	2000037c 	.word	0x2000037c

080040c4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80040ce:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <USER_initialize+0x24>)
 80040d0:	2201      	movs	r2, #1
 80040d2:	701a      	strb	r2, [r3, #0]
    return Stat;
 80040d4:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <USER_initialize+0x24>)
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80040da:	4618      	mov	r0, r3
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	20000009 	.word	0x20000009

080040ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80040f6:	4b06      	ldr	r3, [pc, #24]	; (8004110 <USER_status+0x24>)
 80040f8:	2201      	movs	r2, #1
 80040fa:	701a      	strb	r2, [r3, #0]
    return Stat;
 80040fc:	4b04      	ldr	r3, [pc, #16]	; (8004110 <USER_status+0x24>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8004102:	4618      	mov	r0, r3
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	20000009 	.word	0x20000009

08004114 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	4603      	mov	r3, r0
 8004122:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8004124:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8004126:	4618      	mov	r0, r3
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr

08004132 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004132:	b480      	push	{r7}
 8004134:	b085      	sub	sp, #20
 8004136:	af00      	add	r7, sp, #0
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
 800413c:	603b      	str	r3, [r7, #0]
 800413e:	4603      	mov	r3, r0
 8004140:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8004142:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	603a      	str	r2, [r7, #0]
 800415a:	71fb      	strb	r3, [r7, #7]
 800415c:	460b      	mov	r3, r1
 800415e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	73fb      	strb	r3, [r7, #15]
    return res;
 8004164:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8004166:	4618      	mov	r0, r3
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
	...

08004174 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	4613      	mov	r3, r2
 8004180:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8004182:	2301      	movs	r3, #1
 8004184:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8004186:	2300      	movs	r3, #0
 8004188:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800418a:	4b1f      	ldr	r3, [pc, #124]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 800418c:	7a5b      	ldrb	r3, [r3, #9]
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d131      	bne.n	80041f8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004194:	4b1c      	ldr	r3, [pc, #112]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 8004196:	7a5b      	ldrb	r3, [r3, #9]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	4b1a      	ldr	r3, [pc, #104]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 800419e:	2100      	movs	r1, #0
 80041a0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80041a2:	4b19      	ldr	r3, [pc, #100]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 80041a4:	7a5b      	ldrb	r3, [r3, #9]
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	4a17      	ldr	r2, [pc, #92]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80041b2:	4b15      	ldr	r3, [pc, #84]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 80041b4:	7a5b      	ldrb	r3, [r3, #9]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	461a      	mov	r2, r3
 80041ba:	4b13      	ldr	r3, [pc, #76]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 80041bc:	4413      	add	r3, r2
 80041be:	79fa      	ldrb	r2, [r7, #7]
 80041c0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80041c2:	4b11      	ldr	r3, [pc, #68]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 80041c4:	7a5b      	ldrb	r3, [r3, #9]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	1c5a      	adds	r2, r3, #1
 80041ca:	b2d1      	uxtb	r1, r2
 80041cc:	4a0e      	ldr	r2, [pc, #56]	; (8004208 <FATFS_LinkDriverEx+0x94>)
 80041ce:	7251      	strb	r1, [r2, #9]
 80041d0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80041d2:	7dbb      	ldrb	r3, [r7, #22]
 80041d4:	3330      	adds	r3, #48	; 0x30
 80041d6:	b2da      	uxtb	r2, r3
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	3301      	adds	r3, #1
 80041e0:	223a      	movs	r2, #58	; 0x3a
 80041e2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	3302      	adds	r3, #2
 80041e8:	222f      	movs	r2, #47	; 0x2f
 80041ea:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	3303      	adds	r3, #3
 80041f0:	2200      	movs	r2, #0
 80041f2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80041f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	371c      	adds	r7, #28
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	20000384 	.word	0x20000384

0800420c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8004216:	2200      	movs	r2, #0
 8004218:	6839      	ldr	r1, [r7, #0]
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7ff ffaa 	bl	8004174 <FATFS_LinkDriverEx>
 8004220:	4603      	mov	r3, r0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
	...

0800422c <__NVIC_SetPriority>:
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	6039      	str	r1, [r7, #0]
 8004236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800423c:	2b00      	cmp	r3, #0
 800423e:	db0a      	blt.n	8004256 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	b2da      	uxtb	r2, r3
 8004244:	490c      	ldr	r1, [pc, #48]	; (8004278 <__NVIC_SetPriority+0x4c>)
 8004246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800424a:	0112      	lsls	r2, r2, #4
 800424c:	b2d2      	uxtb	r2, r2
 800424e:	440b      	add	r3, r1
 8004250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004254:	e00a      	b.n	800426c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	b2da      	uxtb	r2, r3
 800425a:	4908      	ldr	r1, [pc, #32]	; (800427c <__NVIC_SetPriority+0x50>)
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	f003 030f 	and.w	r3, r3, #15
 8004262:	3b04      	subs	r3, #4
 8004264:	0112      	lsls	r2, r2, #4
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	440b      	add	r3, r1
 800426a:	761a      	strb	r2, [r3, #24]
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	e000e100 	.word	0xe000e100
 800427c:	e000ed00 	.word	0xe000ed00

08004280 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004284:	4b05      	ldr	r3, [pc, #20]	; (800429c <SysTick_Handler+0x1c>)
 8004286:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004288:	f001 fd2a 	bl	8005ce0 <xTaskGetSchedulerState>
 800428c:	4603      	mov	r3, r0
 800428e:	2b01      	cmp	r3, #1
 8004290:	d001      	beq.n	8004296 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004292:	f002 fb11 	bl	80068b8 <xPortSysTickHandler>
  }
}
 8004296:	bf00      	nop
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	e000e010 	.word	0xe000e010

080042a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042a4:	2100      	movs	r1, #0
 80042a6:	f06f 0004 	mvn.w	r0, #4
 80042aa:	f7ff ffbf 	bl	800422c <__NVIC_SetPriority>
#endif
}
 80042ae:	bf00      	nop
 80042b0:	bd80      	pop	{r7, pc}
	...

080042b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042ba:	f3ef 8305 	mrs	r3, IPSR
 80042be:	603b      	str	r3, [r7, #0]
  return(result);
 80042c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d003      	beq.n	80042ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042c6:	f06f 0305 	mvn.w	r3, #5
 80042ca:	607b      	str	r3, [r7, #4]
 80042cc:	e00c      	b.n	80042e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042ce:	4b0a      	ldr	r3, [pc, #40]	; (80042f8 <osKernelInitialize+0x44>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042d6:	4b08      	ldr	r3, [pc, #32]	; (80042f8 <osKernelInitialize+0x44>)
 80042d8:	2201      	movs	r2, #1
 80042da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042dc:	2300      	movs	r3, #0
 80042de:	607b      	str	r3, [r7, #4]
 80042e0:	e002      	b.n	80042e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042e2:	f04f 33ff 	mov.w	r3, #4294967295
 80042e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042e8:	687b      	ldr	r3, [r7, #4]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	20000390 	.word	0x20000390

080042fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004302:	f3ef 8305 	mrs	r3, IPSR
 8004306:	603b      	str	r3, [r7, #0]
  return(result);
 8004308:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <osKernelStart+0x1a>
    stat = osErrorISR;
 800430e:	f06f 0305 	mvn.w	r3, #5
 8004312:	607b      	str	r3, [r7, #4]
 8004314:	e010      	b.n	8004338 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004316:	4b0b      	ldr	r3, [pc, #44]	; (8004344 <osKernelStart+0x48>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d109      	bne.n	8004332 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800431e:	f7ff ffbf 	bl	80042a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004322:	4b08      	ldr	r3, [pc, #32]	; (8004344 <osKernelStart+0x48>)
 8004324:	2202      	movs	r2, #2
 8004326:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004328:	f001 f87c 	bl	8005424 <vTaskStartScheduler>
      stat = osOK;
 800432c:	2300      	movs	r3, #0
 800432e:	607b      	str	r3, [r7, #4]
 8004330:	e002      	b.n	8004338 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004332:	f04f 33ff 	mov.w	r3, #4294967295
 8004336:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004338:	687b      	ldr	r3, [r7, #4]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	20000390 	.word	0x20000390

08004348 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004348:	b580      	push	{r7, lr}
 800434a:	b08e      	sub	sp, #56	; 0x38
 800434c:	af04      	add	r7, sp, #16
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004354:	2300      	movs	r3, #0
 8004356:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004358:	f3ef 8305 	mrs	r3, IPSR
 800435c:	617b      	str	r3, [r7, #20]
  return(result);
 800435e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004360:	2b00      	cmp	r3, #0
 8004362:	d17e      	bne.n	8004462 <osThreadNew+0x11a>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d07b      	beq.n	8004462 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800436a:	2380      	movs	r3, #128	; 0x80
 800436c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800436e:	2318      	movs	r3, #24
 8004370:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004372:	2300      	movs	r3, #0
 8004374:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004376:	f04f 33ff 	mov.w	r3, #4294967295
 800437a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d045      	beq.n	800440e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <osThreadNew+0x48>
        name = attr->name;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d002      	beq.n	800439e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <osThreadNew+0x6e>
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	2b38      	cmp	r3, #56	; 0x38
 80043a8:	d805      	bhi.n	80043b6 <osThreadNew+0x6e>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <osThreadNew+0x72>
        return (NULL);
 80043b6:	2300      	movs	r3, #0
 80043b8:	e054      	b.n	8004464 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	089b      	lsrs	r3, r3, #2
 80043c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00e      	beq.n	80043f0 <osThreadNew+0xa8>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	2bbb      	cmp	r3, #187	; 0xbb
 80043d8:	d90a      	bls.n	80043f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d006      	beq.n	80043f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <osThreadNew+0xa8>
        mem = 1;
 80043ea:	2301      	movs	r3, #1
 80043ec:	61bb      	str	r3, [r7, #24]
 80043ee:	e010      	b.n	8004412 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10c      	bne.n	8004412 <osThreadNew+0xca>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d108      	bne.n	8004412 <osThreadNew+0xca>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d104      	bne.n	8004412 <osThreadNew+0xca>
          mem = 0;
 8004408:	2300      	movs	r3, #0
 800440a:	61bb      	str	r3, [r7, #24]
 800440c:	e001      	b.n	8004412 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800440e:	2300      	movs	r3, #0
 8004410:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d110      	bne.n	800443a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004420:	9202      	str	r2, [sp, #8]
 8004422:	9301      	str	r3, [sp, #4]
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	6a3a      	ldr	r2, [r7, #32]
 800442c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f000 fe0c 	bl	800504c <xTaskCreateStatic>
 8004434:	4603      	mov	r3, r0
 8004436:	613b      	str	r3, [r7, #16]
 8004438:	e013      	b.n	8004462 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d110      	bne.n	8004462 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	b29a      	uxth	r2, r3
 8004444:	f107 0310 	add.w	r3, r7, #16
 8004448:	9301      	str	r3, [sp, #4]
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	9300      	str	r3, [sp, #0]
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 fe57 	bl	8005106 <xTaskCreate>
 8004458:	4603      	mov	r3, r0
 800445a:	2b01      	cmp	r3, #1
 800445c:	d001      	beq.n	8004462 <osThreadNew+0x11a>
            hTask = NULL;
 800445e:	2300      	movs	r3, #0
 8004460:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004462:	693b      	ldr	r3, [r7, #16]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3728      	adds	r7, #40	; 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004474:	f3ef 8305 	mrs	r3, IPSR
 8004478:	60bb      	str	r3, [r7, #8]
  return(result);
 800447a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800447c:	2b00      	cmp	r3, #0
 800447e:	d003      	beq.n	8004488 <osDelay+0x1c>
    stat = osErrorISR;
 8004480:	f06f 0305 	mvn.w	r3, #5
 8004484:	60fb      	str	r3, [r7, #12]
 8004486:	e007      	b.n	8004498 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004488:	2300      	movs	r3, #0
 800448a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 ff92 	bl	80053bc <vTaskDelay>
    }
  }

  return (stat);
 8004498:	68fb      	ldr	r3, [r7, #12]
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4a07      	ldr	r2, [pc, #28]	; (80044d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80044b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	4a06      	ldr	r2, [pc, #24]	; (80044d4 <vApplicationGetIdleTaskMemory+0x30>)
 80044ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2280      	movs	r2, #128	; 0x80
 80044c0:	601a      	str	r2, [r3, #0]
}
 80044c2:	bf00      	nop
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	20000394 	.word	0x20000394
 80044d4:	20000450 	.word	0x20000450

080044d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4a07      	ldr	r2, [pc, #28]	; (8004504 <vApplicationGetTimerTaskMemory+0x2c>)
 80044e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	4a06      	ldr	r2, [pc, #24]	; (8004508 <vApplicationGetTimerTaskMemory+0x30>)
 80044ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044f6:	601a      	str	r2, [r3, #0]
}
 80044f8:	bf00      	nop
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	20000650 	.word	0x20000650
 8004508:	2000070c 	.word	0x2000070c

0800450c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f103 0208 	add.w	r2, r3, #8
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f04f 32ff 	mov.w	r2, #4294967295
 8004524:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f103 0208 	add.w	r2, r3, #8
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f103 0208 	add.w	r2, r3, #8
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800455a:	bf00      	nop
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr

08004566 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004566:	b480      	push	{r7}
 8004568:	b085      	sub	sp, #20
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
 800456e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	689a      	ldr	r2, [r3, #8]
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	683a      	ldr	r2, [r7, #0]
 800458a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	601a      	str	r2, [r3, #0]
}
 80045a2:	bf00      	nop
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr

080045ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045ae:	b480      	push	{r7}
 80045b0:	b085      	sub	sp, #20
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
 80045b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c4:	d103      	bne.n	80045ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	60fb      	str	r3, [r7, #12]
 80045cc:	e00c      	b.n	80045e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3308      	adds	r3, #8
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	e002      	b.n	80045dc <vListInsert+0x2e>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68ba      	ldr	r2, [r7, #8]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d2f6      	bcs.n	80045d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	1c5a      	adds	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	601a      	str	r2, [r3, #0]
}
 8004614:	bf00      	nop
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6892      	ldr	r2, [r2, #8]
 8004636:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6852      	ldr	r2, [r2, #4]
 8004640:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	429a      	cmp	r2, r3
 800464a:	d103      	bne.n	8004654 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	1e5a      	subs	r2, r3, #1
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10a      	bne.n	800469e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800468c:	f383 8811 	msr	BASEPRI, r3
 8004690:	f3bf 8f6f 	isb	sy
 8004694:	f3bf 8f4f 	dsb	sy
 8004698:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800469a:	bf00      	nop
 800469c:	e7fe      	b.n	800469c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800469e:	f002 f879 	bl	8006794 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046aa:	68f9      	ldr	r1, [r7, #12]
 80046ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046ae:	fb01 f303 	mul.w	r3, r1, r3
 80046b2:	441a      	add	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ce:	3b01      	subs	r3, #1
 80046d0:	68f9      	ldr	r1, [r7, #12]
 80046d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046d4:	fb01 f303 	mul.w	r3, r1, r3
 80046d8:	441a      	add	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	22ff      	movs	r2, #255	; 0xff
 80046e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	22ff      	movs	r2, #255	; 0xff
 80046ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d114      	bne.n	800471e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d01a      	beq.n	8004732 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	3310      	adds	r3, #16
 8004700:	4618      	mov	r0, r3
 8004702:	f001 f929 	bl	8005958 <xTaskRemoveFromEventList>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d012      	beq.n	8004732 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800470c:	4b0c      	ldr	r3, [pc, #48]	; (8004740 <xQueueGenericReset+0xcc>)
 800470e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	e009      	b.n	8004732 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	3310      	adds	r3, #16
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff fef2 	bl	800450c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	3324      	adds	r3, #36	; 0x24
 800472c:	4618      	mov	r0, r3
 800472e:	f7ff feed 	bl	800450c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004732:	f002 f85f 	bl	80067f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004736:	2301      	movs	r3, #1
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	e000ed04 	.word	0xe000ed04

08004744 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004744:	b580      	push	{r7, lr}
 8004746:	b08e      	sub	sp, #56	; 0x38
 8004748:	af02      	add	r7, sp, #8
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10a      	bne.n	800476e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800476a:	bf00      	nop
 800476c:	e7fe      	b.n	800476c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10a      	bne.n	800478a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004786:	bf00      	nop
 8004788:	e7fe      	b.n	8004788 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <xQueueGenericCreateStatic+0x52>
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <xQueueGenericCreateStatic+0x56>
 8004796:	2301      	movs	r3, #1
 8004798:	e000      	b.n	800479c <xQueueGenericCreateStatic+0x58>
 800479a:	2300      	movs	r3, #0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10a      	bne.n	80047b6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80047a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	623b      	str	r3, [r7, #32]
}
 80047b2:	bf00      	nop
 80047b4:	e7fe      	b.n	80047b4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d102      	bne.n	80047c2 <xQueueGenericCreateStatic+0x7e>
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <xQueueGenericCreateStatic+0x82>
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <xQueueGenericCreateStatic+0x84>
 80047c6:	2300      	movs	r3, #0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10a      	bne.n	80047e2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80047cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d0:	f383 8811 	msr	BASEPRI, r3
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	61fb      	str	r3, [r7, #28]
}
 80047de:	bf00      	nop
 80047e0:	e7fe      	b.n	80047e0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047e2:	2350      	movs	r3, #80	; 0x50
 80047e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	2b50      	cmp	r3, #80	; 0x50
 80047ea:	d00a      	beq.n	8004802 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80047ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	61bb      	str	r3, [r7, #24]
}
 80047fe:	bf00      	nop
 8004800:	e7fe      	b.n	8004800 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004802:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00d      	beq.n	800482a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800480e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004816:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800481a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481c:	9300      	str	r3, [sp, #0]
 800481e:	4613      	mov	r3, r2
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f000 f805 	bl	8004834 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800482a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800482c:	4618      	mov	r0, r3
 800482e:	3730      	adds	r7, #48	; 0x30
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d103      	bne.n	8004850 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	e002      	b.n	8004856 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004862:	2101      	movs	r1, #1
 8004864:	69b8      	ldr	r0, [r7, #24]
 8004866:	f7ff ff05 	bl	8004674 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	78fa      	ldrb	r2, [r7, #3]
 800486e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004872:	bf00      	nop
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08e      	sub	sp, #56	; 0x38
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800488a:	2300      	movs	r3, #0
 800488c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10a      	bne.n	80048ae <xQueueGenericSend+0x32>
	__asm volatile
 8004898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048aa:	bf00      	nop
 80048ac:	e7fe      	b.n	80048ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d103      	bne.n	80048bc <xQueueGenericSend+0x40>
 80048b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <xQueueGenericSend+0x44>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <xQueueGenericSend+0x46>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10a      	bne.n	80048dc <xQueueGenericSend+0x60>
	__asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80048d8:	bf00      	nop
 80048da:	e7fe      	b.n	80048da <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d103      	bne.n	80048ea <xQueueGenericSend+0x6e>
 80048e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <xQueueGenericSend+0x72>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <xQueueGenericSend+0x74>
 80048ee:	2300      	movs	r3, #0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10a      	bne.n	800490a <xQueueGenericSend+0x8e>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	623b      	str	r3, [r7, #32]
}
 8004906:	bf00      	nop
 8004908:	e7fe      	b.n	8004908 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800490a:	f001 f9e9 	bl	8005ce0 <xTaskGetSchedulerState>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d102      	bne.n	800491a <xQueueGenericSend+0x9e>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <xQueueGenericSend+0xa2>
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <xQueueGenericSend+0xa4>
 800491e:	2300      	movs	r3, #0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10a      	bne.n	800493a <xQueueGenericSend+0xbe>
	__asm volatile
 8004924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	61fb      	str	r3, [r7, #28]
}
 8004936:	bf00      	nop
 8004938:	e7fe      	b.n	8004938 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800493a:	f001 ff2b 	bl	8006794 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800493e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004940:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004946:	429a      	cmp	r2, r3
 8004948:	d302      	bcc.n	8004950 <xQueueGenericSend+0xd4>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b02      	cmp	r3, #2
 800494e:	d129      	bne.n	80049a4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	68b9      	ldr	r1, [r7, #8]
 8004954:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004956:	f000 fa0b 	bl	8004d70 <prvCopyDataToQueue>
 800495a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800495c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	2b00      	cmp	r3, #0
 8004962:	d010      	beq.n	8004986 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004966:	3324      	adds	r3, #36	; 0x24
 8004968:	4618      	mov	r0, r3
 800496a:	f000 fff5 	bl	8005958 <xTaskRemoveFromEventList>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d013      	beq.n	800499c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004974:	4b3f      	ldr	r3, [pc, #252]	; (8004a74 <xQueueGenericSend+0x1f8>)
 8004976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	f3bf 8f4f 	dsb	sy
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	e00a      	b.n	800499c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004988:	2b00      	cmp	r3, #0
 800498a:	d007      	beq.n	800499c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800498c:	4b39      	ldr	r3, [pc, #228]	; (8004a74 <xQueueGenericSend+0x1f8>)
 800498e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004992:	601a      	str	r2, [r3, #0]
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800499c:	f001 ff2a 	bl	80067f4 <vPortExitCritical>
				return pdPASS;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e063      	b.n	8004a6c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d103      	bne.n	80049b2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049aa:	f001 ff23 	bl	80067f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	e05c      	b.n	8004a6c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d106      	bne.n	80049c6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049b8:	f107 0314 	add.w	r3, r7, #20
 80049bc:	4618      	mov	r0, r3
 80049be:	f001 f82f 	bl	8005a20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049c2:	2301      	movs	r3, #1
 80049c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049c6:	f001 ff15 	bl	80067f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049ca:	f000 fd9b 	bl	8005504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049ce:	f001 fee1 	bl	8006794 <vPortEnterCritical>
 80049d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049d8:	b25b      	sxtb	r3, r3
 80049da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049de:	d103      	bne.n	80049e8 <xQueueGenericSend+0x16c>
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049ee:	b25b      	sxtb	r3, r3
 80049f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f4:	d103      	bne.n	80049fe <xQueueGenericSend+0x182>
 80049f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049fe:	f001 fef9 	bl	80067f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a02:	1d3a      	adds	r2, r7, #4
 8004a04:	f107 0314 	add.w	r3, r7, #20
 8004a08:	4611      	mov	r1, r2
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f001 f81e 	bl	8005a4c <xTaskCheckForTimeOut>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d124      	bne.n	8004a60 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a16:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a18:	f000 faa2 	bl	8004f60 <prvIsQueueFull>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d018      	beq.n	8004a54 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a24:	3310      	adds	r3, #16
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	4611      	mov	r1, r2
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 ff44 	bl	80058b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a32:	f000 fa2d 	bl	8004e90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a36:	f000 fd73 	bl	8005520 <xTaskResumeAll>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f47f af7c 	bne.w	800493a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004a42:	4b0c      	ldr	r3, [pc, #48]	; (8004a74 <xQueueGenericSend+0x1f8>)
 8004a44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a48:	601a      	str	r2, [r3, #0]
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	e772      	b.n	800493a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a56:	f000 fa1b 	bl	8004e90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a5a:	f000 fd61 	bl	8005520 <xTaskResumeAll>
 8004a5e:	e76c      	b.n	800493a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a62:	f000 fa15 	bl	8004e90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a66:	f000 fd5b 	bl	8005520 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a6a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3738      	adds	r7, #56	; 0x38
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	e000ed04 	.word	0xe000ed04

08004a78 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b090      	sub	sp, #64	; 0x40
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10a      	bne.n	8004aa6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004aa2:	bf00      	nop
 8004aa4:	e7fe      	b.n	8004aa4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d103      	bne.n	8004ab4 <xQueueGenericSendFromISR+0x3c>
 8004aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <xQueueGenericSendFromISR+0x40>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e000      	b.n	8004aba <xQueueGenericSendFromISR+0x42>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10a      	bne.n	8004ad4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac2:	f383 8811 	msr	BASEPRI, r3
 8004ac6:	f3bf 8f6f 	isb	sy
 8004aca:	f3bf 8f4f 	dsb	sy
 8004ace:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004ad0:	bf00      	nop
 8004ad2:	e7fe      	b.n	8004ad2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d103      	bne.n	8004ae2 <xQueueGenericSendFromISR+0x6a>
 8004ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d101      	bne.n	8004ae6 <xQueueGenericSendFromISR+0x6e>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e000      	b.n	8004ae8 <xQueueGenericSendFromISR+0x70>
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10a      	bne.n	8004b02 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	623b      	str	r3, [r7, #32]
}
 8004afe:	bf00      	nop
 8004b00:	e7fe      	b.n	8004b00 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b02:	f001 ff29 	bl	8006958 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b06:	f3ef 8211 	mrs	r2, BASEPRI
 8004b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b0e:	f383 8811 	msr	BASEPRI, r3
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	61fa      	str	r2, [r7, #28]
 8004b1c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b1e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b20:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d302      	bcc.n	8004b34 <xQueueGenericSendFromISR+0xbc>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d12f      	bne.n	8004b94 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b42:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b44:	683a      	ldr	r2, [r7, #0]
 8004b46:	68b9      	ldr	r1, [r7, #8]
 8004b48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004b4a:	f000 f911 	bl	8004d70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b4e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b56:	d112      	bne.n	8004b7e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d016      	beq.n	8004b8e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b62:	3324      	adds	r3, #36	; 0x24
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 fef7 	bl	8005958 <xTaskRemoveFromEventList>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00e      	beq.n	8004b8e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00b      	beq.n	8004b8e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	601a      	str	r2, [r3, #0]
 8004b7c:	e007      	b.n	8004b8e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004b82:	3301      	adds	r3, #1
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	b25a      	sxtb	r2, r3
 8004b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004b92:	e001      	b.n	8004b98 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004b94:	2300      	movs	r3, #0
 8004b96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b9a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004ba2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3740      	adds	r7, #64	; 0x40
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
	...

08004bb0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b08c      	sub	sp, #48	; 0x30
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10a      	bne.n	8004be0 <xQueueReceive+0x30>
	__asm volatile
 8004bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bce:	f383 8811 	msr	BASEPRI, r3
 8004bd2:	f3bf 8f6f 	isb	sy
 8004bd6:	f3bf 8f4f 	dsb	sy
 8004bda:	623b      	str	r3, [r7, #32]
}
 8004bdc:	bf00      	nop
 8004bde:	e7fe      	b.n	8004bde <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d103      	bne.n	8004bee <xQueueReceive+0x3e>
 8004be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <xQueueReceive+0x42>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <xQueueReceive+0x44>
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10a      	bne.n	8004c0e <xQueueReceive+0x5e>
	__asm volatile
 8004bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	61fb      	str	r3, [r7, #28]
}
 8004c0a:	bf00      	nop
 8004c0c:	e7fe      	b.n	8004c0c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c0e:	f001 f867 	bl	8005ce0 <xTaskGetSchedulerState>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d102      	bne.n	8004c1e <xQueueReceive+0x6e>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <xQueueReceive+0x72>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <xQueueReceive+0x74>
 8004c22:	2300      	movs	r3, #0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d10a      	bne.n	8004c3e <xQueueReceive+0x8e>
	__asm volatile
 8004c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2c:	f383 8811 	msr	BASEPRI, r3
 8004c30:	f3bf 8f6f 	isb	sy
 8004c34:	f3bf 8f4f 	dsb	sy
 8004c38:	61bb      	str	r3, [r7, #24]
}
 8004c3a:	bf00      	nop
 8004c3c:	e7fe      	b.n	8004c3c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c3e:	f001 fda9 	bl	8006794 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c46:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d01f      	beq.n	8004c8e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c4e:	68b9      	ldr	r1, [r7, #8]
 8004c50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c52:	f000 f8f7 	bl	8004e44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c58:	1e5a      	subs	r2, r3, #1
 8004c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00f      	beq.n	8004c86 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c68:	3310      	adds	r3, #16
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f000 fe74 	bl	8005958 <xTaskRemoveFromEventList>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d007      	beq.n	8004c86 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c76:	4b3d      	ldr	r3, [pc, #244]	; (8004d6c <xQueueReceive+0x1bc>)
 8004c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c86:	f001 fdb5 	bl	80067f4 <vPortExitCritical>
				return pdPASS;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e069      	b.n	8004d62 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d103      	bne.n	8004c9c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c94:	f001 fdae 	bl	80067f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	e062      	b.n	8004d62 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d106      	bne.n	8004cb0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ca2:	f107 0310 	add.w	r3, r7, #16
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 feba 	bl	8005a20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cac:	2301      	movs	r3, #1
 8004cae:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cb0:	f001 fda0 	bl	80067f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cb4:	f000 fc26 	bl	8005504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cb8:	f001 fd6c 	bl	8006794 <vPortEnterCritical>
 8004cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cc2:	b25b      	sxtb	r3, r3
 8004cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc8:	d103      	bne.n	8004cd2 <xQueueReceive+0x122>
 8004cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cd8:	b25b      	sxtb	r3, r3
 8004cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cde:	d103      	bne.n	8004ce8 <xQueueReceive+0x138>
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ce8:	f001 fd84 	bl	80067f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cec:	1d3a      	adds	r2, r7, #4
 8004cee:	f107 0310 	add.w	r3, r7, #16
 8004cf2:	4611      	mov	r1, r2
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f000 fea9 	bl	8005a4c <xTaskCheckForTimeOut>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d123      	bne.n	8004d48 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d02:	f000 f917 	bl	8004f34 <prvIsQueueEmpty>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d017      	beq.n	8004d3c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0e:	3324      	adds	r3, #36	; 0x24
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	4611      	mov	r1, r2
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 fdcf 	bl	80058b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d1c:	f000 f8b8 	bl	8004e90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d20:	f000 fbfe 	bl	8005520 <xTaskResumeAll>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d189      	bne.n	8004c3e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004d2a:	4b10      	ldr	r3, [pc, #64]	; (8004d6c <xQueueReceive+0x1bc>)
 8004d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	e780      	b.n	8004c3e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d3e:	f000 f8a7 	bl	8004e90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d42:	f000 fbed 	bl	8005520 <xTaskResumeAll>
 8004d46:	e77a      	b.n	8004c3e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d4a:	f000 f8a1 	bl	8004e90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d4e:	f000 fbe7 	bl	8005520 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d54:	f000 f8ee 	bl	8004f34 <prvIsQueueEmpty>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f43f af6f 	beq.w	8004c3e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3730      	adds	r7, #48	; 0x30
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	e000ed04 	.word	0xe000ed04

08004d70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10d      	bne.n	8004daa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d14d      	bne.n	8004e32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 ffbe 	bl	8005d1c <xTaskPriorityDisinherit>
 8004da0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	609a      	str	r2, [r3, #8]
 8004da8:	e043      	b.n	8004e32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d119      	bne.n	8004de4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6858      	ldr	r0, [r3, #4]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db8:	461a      	mov	r2, r3
 8004dba:	68b9      	ldr	r1, [r7, #8]
 8004dbc:	f002 f922 	bl	8007004 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc8:	441a      	add	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d32b      	bcc.n	8004e32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	605a      	str	r2, [r3, #4]
 8004de2:	e026      	b.n	8004e32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	68d8      	ldr	r0, [r3, #12]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dec:	461a      	mov	r2, r3
 8004dee:	68b9      	ldr	r1, [r7, #8]
 8004df0:	f002 f908 	bl	8007004 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	425b      	negs	r3, r3
 8004dfe:	441a      	add	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d207      	bcs.n	8004e20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e18:	425b      	negs	r3, r3
 8004e1a:	441a      	add	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d105      	bne.n	8004e32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d002      	beq.n	8004e32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004e3a:	697b      	ldr	r3, [r7, #20]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3718      	adds	r7, #24
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d018      	beq.n	8004e88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	441a      	add	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68da      	ldr	r2, [r3, #12]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d303      	bcc.n	8004e78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68d9      	ldr	r1, [r3, #12]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e80:	461a      	mov	r2, r3
 8004e82:	6838      	ldr	r0, [r7, #0]
 8004e84:	f002 f8be 	bl	8007004 <memcpy>
	}
}
 8004e88:	bf00      	nop
 8004e8a:	3708      	adds	r7, #8
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e98:	f001 fc7c 	bl	8006794 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ea2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ea4:	e011      	b.n	8004eca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d012      	beq.n	8004ed4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	3324      	adds	r3, #36	; 0x24
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 fd50 	bl	8005958 <xTaskRemoveFromEventList>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ebe:	f000 fe27 	bl	8005b10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ec2:	7bfb      	ldrb	r3, [r7, #15]
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	dce9      	bgt.n	8004ea6 <prvUnlockQueue+0x16>
 8004ed2:	e000      	b.n	8004ed6 <prvUnlockQueue+0x46>
					break;
 8004ed4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	22ff      	movs	r2, #255	; 0xff
 8004eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004ede:	f001 fc89 	bl	80067f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ee2:	f001 fc57 	bl	8006794 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004eec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004eee:	e011      	b.n	8004f14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d012      	beq.n	8004f1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3310      	adds	r3, #16
 8004efc:	4618      	mov	r0, r3
 8004efe:	f000 fd2b 	bl	8005958 <xTaskRemoveFromEventList>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f08:	f000 fe02 	bl	8005b10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f0c:	7bbb      	ldrb	r3, [r7, #14]
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	dce9      	bgt.n	8004ef0 <prvUnlockQueue+0x60>
 8004f1c:	e000      	b.n	8004f20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	22ff      	movs	r2, #255	; 0xff
 8004f24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004f28:	f001 fc64 	bl	80067f4 <vPortExitCritical>
}
 8004f2c:	bf00      	nop
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f3c:	f001 fc2a 	bl	8006794 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d102      	bne.n	8004f4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	60fb      	str	r3, [r7, #12]
 8004f4c:	e001      	b.n	8004f52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f52:	f001 fc4f 	bl	80067f4 <vPortExitCritical>

	return xReturn;
 8004f56:	68fb      	ldr	r3, [r7, #12]
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f68:	f001 fc14 	bl	8006794 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d102      	bne.n	8004f7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	60fb      	str	r3, [r7, #12]
 8004f7c:	e001      	b.n	8004f82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f82:	f001 fc37 	bl	80067f4 <vPortExitCritical>

	return xReturn;
 8004f86:	68fb      	ldr	r3, [r7, #12]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	e014      	b.n	8004fca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004fa0:	4a0f      	ldr	r2, [pc, #60]	; (8004fe0 <vQueueAddToRegistry+0x50>)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10b      	bne.n	8004fc4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004fac:	490c      	ldr	r1, [pc, #48]	; (8004fe0 <vQueueAddToRegistry+0x50>)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004fb6:	4a0a      	ldr	r2, [pc, #40]	; (8004fe0 <vQueueAddToRegistry+0x50>)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	00db      	lsls	r3, r3, #3
 8004fbc:	4413      	add	r3, r2
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004fc2:	e006      	b.n	8004fd2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2b07      	cmp	r3, #7
 8004fce:	d9e7      	bls.n	8004fa0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004fd0:	bf00      	nop
 8004fd2:	bf00      	nop
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	20000b0c 	.word	0x20000b0c

08004fe4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ff4:	f001 fbce 	bl	8006794 <vPortEnterCritical>
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ffe:	b25b      	sxtb	r3, r3
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d103      	bne.n	800500e <vQueueWaitForMessageRestricted+0x2a>
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005014:	b25b      	sxtb	r3, r3
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501a:	d103      	bne.n	8005024 <vQueueWaitForMessageRestricted+0x40>
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005024:	f001 fbe6 	bl	80067f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	2b00      	cmp	r3, #0
 800502e:	d106      	bne.n	800503e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	3324      	adds	r3, #36	; 0x24
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 fc61 	bl	8005900 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800503e:	6978      	ldr	r0, [r7, #20]
 8005040:	f7ff ff26 	bl	8004e90 <prvUnlockQueue>
	}
 8005044:	bf00      	nop
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800504c:	b580      	push	{r7, lr}
 800504e:	b08e      	sub	sp, #56	; 0x38
 8005050:	af04      	add	r7, sp, #16
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
 8005058:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800505a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10a      	bne.n	8005076 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	623b      	str	r3, [r7, #32]
}
 8005072:	bf00      	nop
 8005074:	e7fe      	b.n	8005074 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10a      	bne.n	8005092 <xTaskCreateStatic+0x46>
	__asm volatile
 800507c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	61fb      	str	r3, [r7, #28]
}
 800508e:	bf00      	nop
 8005090:	e7fe      	b.n	8005090 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005092:	23bc      	movs	r3, #188	; 0xbc
 8005094:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	2bbc      	cmp	r3, #188	; 0xbc
 800509a:	d00a      	beq.n	80050b2 <xTaskCreateStatic+0x66>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	61bb      	str	r3, [r7, #24]
}
 80050ae:	bf00      	nop
 80050b0:	e7fe      	b.n	80050b0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80050b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80050b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d01e      	beq.n	80050f8 <xTaskCreateStatic+0xac>
 80050ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d01b      	beq.n	80050f8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050cc:	2202      	movs	r2, #2
 80050ce:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050d2:	2300      	movs	r3, #0
 80050d4:	9303      	str	r3, [sp, #12]
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	9302      	str	r3, [sp, #8]
 80050da:	f107 0314 	add.w	r3, r7, #20
 80050de:	9301      	str	r3, [sp, #4]
 80050e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	68b9      	ldr	r1, [r7, #8]
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 f850 	bl	8005190 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050f2:	f000 f8f3 	bl	80052dc <prvAddNewTaskToReadyList>
 80050f6:	e001      	b.n	80050fc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80050f8:	2300      	movs	r3, #0
 80050fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80050fc:	697b      	ldr	r3, [r7, #20]
	}
 80050fe:	4618      	mov	r0, r3
 8005100:	3728      	adds	r7, #40	; 0x28
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005106:	b580      	push	{r7, lr}
 8005108:	b08c      	sub	sp, #48	; 0x30
 800510a:	af04      	add	r7, sp, #16
 800510c:	60f8      	str	r0, [r7, #12]
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	603b      	str	r3, [r7, #0]
 8005112:	4613      	mov	r3, r2
 8005114:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005116:	88fb      	ldrh	r3, [r7, #6]
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4618      	mov	r0, r3
 800511c:	f001 fc5c 	bl	80069d8 <pvPortMalloc>
 8005120:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00e      	beq.n	8005146 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005128:	20bc      	movs	r0, #188	; 0xbc
 800512a:	f001 fc55 	bl	80069d8 <pvPortMalloc>
 800512e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	631a      	str	r2, [r3, #48]	; 0x30
 800513c:	e005      	b.n	800514a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800513e:	6978      	ldr	r0, [r7, #20]
 8005140:	f001 fd16 	bl	8006b70 <vPortFree>
 8005144:	e001      	b.n	800514a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005146:	2300      	movs	r3, #0
 8005148:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d017      	beq.n	8005180 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005158:	88fa      	ldrh	r2, [r7, #6]
 800515a:	2300      	movs	r3, #0
 800515c:	9303      	str	r3, [sp, #12]
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	9302      	str	r3, [sp, #8]
 8005162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005164:	9301      	str	r3, [sp, #4]
 8005166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f80e 	bl	8005190 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005174:	69f8      	ldr	r0, [r7, #28]
 8005176:	f000 f8b1 	bl	80052dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800517a:	2301      	movs	r3, #1
 800517c:	61bb      	str	r3, [r7, #24]
 800517e:	e002      	b.n	8005186 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005180:	f04f 33ff 	mov.w	r3, #4294967295
 8005184:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005186:	69bb      	ldr	r3, [r7, #24]
	}
 8005188:	4618      	mov	r0, r3
 800518a:	3720      	adds	r7, #32
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800519e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	461a      	mov	r2, r3
 80051a8:	21a5      	movs	r1, #165	; 0xa5
 80051aa:	f001 ff39 	bl	8007020 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80051ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051b8:	3b01      	subs	r3, #1
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	f023 0307 	bic.w	r3, r3, #7
 80051c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	617b      	str	r3, [r7, #20]
}
 80051e4:	bf00      	nop
 80051e6:	e7fe      	b.n	80051e6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d01f      	beq.n	800522e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051ee:	2300      	movs	r3, #0
 80051f0:	61fb      	str	r3, [r7, #28]
 80051f2:	e012      	b.n	800521a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	4413      	add	r3, r2
 80051fa:	7819      	ldrb	r1, [r3, #0]
 80051fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	4413      	add	r3, r2
 8005202:	3334      	adds	r3, #52	; 0x34
 8005204:	460a      	mov	r2, r1
 8005206:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	4413      	add	r3, r2
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d006      	beq.n	8005222 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	3301      	adds	r3, #1
 8005218:	61fb      	str	r3, [r7, #28]
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	2b0f      	cmp	r3, #15
 800521e:	d9e9      	bls.n	80051f4 <prvInitialiseNewTask+0x64>
 8005220:	e000      	b.n	8005224 <prvInitialiseNewTask+0x94>
			{
				break;
 8005222:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005226:	2200      	movs	r2, #0
 8005228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800522c:	e003      	b.n	8005236 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800522e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005238:	2b37      	cmp	r3, #55	; 0x37
 800523a:	d901      	bls.n	8005240 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800523c:	2337      	movs	r3, #55	; 0x37
 800523e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005242:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005244:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005248:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800524a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800524c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524e:	2200      	movs	r2, #0
 8005250:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005254:	3304      	adds	r3, #4
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff f978 	bl	800454c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800525c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525e:	3318      	adds	r3, #24
 8005260:	4618      	mov	r0, r3
 8005262:	f7ff f973 	bl	800454c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005268:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800526a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800526c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005274:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800527a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800527c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527e:	2200      	movs	r2, #0
 8005280:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005286:	2200      	movs	r2, #0
 8005288:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800528c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528e:	3354      	adds	r3, #84	; 0x54
 8005290:	2260      	movs	r2, #96	; 0x60
 8005292:	2100      	movs	r1, #0
 8005294:	4618      	mov	r0, r3
 8005296:	f001 fec3 	bl	8007020 <memset>
 800529a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529c:	4a0c      	ldr	r2, [pc, #48]	; (80052d0 <prvInitialiseNewTask+0x140>)
 800529e:	659a      	str	r2, [r3, #88]	; 0x58
 80052a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a2:	4a0c      	ldr	r2, [pc, #48]	; (80052d4 <prvInitialiseNewTask+0x144>)
 80052a4:	65da      	str	r2, [r3, #92]	; 0x5c
 80052a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a8:	4a0b      	ldr	r2, [pc, #44]	; (80052d8 <prvInitialiseNewTask+0x148>)
 80052aa:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	68f9      	ldr	r1, [r7, #12]
 80052b0:	69b8      	ldr	r0, [r7, #24]
 80052b2:	f001 f943 	bl	800653c <pxPortInitialiseStack>
 80052b6:	4602      	mov	r2, r0
 80052b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80052bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d002      	beq.n	80052c8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052c8:	bf00      	nop
 80052ca:	3720      	adds	r7, #32
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	08009f4c 	.word	0x08009f4c
 80052d4:	08009f6c 	.word	0x08009f6c
 80052d8:	08009f2c 	.word	0x08009f2c

080052dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80052e4:	f001 fa56 	bl	8006794 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80052e8:	4b2d      	ldr	r3, [pc, #180]	; (80053a0 <prvAddNewTaskToReadyList+0xc4>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	3301      	adds	r3, #1
 80052ee:	4a2c      	ldr	r2, [pc, #176]	; (80053a0 <prvAddNewTaskToReadyList+0xc4>)
 80052f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80052f2:	4b2c      	ldr	r3, [pc, #176]	; (80053a4 <prvAddNewTaskToReadyList+0xc8>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052fa:	4a2a      	ldr	r2, [pc, #168]	; (80053a4 <prvAddNewTaskToReadyList+0xc8>)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005300:	4b27      	ldr	r3, [pc, #156]	; (80053a0 <prvAddNewTaskToReadyList+0xc4>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d110      	bne.n	800532a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005308:	f000 fc28 	bl	8005b5c <prvInitialiseTaskLists>
 800530c:	e00d      	b.n	800532a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800530e:	4b26      	ldr	r3, [pc, #152]	; (80053a8 <prvAddNewTaskToReadyList+0xcc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d109      	bne.n	800532a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005316:	4b23      	ldr	r3, [pc, #140]	; (80053a4 <prvAddNewTaskToReadyList+0xc8>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005320:	429a      	cmp	r2, r3
 8005322:	d802      	bhi.n	800532a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005324:	4a1f      	ldr	r2, [pc, #124]	; (80053a4 <prvAddNewTaskToReadyList+0xc8>)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800532a:	4b20      	ldr	r3, [pc, #128]	; (80053ac <prvAddNewTaskToReadyList+0xd0>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	3301      	adds	r3, #1
 8005330:	4a1e      	ldr	r2, [pc, #120]	; (80053ac <prvAddNewTaskToReadyList+0xd0>)
 8005332:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005334:	4b1d      	ldr	r3, [pc, #116]	; (80053ac <prvAddNewTaskToReadyList+0xd0>)
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005340:	4b1b      	ldr	r3, [pc, #108]	; (80053b0 <prvAddNewTaskToReadyList+0xd4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	429a      	cmp	r2, r3
 8005346:	d903      	bls.n	8005350 <prvAddNewTaskToReadyList+0x74>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534c:	4a18      	ldr	r2, [pc, #96]	; (80053b0 <prvAddNewTaskToReadyList+0xd4>)
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005354:	4613      	mov	r3, r2
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	4413      	add	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4a15      	ldr	r2, [pc, #84]	; (80053b4 <prvAddNewTaskToReadyList+0xd8>)
 800535e:	441a      	add	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	3304      	adds	r3, #4
 8005364:	4619      	mov	r1, r3
 8005366:	4610      	mov	r0, r2
 8005368:	f7ff f8fd 	bl	8004566 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800536c:	f001 fa42 	bl	80067f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005370:	4b0d      	ldr	r3, [pc, #52]	; (80053a8 <prvAddNewTaskToReadyList+0xcc>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00e      	beq.n	8005396 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005378:	4b0a      	ldr	r3, [pc, #40]	; (80053a4 <prvAddNewTaskToReadyList+0xc8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005382:	429a      	cmp	r2, r3
 8005384:	d207      	bcs.n	8005396 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005386:	4b0c      	ldr	r3, [pc, #48]	; (80053b8 <prvAddNewTaskToReadyList+0xdc>)
 8005388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005396:	bf00      	nop
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	20001020 	.word	0x20001020
 80053a4:	20000b4c 	.word	0x20000b4c
 80053a8:	2000102c 	.word	0x2000102c
 80053ac:	2000103c 	.word	0x2000103c
 80053b0:	20001028 	.word	0x20001028
 80053b4:	20000b50 	.word	0x20000b50
 80053b8:	e000ed04 	.word	0xe000ed04

080053bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80053c4:	2300      	movs	r3, #0
 80053c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d017      	beq.n	80053fe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80053ce:	4b13      	ldr	r3, [pc, #76]	; (800541c <vTaskDelay+0x60>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00a      	beq.n	80053ec <vTaskDelay+0x30>
	__asm volatile
 80053d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	60bb      	str	r3, [r7, #8]
}
 80053e8:	bf00      	nop
 80053ea:	e7fe      	b.n	80053ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80053ec:	f000 f88a 	bl	8005504 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053f0:	2100      	movs	r1, #0
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fd00 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053f8:	f000 f892 	bl	8005520 <xTaskResumeAll>
 80053fc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d107      	bne.n	8005414 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005404:	4b06      	ldr	r3, [pc, #24]	; (8005420 <vTaskDelay+0x64>)
 8005406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005414:	bf00      	nop
 8005416:	3710      	adds	r7, #16
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	20001048 	.word	0x20001048
 8005420:	e000ed04 	.word	0xe000ed04

08005424 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b08a      	sub	sp, #40	; 0x28
 8005428:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800542a:	2300      	movs	r3, #0
 800542c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800542e:	2300      	movs	r3, #0
 8005430:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005432:	463a      	mov	r2, r7
 8005434:	1d39      	adds	r1, r7, #4
 8005436:	f107 0308 	add.w	r3, r7, #8
 800543a:	4618      	mov	r0, r3
 800543c:	f7ff f832 	bl	80044a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005440:	6839      	ldr	r1, [r7, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	9202      	str	r2, [sp, #8]
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	2300      	movs	r3, #0
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	2300      	movs	r3, #0
 8005450:	460a      	mov	r2, r1
 8005452:	4924      	ldr	r1, [pc, #144]	; (80054e4 <vTaskStartScheduler+0xc0>)
 8005454:	4824      	ldr	r0, [pc, #144]	; (80054e8 <vTaskStartScheduler+0xc4>)
 8005456:	f7ff fdf9 	bl	800504c <xTaskCreateStatic>
 800545a:	4603      	mov	r3, r0
 800545c:	4a23      	ldr	r2, [pc, #140]	; (80054ec <vTaskStartScheduler+0xc8>)
 800545e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005460:	4b22      	ldr	r3, [pc, #136]	; (80054ec <vTaskStartScheduler+0xc8>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d002      	beq.n	800546e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005468:	2301      	movs	r3, #1
 800546a:	617b      	str	r3, [r7, #20]
 800546c:	e001      	b.n	8005472 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800546e:	2300      	movs	r3, #0
 8005470:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d102      	bne.n	800547e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005478:	f000 fd12 	bl	8005ea0 <xTimerCreateTimerTask>
 800547c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d11b      	bne.n	80054bc <vTaskStartScheduler+0x98>
	__asm volatile
 8005484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	613b      	str	r3, [r7, #16]
}
 8005496:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005498:	4b15      	ldr	r3, [pc, #84]	; (80054f0 <vTaskStartScheduler+0xcc>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	3354      	adds	r3, #84	; 0x54
 800549e:	4a15      	ldr	r2, [pc, #84]	; (80054f4 <vTaskStartScheduler+0xd0>)
 80054a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80054a2:	4b15      	ldr	r3, [pc, #84]	; (80054f8 <vTaskStartScheduler+0xd4>)
 80054a4:	f04f 32ff 	mov.w	r2, #4294967295
 80054a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80054aa:	4b14      	ldr	r3, [pc, #80]	; (80054fc <vTaskStartScheduler+0xd8>)
 80054ac:	2201      	movs	r2, #1
 80054ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80054b0:	4b13      	ldr	r3, [pc, #76]	; (8005500 <vTaskStartScheduler+0xdc>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80054b6:	f001 f8cb 	bl	8006650 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80054ba:	e00e      	b.n	80054da <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c2:	d10a      	bne.n	80054da <vTaskStartScheduler+0xb6>
	__asm volatile
 80054c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	60fb      	str	r3, [r7, #12]
}
 80054d6:	bf00      	nop
 80054d8:	e7fe      	b.n	80054d8 <vTaskStartScheduler+0xb4>
}
 80054da:	bf00      	nop
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	08009ddc 	.word	0x08009ddc
 80054e8:	08005b29 	.word	0x08005b29
 80054ec:	20001044 	.word	0x20001044
 80054f0:	20000b4c 	.word	0x20000b4c
 80054f4:	20000024 	.word	0x20000024
 80054f8:	20001040 	.word	0x20001040
 80054fc:	2000102c 	.word	0x2000102c
 8005500:	20001024 	.word	0x20001024

08005504 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005508:	4b04      	ldr	r3, [pc, #16]	; (800551c <vTaskSuspendAll+0x18>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3301      	adds	r3, #1
 800550e:	4a03      	ldr	r2, [pc, #12]	; (800551c <vTaskSuspendAll+0x18>)
 8005510:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005512:	bf00      	nop
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	20001048 	.word	0x20001048

08005520 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800552a:	2300      	movs	r3, #0
 800552c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800552e:	4b42      	ldr	r3, [pc, #264]	; (8005638 <xTaskResumeAll+0x118>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10a      	bne.n	800554c <xTaskResumeAll+0x2c>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	603b      	str	r3, [r7, #0]
}
 8005548:	bf00      	nop
 800554a:	e7fe      	b.n	800554a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800554c:	f001 f922 	bl	8006794 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005550:	4b39      	ldr	r3, [pc, #228]	; (8005638 <xTaskResumeAll+0x118>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	3b01      	subs	r3, #1
 8005556:	4a38      	ldr	r2, [pc, #224]	; (8005638 <xTaskResumeAll+0x118>)
 8005558:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800555a:	4b37      	ldr	r3, [pc, #220]	; (8005638 <xTaskResumeAll+0x118>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d162      	bne.n	8005628 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005562:	4b36      	ldr	r3, [pc, #216]	; (800563c <xTaskResumeAll+0x11c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d05e      	beq.n	8005628 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800556a:	e02f      	b.n	80055cc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800556c:	4b34      	ldr	r3, [pc, #208]	; (8005640 <xTaskResumeAll+0x120>)
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	3318      	adds	r3, #24
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff f851 	bl	8004620 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	3304      	adds	r3, #4
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff f84c 	bl	8004620 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558c:	4b2d      	ldr	r3, [pc, #180]	; (8005644 <xTaskResumeAll+0x124>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d903      	bls.n	800559c <xTaskResumeAll+0x7c>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005598:	4a2a      	ldr	r2, [pc, #168]	; (8005644 <xTaskResumeAll+0x124>)
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a0:	4613      	mov	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4413      	add	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4a27      	ldr	r2, [pc, #156]	; (8005648 <xTaskResumeAll+0x128>)
 80055aa:	441a      	add	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	4610      	mov	r0, r2
 80055b4:	f7fe ffd7 	bl	8004566 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055bc:	4b23      	ldr	r3, [pc, #140]	; (800564c <xTaskResumeAll+0x12c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d302      	bcc.n	80055cc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80055c6:	4b22      	ldr	r3, [pc, #136]	; (8005650 <xTaskResumeAll+0x130>)
 80055c8:	2201      	movs	r2, #1
 80055ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055cc:	4b1c      	ldr	r3, [pc, #112]	; (8005640 <xTaskResumeAll+0x120>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1cb      	bne.n	800556c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055da:	f000 fb61 	bl	8005ca0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055de:	4b1d      	ldr	r3, [pc, #116]	; (8005654 <xTaskResumeAll+0x134>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d010      	beq.n	800560c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055ea:	f000 f847 	bl	800567c <xTaskIncrementTick>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d002      	beq.n	80055fa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80055f4:	4b16      	ldr	r3, [pc, #88]	; (8005650 <xTaskResumeAll+0x130>)
 80055f6:	2201      	movs	r2, #1
 80055f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3b01      	subs	r3, #1
 80055fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1f1      	bne.n	80055ea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005606:	4b13      	ldr	r3, [pc, #76]	; (8005654 <xTaskResumeAll+0x134>)
 8005608:	2200      	movs	r2, #0
 800560a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800560c:	4b10      	ldr	r3, [pc, #64]	; (8005650 <xTaskResumeAll+0x130>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d009      	beq.n	8005628 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005614:	2301      	movs	r3, #1
 8005616:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005618:	4b0f      	ldr	r3, [pc, #60]	; (8005658 <xTaskResumeAll+0x138>)
 800561a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	f3bf 8f4f 	dsb	sy
 8005624:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005628:	f001 f8e4 	bl	80067f4 <vPortExitCritical>

	return xAlreadyYielded;
 800562c:	68bb      	ldr	r3, [r7, #8]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	20001048 	.word	0x20001048
 800563c:	20001020 	.word	0x20001020
 8005640:	20000fe0 	.word	0x20000fe0
 8005644:	20001028 	.word	0x20001028
 8005648:	20000b50 	.word	0x20000b50
 800564c:	20000b4c 	.word	0x20000b4c
 8005650:	20001034 	.word	0x20001034
 8005654:	20001030 	.word	0x20001030
 8005658:	e000ed04 	.word	0xe000ed04

0800565c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005662:	4b05      	ldr	r3, [pc, #20]	; (8005678 <xTaskGetTickCount+0x1c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005668:	687b      	ldr	r3, [r7, #4]
}
 800566a:	4618      	mov	r0, r3
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	20001024 	.word	0x20001024

0800567c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005682:	2300      	movs	r3, #0
 8005684:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005686:	4b4f      	ldr	r3, [pc, #316]	; (80057c4 <xTaskIncrementTick+0x148>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	f040 808f 	bne.w	80057ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005690:	4b4d      	ldr	r3, [pc, #308]	; (80057c8 <xTaskIncrementTick+0x14c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3301      	adds	r3, #1
 8005696:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005698:	4a4b      	ldr	r2, [pc, #300]	; (80057c8 <xTaskIncrementTick+0x14c>)
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d120      	bne.n	80056e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80056a4:	4b49      	ldr	r3, [pc, #292]	; (80057cc <xTaskIncrementTick+0x150>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00a      	beq.n	80056c4 <xTaskIncrementTick+0x48>
	__asm volatile
 80056ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b2:	f383 8811 	msr	BASEPRI, r3
 80056b6:	f3bf 8f6f 	isb	sy
 80056ba:	f3bf 8f4f 	dsb	sy
 80056be:	603b      	str	r3, [r7, #0]
}
 80056c0:	bf00      	nop
 80056c2:	e7fe      	b.n	80056c2 <xTaskIncrementTick+0x46>
 80056c4:	4b41      	ldr	r3, [pc, #260]	; (80057cc <xTaskIncrementTick+0x150>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	60fb      	str	r3, [r7, #12]
 80056ca:	4b41      	ldr	r3, [pc, #260]	; (80057d0 <xTaskIncrementTick+0x154>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a3f      	ldr	r2, [pc, #252]	; (80057cc <xTaskIncrementTick+0x150>)
 80056d0:	6013      	str	r3, [r2, #0]
 80056d2:	4a3f      	ldr	r2, [pc, #252]	; (80057d0 <xTaskIncrementTick+0x154>)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6013      	str	r3, [r2, #0]
 80056d8:	4b3e      	ldr	r3, [pc, #248]	; (80057d4 <xTaskIncrementTick+0x158>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	3301      	adds	r3, #1
 80056de:	4a3d      	ldr	r2, [pc, #244]	; (80057d4 <xTaskIncrementTick+0x158>)
 80056e0:	6013      	str	r3, [r2, #0]
 80056e2:	f000 fadd 	bl	8005ca0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056e6:	4b3c      	ldr	r3, [pc, #240]	; (80057d8 <xTaskIncrementTick+0x15c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d349      	bcc.n	8005784 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056f0:	4b36      	ldr	r3, [pc, #216]	; (80057cc <xTaskIncrementTick+0x150>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d104      	bne.n	8005704 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056fa:	4b37      	ldr	r3, [pc, #220]	; (80057d8 <xTaskIncrementTick+0x15c>)
 80056fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005700:	601a      	str	r2, [r3, #0]
					break;
 8005702:	e03f      	b.n	8005784 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005704:	4b31      	ldr	r3, [pc, #196]	; (80057cc <xTaskIncrementTick+0x150>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	429a      	cmp	r2, r3
 800571a:	d203      	bcs.n	8005724 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800571c:	4a2e      	ldr	r2, [pc, #184]	; (80057d8 <xTaskIncrementTick+0x15c>)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005722:	e02f      	b.n	8005784 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	3304      	adds	r3, #4
 8005728:	4618      	mov	r0, r3
 800572a:	f7fe ff79 	bl	8004620 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005732:	2b00      	cmp	r3, #0
 8005734:	d004      	beq.n	8005740 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	3318      	adds	r3, #24
 800573a:	4618      	mov	r0, r3
 800573c:	f7fe ff70 	bl	8004620 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005744:	4b25      	ldr	r3, [pc, #148]	; (80057dc <xTaskIncrementTick+0x160>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	429a      	cmp	r2, r3
 800574a:	d903      	bls.n	8005754 <xTaskIncrementTick+0xd8>
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005750:	4a22      	ldr	r2, [pc, #136]	; (80057dc <xTaskIncrementTick+0x160>)
 8005752:	6013      	str	r3, [r2, #0]
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005758:	4613      	mov	r3, r2
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	4413      	add	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4a1f      	ldr	r2, [pc, #124]	; (80057e0 <xTaskIncrementTick+0x164>)
 8005762:	441a      	add	r2, r3
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	3304      	adds	r3, #4
 8005768:	4619      	mov	r1, r3
 800576a:	4610      	mov	r0, r2
 800576c:	f7fe fefb 	bl	8004566 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005774:	4b1b      	ldr	r3, [pc, #108]	; (80057e4 <xTaskIncrementTick+0x168>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577a:	429a      	cmp	r2, r3
 800577c:	d3b8      	bcc.n	80056f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800577e:	2301      	movs	r3, #1
 8005780:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005782:	e7b5      	b.n	80056f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005784:	4b17      	ldr	r3, [pc, #92]	; (80057e4 <xTaskIncrementTick+0x168>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800578a:	4915      	ldr	r1, [pc, #84]	; (80057e0 <xTaskIncrementTick+0x164>)
 800578c:	4613      	mov	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4413      	add	r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	440b      	add	r3, r1
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d901      	bls.n	80057a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800579c:	2301      	movs	r3, #1
 800579e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80057a0:	4b11      	ldr	r3, [pc, #68]	; (80057e8 <xTaskIncrementTick+0x16c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d007      	beq.n	80057b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80057a8:	2301      	movs	r3, #1
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	e004      	b.n	80057b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80057ae:	4b0f      	ldr	r3, [pc, #60]	; (80057ec <xTaskIncrementTick+0x170>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	3301      	adds	r3, #1
 80057b4:	4a0d      	ldr	r2, [pc, #52]	; (80057ec <xTaskIncrementTick+0x170>)
 80057b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057b8:	697b      	ldr	r3, [r7, #20]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	20001048 	.word	0x20001048
 80057c8:	20001024 	.word	0x20001024
 80057cc:	20000fd8 	.word	0x20000fd8
 80057d0:	20000fdc 	.word	0x20000fdc
 80057d4:	20001038 	.word	0x20001038
 80057d8:	20001040 	.word	0x20001040
 80057dc:	20001028 	.word	0x20001028
 80057e0:	20000b50 	.word	0x20000b50
 80057e4:	20000b4c 	.word	0x20000b4c
 80057e8:	20001034 	.word	0x20001034
 80057ec:	20001030 	.word	0x20001030

080057f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057f6:	4b2a      	ldr	r3, [pc, #168]	; (80058a0 <vTaskSwitchContext+0xb0>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057fe:	4b29      	ldr	r3, [pc, #164]	; (80058a4 <vTaskSwitchContext+0xb4>)
 8005800:	2201      	movs	r2, #1
 8005802:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005804:	e046      	b.n	8005894 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005806:	4b27      	ldr	r3, [pc, #156]	; (80058a4 <vTaskSwitchContext+0xb4>)
 8005808:	2200      	movs	r2, #0
 800580a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800580c:	4b26      	ldr	r3, [pc, #152]	; (80058a8 <vTaskSwitchContext+0xb8>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	e010      	b.n	8005836 <vTaskSwitchContext+0x46>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10a      	bne.n	8005830 <vTaskSwitchContext+0x40>
	__asm volatile
 800581a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581e:	f383 8811 	msr	BASEPRI, r3
 8005822:	f3bf 8f6f 	isb	sy
 8005826:	f3bf 8f4f 	dsb	sy
 800582a:	607b      	str	r3, [r7, #4]
}
 800582c:	bf00      	nop
 800582e:	e7fe      	b.n	800582e <vTaskSwitchContext+0x3e>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3b01      	subs	r3, #1
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	491d      	ldr	r1, [pc, #116]	; (80058ac <vTaskSwitchContext+0xbc>)
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	4613      	mov	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	4413      	add	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	440b      	add	r3, r1
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d0e4      	beq.n	8005814 <vTaskSwitchContext+0x24>
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	4613      	mov	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4a15      	ldr	r2, [pc, #84]	; (80058ac <vTaskSwitchContext+0xbc>)
 8005856:	4413      	add	r3, r2
 8005858:	60bb      	str	r3, [r7, #8]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	605a      	str	r2, [r3, #4]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	685a      	ldr	r2, [r3, #4]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	3308      	adds	r3, #8
 800586c:	429a      	cmp	r2, r3
 800586e:	d104      	bne.n	800587a <vTaskSwitchContext+0x8a>
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	605a      	str	r2, [r3, #4]
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	4a0b      	ldr	r2, [pc, #44]	; (80058b0 <vTaskSwitchContext+0xc0>)
 8005882:	6013      	str	r3, [r2, #0]
 8005884:	4a08      	ldr	r2, [pc, #32]	; (80058a8 <vTaskSwitchContext+0xb8>)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800588a:	4b09      	ldr	r3, [pc, #36]	; (80058b0 <vTaskSwitchContext+0xc0>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3354      	adds	r3, #84	; 0x54
 8005890:	4a08      	ldr	r2, [pc, #32]	; (80058b4 <vTaskSwitchContext+0xc4>)
 8005892:	6013      	str	r3, [r2, #0]
}
 8005894:	bf00      	nop
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	20001048 	.word	0x20001048
 80058a4:	20001034 	.word	0x20001034
 80058a8:	20001028 	.word	0x20001028
 80058ac:	20000b50 	.word	0x20000b50
 80058b0:	20000b4c 	.word	0x20000b4c
 80058b4:	20000024 	.word	0x20000024

080058b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10a      	bne.n	80058de <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80058c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058cc:	f383 8811 	msr	BASEPRI, r3
 80058d0:	f3bf 8f6f 	isb	sy
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	60fb      	str	r3, [r7, #12]
}
 80058da:	bf00      	nop
 80058dc:	e7fe      	b.n	80058dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058de:	4b07      	ldr	r3, [pc, #28]	; (80058fc <vTaskPlaceOnEventList+0x44>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3318      	adds	r3, #24
 80058e4:	4619      	mov	r1, r3
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7fe fe61 	bl	80045ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058ec:	2101      	movs	r1, #1
 80058ee:	6838      	ldr	r0, [r7, #0]
 80058f0:	f000 fa82 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
}
 80058f4:	bf00      	nop
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	20000b4c 	.word	0x20000b4c

08005900 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10a      	bne.n	8005928 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005916:	f383 8811 	msr	BASEPRI, r3
 800591a:	f3bf 8f6f 	isb	sy
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	617b      	str	r3, [r7, #20]
}
 8005924:	bf00      	nop
 8005926:	e7fe      	b.n	8005926 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005928:	4b0a      	ldr	r3, [pc, #40]	; (8005954 <vTaskPlaceOnEventListRestricted+0x54>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3318      	adds	r3, #24
 800592e:	4619      	mov	r1, r3
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f7fe fe18 	bl	8004566 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800593c:	f04f 33ff 	mov.w	r3, #4294967295
 8005940:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	68b8      	ldr	r0, [r7, #8]
 8005946:	f000 fa57 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
	}
 800594a:	bf00      	nop
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	20000b4c 	.word	0x20000b4c

08005958 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10a      	bne.n	8005984 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	60fb      	str	r3, [r7, #12]
}
 8005980:	bf00      	nop
 8005982:	e7fe      	b.n	8005982 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	3318      	adds	r3, #24
 8005988:	4618      	mov	r0, r3
 800598a:	f7fe fe49 	bl	8004620 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800598e:	4b1e      	ldr	r3, [pc, #120]	; (8005a08 <xTaskRemoveFromEventList+0xb0>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d11d      	bne.n	80059d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	3304      	adds	r3, #4
 800599a:	4618      	mov	r0, r3
 800599c:	f7fe fe40 	bl	8004620 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a4:	4b19      	ldr	r3, [pc, #100]	; (8005a0c <xTaskRemoveFromEventList+0xb4>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d903      	bls.n	80059b4 <xTaskRemoveFromEventList+0x5c>
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b0:	4a16      	ldr	r2, [pc, #88]	; (8005a0c <xTaskRemoveFromEventList+0xb4>)
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059b8:	4613      	mov	r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	4413      	add	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4a13      	ldr	r2, [pc, #76]	; (8005a10 <xTaskRemoveFromEventList+0xb8>)
 80059c2:	441a      	add	r2, r3
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	3304      	adds	r3, #4
 80059c8:	4619      	mov	r1, r3
 80059ca:	4610      	mov	r0, r2
 80059cc:	f7fe fdcb 	bl	8004566 <vListInsertEnd>
 80059d0:	e005      	b.n	80059de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	3318      	adds	r3, #24
 80059d6:	4619      	mov	r1, r3
 80059d8:	480e      	ldr	r0, [pc, #56]	; (8005a14 <xTaskRemoveFromEventList+0xbc>)
 80059da:	f7fe fdc4 	bl	8004566 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e2:	4b0d      	ldr	r3, [pc, #52]	; (8005a18 <xTaskRemoveFromEventList+0xc0>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d905      	bls.n	80059f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059ec:	2301      	movs	r3, #1
 80059ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059f0:	4b0a      	ldr	r3, [pc, #40]	; (8005a1c <xTaskRemoveFromEventList+0xc4>)
 80059f2:	2201      	movs	r2, #1
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	e001      	b.n	80059fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80059f8:	2300      	movs	r3, #0
 80059fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059fc:	697b      	ldr	r3, [r7, #20]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	20001048 	.word	0x20001048
 8005a0c:	20001028 	.word	0x20001028
 8005a10:	20000b50 	.word	0x20000b50
 8005a14:	20000fe0 	.word	0x20000fe0
 8005a18:	20000b4c 	.word	0x20000b4c
 8005a1c:	20001034 	.word	0x20001034

08005a20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a28:	4b06      	ldr	r3, [pc, #24]	; (8005a44 <vTaskInternalSetTimeOutState+0x24>)
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a30:	4b05      	ldr	r3, [pc, #20]	; (8005a48 <vTaskInternalSetTimeOutState+0x28>)
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	605a      	str	r2, [r3, #4]
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr
 8005a44:	20001038 	.word	0x20001038
 8005a48:	20001024 	.word	0x20001024

08005a4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10a      	bne.n	8005a72 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	613b      	str	r3, [r7, #16]
}
 8005a6e:	bf00      	nop
 8005a70:	e7fe      	b.n	8005a70 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10a      	bne.n	8005a8e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	60fb      	str	r3, [r7, #12]
}
 8005a8a:	bf00      	nop
 8005a8c:	e7fe      	b.n	8005a8c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005a8e:	f000 fe81 	bl	8006794 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a92:	4b1d      	ldr	r3, [pc, #116]	; (8005b08 <xTaskCheckForTimeOut+0xbc>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aaa:	d102      	bne.n	8005ab2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005aac:	2300      	movs	r3, #0
 8005aae:	61fb      	str	r3, [r7, #28]
 8005ab0:	e023      	b.n	8005afa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	4b15      	ldr	r3, [pc, #84]	; (8005b0c <xTaskCheckForTimeOut+0xc0>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d007      	beq.n	8005ace <xTaskCheckForTimeOut+0x82>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	69ba      	ldr	r2, [r7, #24]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d302      	bcc.n	8005ace <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	61fb      	str	r3, [r7, #28]
 8005acc:	e015      	b.n	8005afa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d20b      	bcs.n	8005af0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	1ad2      	subs	r2, r2, r3
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7ff ff9b 	bl	8005a20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005aea:	2300      	movs	r3, #0
 8005aec:	61fb      	str	r3, [r7, #28]
 8005aee:	e004      	b.n	8005afa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2200      	movs	r2, #0
 8005af4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005af6:	2301      	movs	r3, #1
 8005af8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005afa:	f000 fe7b 	bl	80067f4 <vPortExitCritical>

	return xReturn;
 8005afe:	69fb      	ldr	r3, [r7, #28]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3720      	adds	r7, #32
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20001024 	.word	0x20001024
 8005b0c:	20001038 	.word	0x20001038

08005b10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b10:	b480      	push	{r7}
 8005b12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b14:	4b03      	ldr	r3, [pc, #12]	; (8005b24 <vTaskMissedYield+0x14>)
 8005b16:	2201      	movs	r2, #1
 8005b18:	601a      	str	r2, [r3, #0]
}
 8005b1a:	bf00      	nop
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	20001034 	.word	0x20001034

08005b28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b30:	f000 f854 	bl	8005bdc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b34:	4b07      	ldr	r3, [pc, #28]	; (8005b54 <prvIdleTask+0x2c>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d907      	bls.n	8005b4c <prvIdleTask+0x24>
			{
				taskYIELD();
 8005b3c:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <prvIdleTask+0x30>)
 8005b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b42:	601a      	str	r2, [r3, #0]
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8005b4c:	f7fb f9b6 	bl	8000ebc <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8005b50:	e7ee      	b.n	8005b30 <prvIdleTask+0x8>
 8005b52:	bf00      	nop
 8005b54:	20000b50 	.word	0x20000b50
 8005b58:	e000ed04 	.word	0xe000ed04

08005b5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b62:	2300      	movs	r3, #0
 8005b64:	607b      	str	r3, [r7, #4]
 8005b66:	e00c      	b.n	8005b82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	4413      	add	r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	4a12      	ldr	r2, [pc, #72]	; (8005bbc <prvInitialiseTaskLists+0x60>)
 8005b74:	4413      	add	r3, r2
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fe fcc8 	bl	800450c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	3301      	adds	r3, #1
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2b37      	cmp	r3, #55	; 0x37
 8005b86:	d9ef      	bls.n	8005b68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b88:	480d      	ldr	r0, [pc, #52]	; (8005bc0 <prvInitialiseTaskLists+0x64>)
 8005b8a:	f7fe fcbf 	bl	800450c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b8e:	480d      	ldr	r0, [pc, #52]	; (8005bc4 <prvInitialiseTaskLists+0x68>)
 8005b90:	f7fe fcbc 	bl	800450c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b94:	480c      	ldr	r0, [pc, #48]	; (8005bc8 <prvInitialiseTaskLists+0x6c>)
 8005b96:	f7fe fcb9 	bl	800450c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b9a:	480c      	ldr	r0, [pc, #48]	; (8005bcc <prvInitialiseTaskLists+0x70>)
 8005b9c:	f7fe fcb6 	bl	800450c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005ba0:	480b      	ldr	r0, [pc, #44]	; (8005bd0 <prvInitialiseTaskLists+0x74>)
 8005ba2:	f7fe fcb3 	bl	800450c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005ba6:	4b0b      	ldr	r3, [pc, #44]	; (8005bd4 <prvInitialiseTaskLists+0x78>)
 8005ba8:	4a05      	ldr	r2, [pc, #20]	; (8005bc0 <prvInitialiseTaskLists+0x64>)
 8005baa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005bac:	4b0a      	ldr	r3, [pc, #40]	; (8005bd8 <prvInitialiseTaskLists+0x7c>)
 8005bae:	4a05      	ldr	r2, [pc, #20]	; (8005bc4 <prvInitialiseTaskLists+0x68>)
 8005bb0:	601a      	str	r2, [r3, #0]
}
 8005bb2:	bf00      	nop
 8005bb4:	3708      	adds	r7, #8
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	20000b50 	.word	0x20000b50
 8005bc0:	20000fb0 	.word	0x20000fb0
 8005bc4:	20000fc4 	.word	0x20000fc4
 8005bc8:	20000fe0 	.word	0x20000fe0
 8005bcc:	20000ff4 	.word	0x20000ff4
 8005bd0:	2000100c 	.word	0x2000100c
 8005bd4:	20000fd8 	.word	0x20000fd8
 8005bd8:	20000fdc 	.word	0x20000fdc

08005bdc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005be2:	e019      	b.n	8005c18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005be4:	f000 fdd6 	bl	8006794 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005be8:	4b10      	ldr	r3, [pc, #64]	; (8005c2c <prvCheckTasksWaitingTermination+0x50>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fe fd13 	bl	8004620 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	; (8005c30 <prvCheckTasksWaitingTermination+0x54>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	4a0b      	ldr	r2, [pc, #44]	; (8005c30 <prvCheckTasksWaitingTermination+0x54>)
 8005c02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c04:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <prvCheckTasksWaitingTermination+0x58>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	4a0a      	ldr	r2, [pc, #40]	; (8005c34 <prvCheckTasksWaitingTermination+0x58>)
 8005c0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c0e:	f000 fdf1 	bl	80067f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f810 	bl	8005c38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c18:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <prvCheckTasksWaitingTermination+0x58>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e1      	bne.n	8005be4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c20:	bf00      	nop
 8005c22:	bf00      	nop
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000ff4 	.word	0x20000ff4
 8005c30:	20001020 	.word	0x20001020
 8005c34:	20001008 	.word	0x20001008

08005c38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3354      	adds	r3, #84	; 0x54
 8005c44:	4618      	mov	r0, r3
 8005c46:	f001 ff4b 	bl	8007ae0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d108      	bne.n	8005c66 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f000 ff89 	bl	8006b70 <vPortFree>
				vPortFree( pxTCB );
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 ff86 	bl	8006b70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c64:	e018      	b.n	8005c98 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d103      	bne.n	8005c78 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 ff7d 	bl	8006b70 <vPortFree>
	}
 8005c76:	e00f      	b.n	8005c98 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d00a      	beq.n	8005c98 <prvDeleteTCB+0x60>
	__asm volatile
 8005c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	60fb      	str	r3, [r7, #12]
}
 8005c94:	bf00      	nop
 8005c96:	e7fe      	b.n	8005c96 <prvDeleteTCB+0x5e>
	}
 8005c98:	bf00      	nop
 8005c9a:	3710      	adds	r7, #16
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ca6:	4b0c      	ldr	r3, [pc, #48]	; (8005cd8 <prvResetNextTaskUnblockTime+0x38>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d104      	bne.n	8005cba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005cb0:	4b0a      	ldr	r3, [pc, #40]	; (8005cdc <prvResetNextTaskUnblockTime+0x3c>)
 8005cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005cb8:	e008      	b.n	8005ccc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cba:	4b07      	ldr	r3, [pc, #28]	; (8005cd8 <prvResetNextTaskUnblockTime+0x38>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	4a04      	ldr	r2, [pc, #16]	; (8005cdc <prvResetNextTaskUnblockTime+0x3c>)
 8005cca:	6013      	str	r3, [r2, #0]
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	20000fd8 	.word	0x20000fd8
 8005cdc:	20001040 	.word	0x20001040

08005ce0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005ce6:	4b0b      	ldr	r3, [pc, #44]	; (8005d14 <xTaskGetSchedulerState+0x34>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d102      	bne.n	8005cf4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	607b      	str	r3, [r7, #4]
 8005cf2:	e008      	b.n	8005d06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cf4:	4b08      	ldr	r3, [pc, #32]	; (8005d18 <xTaskGetSchedulerState+0x38>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d102      	bne.n	8005d02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	607b      	str	r3, [r7, #4]
 8005d00:	e001      	b.n	8005d06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d02:	2300      	movs	r3, #0
 8005d04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d06:	687b      	ldr	r3, [r7, #4]
	}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr
 8005d14:	2000102c 	.word	0x2000102c
 8005d18:	20001048 	.word	0x20001048

08005d1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d056      	beq.n	8005de0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d32:	4b2e      	ldr	r3, [pc, #184]	; (8005dec <xTaskPriorityDisinherit+0xd0>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	693a      	ldr	r2, [r7, #16]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d00a      	beq.n	8005d52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d40:	f383 8811 	msr	BASEPRI, r3
 8005d44:	f3bf 8f6f 	isb	sy
 8005d48:	f3bf 8f4f 	dsb	sy
 8005d4c:	60fb      	str	r3, [r7, #12]
}
 8005d4e:	bf00      	nop
 8005d50:	e7fe      	b.n	8005d50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10a      	bne.n	8005d70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5e:	f383 8811 	msr	BASEPRI, r3
 8005d62:	f3bf 8f6f 	isb	sy
 8005d66:	f3bf 8f4f 	dsb	sy
 8005d6a:	60bb      	str	r3, [r7, #8]
}
 8005d6c:	bf00      	nop
 8005d6e:	e7fe      	b.n	8005d6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d74:	1e5a      	subs	r2, r3, #1
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d02c      	beq.n	8005de0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d128      	bne.n	8005de0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fe fc44 	bl	8004620 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005db0:	4b0f      	ldr	r3, [pc, #60]	; (8005df0 <xTaskPriorityDisinherit+0xd4>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d903      	bls.n	8005dc0 <xTaskPriorityDisinherit+0xa4>
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbc:	4a0c      	ldr	r2, [pc, #48]	; (8005df0 <xTaskPriorityDisinherit+0xd4>)
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4a09      	ldr	r2, [pc, #36]	; (8005df4 <xTaskPriorityDisinherit+0xd8>)
 8005dce:	441a      	add	r2, r3
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	f7fe fbc5 	bl	8004566 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005de0:	697b      	ldr	r3, [r7, #20]
	}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3718      	adds	r7, #24
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	20000b4c 	.word	0x20000b4c
 8005df0:	20001028 	.word	0x20001028
 8005df4:	20000b50 	.word	0x20000b50

08005df8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e02:	4b21      	ldr	r3, [pc, #132]	; (8005e88 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e08:	4b20      	ldr	r3, [pc, #128]	; (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe fc06 	bl	8004620 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1a:	d10a      	bne.n	8005e32 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d007      	beq.n	8005e32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e22:	4b1a      	ldr	r3, [pc, #104]	; (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4619      	mov	r1, r3
 8005e2a:	4819      	ldr	r0, [pc, #100]	; (8005e90 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e2c:	f7fe fb9b 	bl	8004566 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e30:	e026      	b.n	8005e80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4413      	add	r3, r2
 8005e38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e3a:	4b14      	ldr	r3, [pc, #80]	; (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d209      	bcs.n	8005e5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e4a:	4b12      	ldr	r3, [pc, #72]	; (8005e94 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	4b0f      	ldr	r3, [pc, #60]	; (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3304      	adds	r3, #4
 8005e54:	4619      	mov	r1, r3
 8005e56:	4610      	mov	r0, r2
 8005e58:	f7fe fba9 	bl	80045ae <vListInsert>
}
 8005e5c:	e010      	b.n	8005e80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e5e:	4b0e      	ldr	r3, [pc, #56]	; (8005e98 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	4b0a      	ldr	r3, [pc, #40]	; (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	f7fe fb9f 	bl	80045ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e70:	4b0a      	ldr	r3, [pc, #40]	; (8005e9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d202      	bcs.n	8005e80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e7a:	4a08      	ldr	r2, [pc, #32]	; (8005e9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	6013      	str	r3, [r2, #0]
}
 8005e80:	bf00      	nop
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	20001024 	.word	0x20001024
 8005e8c:	20000b4c 	.word	0x20000b4c
 8005e90:	2000100c 	.word	0x2000100c
 8005e94:	20000fdc 	.word	0x20000fdc
 8005e98:	20000fd8 	.word	0x20000fd8
 8005e9c:	20001040 	.word	0x20001040

08005ea0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08a      	sub	sp, #40	; 0x28
 8005ea4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005eaa:	f000 fb07 	bl	80064bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005eae:	4b1c      	ldr	r3, [pc, #112]	; (8005f20 <xTimerCreateTimerTask+0x80>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d021      	beq.n	8005efa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ebe:	1d3a      	adds	r2, r7, #4
 8005ec0:	f107 0108 	add.w	r1, r7, #8
 8005ec4:	f107 030c 	add.w	r3, r7, #12
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7fe fb05 	bl	80044d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	9202      	str	r2, [sp, #8]
 8005ed6:	9301      	str	r3, [sp, #4]
 8005ed8:	2302      	movs	r3, #2
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	2300      	movs	r3, #0
 8005ede:	460a      	mov	r2, r1
 8005ee0:	4910      	ldr	r1, [pc, #64]	; (8005f24 <xTimerCreateTimerTask+0x84>)
 8005ee2:	4811      	ldr	r0, [pc, #68]	; (8005f28 <xTimerCreateTimerTask+0x88>)
 8005ee4:	f7ff f8b2 	bl	800504c <xTaskCreateStatic>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4a10      	ldr	r2, [pc, #64]	; (8005f2c <xTimerCreateTimerTask+0x8c>)
 8005eec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005eee:	4b0f      	ldr	r3, [pc, #60]	; (8005f2c <xTimerCreateTimerTask+0x8c>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d10a      	bne.n	8005f16 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f04:	f383 8811 	msr	BASEPRI, r3
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	613b      	str	r3, [r7, #16]
}
 8005f12:	bf00      	nop
 8005f14:	e7fe      	b.n	8005f14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f16:	697b      	ldr	r3, [r7, #20]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3718      	adds	r7, #24
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	2000107c 	.word	0x2000107c
 8005f24:	08009de4 	.word	0x08009de4
 8005f28:	08006065 	.word	0x08006065
 8005f2c:	20001080 	.word	0x20001080

08005f30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b08a      	sub	sp, #40	; 0x28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
 8005f3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10a      	bne.n	8005f5e <xTimerGenericCommand+0x2e>
	__asm volatile
 8005f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f4c:	f383 8811 	msr	BASEPRI, r3
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	623b      	str	r3, [r7, #32]
}
 8005f5a:	bf00      	nop
 8005f5c:	e7fe      	b.n	8005f5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f5e:	4b1a      	ldr	r3, [pc, #104]	; (8005fc8 <xTimerGenericCommand+0x98>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d02a      	beq.n	8005fbc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	2b05      	cmp	r3, #5
 8005f76:	dc18      	bgt.n	8005faa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f78:	f7ff feb2 	bl	8005ce0 <xTaskGetSchedulerState>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d109      	bne.n	8005f96 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f82:	4b11      	ldr	r3, [pc, #68]	; (8005fc8 <xTimerGenericCommand+0x98>)
 8005f84:	6818      	ldr	r0, [r3, #0]
 8005f86:	f107 0110 	add.w	r1, r7, #16
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f8e:	f7fe fc75 	bl	800487c <xQueueGenericSend>
 8005f92:	6278      	str	r0, [r7, #36]	; 0x24
 8005f94:	e012      	b.n	8005fbc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f96:	4b0c      	ldr	r3, [pc, #48]	; (8005fc8 <xTimerGenericCommand+0x98>)
 8005f98:	6818      	ldr	r0, [r3, #0]
 8005f9a:	f107 0110 	add.w	r1, r7, #16
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f7fe fc6b 	bl	800487c <xQueueGenericSend>
 8005fa6:	6278      	str	r0, [r7, #36]	; 0x24
 8005fa8:	e008      	b.n	8005fbc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005faa:	4b07      	ldr	r3, [pc, #28]	; (8005fc8 <xTimerGenericCommand+0x98>)
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	f107 0110 	add.w	r1, r7, #16
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	f7fe fd5f 	bl	8004a78 <xQueueGenericSendFromISR>
 8005fba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3728      	adds	r7, #40	; 0x28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	2000107c 	.word	0x2000107c

08005fcc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fd6:	4b22      	ldr	r3, [pc, #136]	; (8006060 <prvProcessExpiredTimer+0x94>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7fe fb1b 	bl	8004620 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ff0:	f003 0304 	and.w	r3, r3, #4
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d022      	beq.n	800603e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	699a      	ldr	r2, [r3, #24]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	18d1      	adds	r1, r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	6978      	ldr	r0, [r7, #20]
 8006006:	f000 f8d1 	bl	80061ac <prvInsertTimerInActiveList>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d01f      	beq.n	8006050 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006010:	2300      	movs	r3, #0
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	2300      	movs	r3, #0
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	2100      	movs	r1, #0
 800601a:	6978      	ldr	r0, [r7, #20]
 800601c:	f7ff ff88 	bl	8005f30 <xTimerGenericCommand>
 8006020:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d113      	bne.n	8006050 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602c:	f383 8811 	msr	BASEPRI, r3
 8006030:	f3bf 8f6f 	isb	sy
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	60fb      	str	r3, [r7, #12]
}
 800603a:	bf00      	nop
 800603c:	e7fe      	b.n	800603c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006044:	f023 0301 	bic.w	r3, r3, #1
 8006048:	b2da      	uxtb	r2, r3
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	6978      	ldr	r0, [r7, #20]
 8006056:	4798      	blx	r3
}
 8006058:	bf00      	nop
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	20001074 	.word	0x20001074

08006064 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800606c:	f107 0308 	add.w	r3, r7, #8
 8006070:	4618      	mov	r0, r3
 8006072:	f000 f857 	bl	8006124 <prvGetNextExpireTime>
 8006076:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4619      	mov	r1, r3
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 f803 	bl	8006088 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006082:	f000 f8d5 	bl	8006230 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006086:	e7f1      	b.n	800606c <prvTimerTask+0x8>

08006088 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006092:	f7ff fa37 	bl	8005504 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006096:	f107 0308 	add.w	r3, r7, #8
 800609a:	4618      	mov	r0, r3
 800609c:	f000 f866 	bl	800616c <prvSampleTimeNow>
 80060a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d130      	bne.n	800610a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10a      	bne.n	80060c4 <prvProcessTimerOrBlockTask+0x3c>
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d806      	bhi.n	80060c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060b6:	f7ff fa33 	bl	8005520 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060ba:	68f9      	ldr	r1, [r7, #12]
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f7ff ff85 	bl	8005fcc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060c2:	e024      	b.n	800610e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060ca:	4b13      	ldr	r3, [pc, #76]	; (8006118 <prvProcessTimerOrBlockTask+0x90>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d101      	bne.n	80060d8 <prvProcessTimerOrBlockTask+0x50>
 80060d4:	2301      	movs	r3, #1
 80060d6:	e000      	b.n	80060da <prvProcessTimerOrBlockTask+0x52>
 80060d8:	2300      	movs	r3, #0
 80060da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060dc:	4b0f      	ldr	r3, [pc, #60]	; (800611c <prvProcessTimerOrBlockTask+0x94>)
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	4619      	mov	r1, r3
 80060ea:	f7fe ff7b 	bl	8004fe4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060ee:	f7ff fa17 	bl	8005520 <xTaskResumeAll>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10a      	bne.n	800610e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060f8:	4b09      	ldr	r3, [pc, #36]	; (8006120 <prvProcessTimerOrBlockTask+0x98>)
 80060fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060fe:	601a      	str	r2, [r3, #0]
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	f3bf 8f6f 	isb	sy
}
 8006108:	e001      	b.n	800610e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800610a:	f7ff fa09 	bl	8005520 <xTaskResumeAll>
}
 800610e:	bf00      	nop
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20001078 	.word	0x20001078
 800611c:	2000107c 	.word	0x2000107c
 8006120:	e000ed04 	.word	0xe000ed04

08006124 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800612c:	4b0e      	ldr	r3, [pc, #56]	; (8006168 <prvGetNextExpireTime+0x44>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <prvGetNextExpireTime+0x16>
 8006136:	2201      	movs	r2, #1
 8006138:	e000      	b.n	800613c <prvGetNextExpireTime+0x18>
 800613a:	2200      	movs	r2, #0
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d105      	bne.n	8006154 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006148:	4b07      	ldr	r3, [pc, #28]	; (8006168 <prvGetNextExpireTime+0x44>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	e001      	b.n	8006158 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006154:	2300      	movs	r3, #0
 8006156:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006158:	68fb      	ldr	r3, [r7, #12]
}
 800615a:	4618      	mov	r0, r3
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	20001074 	.word	0x20001074

0800616c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006174:	f7ff fa72 	bl	800565c <xTaskGetTickCount>
 8006178:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800617a:	4b0b      	ldr	r3, [pc, #44]	; (80061a8 <prvSampleTimeNow+0x3c>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	429a      	cmp	r2, r3
 8006182:	d205      	bcs.n	8006190 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006184:	f000 f936 	bl	80063f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	601a      	str	r2, [r3, #0]
 800618e:	e002      	b.n	8006196 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006196:	4a04      	ldr	r2, [pc, #16]	; (80061a8 <prvSampleTimeNow+0x3c>)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800619c:	68fb      	ldr	r3, [r7, #12]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	20001084 	.word	0x20001084

080061ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b086      	sub	sp, #24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
 80061b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061ba:	2300      	movs	r3, #0
 80061bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d812      	bhi.n	80061f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	1ad2      	subs	r2, r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	699b      	ldr	r3, [r3, #24]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d302      	bcc.n	80061e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061e0:	2301      	movs	r3, #1
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	e01b      	b.n	800621e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061e6:	4b10      	ldr	r3, [pc, #64]	; (8006228 <prvInsertTimerInActiveList+0x7c>)
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	3304      	adds	r3, #4
 80061ee:	4619      	mov	r1, r3
 80061f0:	4610      	mov	r0, r2
 80061f2:	f7fe f9dc 	bl	80045ae <vListInsert>
 80061f6:	e012      	b.n	800621e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d206      	bcs.n	800620e <prvInsertTimerInActiveList+0x62>
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	429a      	cmp	r2, r3
 8006206:	d302      	bcc.n	800620e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006208:	2301      	movs	r3, #1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	e007      	b.n	800621e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800620e:	4b07      	ldr	r3, [pc, #28]	; (800622c <prvInsertTimerInActiveList+0x80>)
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	3304      	adds	r3, #4
 8006216:	4619      	mov	r1, r3
 8006218:	4610      	mov	r0, r2
 800621a:	f7fe f9c8 	bl	80045ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800621e:	697b      	ldr	r3, [r7, #20]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3718      	adds	r7, #24
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	20001078 	.word	0x20001078
 800622c:	20001074 	.word	0x20001074

08006230 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08e      	sub	sp, #56	; 0x38
 8006234:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006236:	e0ca      	b.n	80063ce <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	da18      	bge.n	8006270 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800623e:	1d3b      	adds	r3, r7, #4
 8006240:	3304      	adds	r3, #4
 8006242:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10a      	bne.n	8006260 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800624a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624e:	f383 8811 	msr	BASEPRI, r3
 8006252:	f3bf 8f6f 	isb	sy
 8006256:	f3bf 8f4f 	dsb	sy
 800625a:	61fb      	str	r3, [r7, #28]
}
 800625c:	bf00      	nop
 800625e:	e7fe      	b.n	800625e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006266:	6850      	ldr	r0, [r2, #4]
 8006268:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800626a:	6892      	ldr	r2, [r2, #8]
 800626c:	4611      	mov	r1, r2
 800626e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	f2c0 80aa 	blt.w	80063cc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800627c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d004      	beq.n	800628e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006286:	3304      	adds	r3, #4
 8006288:	4618      	mov	r0, r3
 800628a:	f7fe f9c9 	bl	8004620 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800628e:	463b      	mov	r3, r7
 8006290:	4618      	mov	r0, r3
 8006292:	f7ff ff6b 	bl	800616c <prvSampleTimeNow>
 8006296:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b09      	cmp	r3, #9
 800629c:	f200 8097 	bhi.w	80063ce <prvProcessReceivedCommands+0x19e>
 80062a0:	a201      	add	r2, pc, #4	; (adr r2, 80062a8 <prvProcessReceivedCommands+0x78>)
 80062a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a6:	bf00      	nop
 80062a8:	080062d1 	.word	0x080062d1
 80062ac:	080062d1 	.word	0x080062d1
 80062b0:	080062d1 	.word	0x080062d1
 80062b4:	08006345 	.word	0x08006345
 80062b8:	08006359 	.word	0x08006359
 80062bc:	080063a3 	.word	0x080063a3
 80062c0:	080062d1 	.word	0x080062d1
 80062c4:	080062d1 	.word	0x080062d1
 80062c8:	08006345 	.word	0x08006345
 80062cc:	08006359 	.word	0x08006359
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062d6:	f043 0301 	orr.w	r3, r3, #1
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062e2:	68ba      	ldr	r2, [r7, #8]
 80062e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	18d1      	adds	r1, r2, r3
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062f0:	f7ff ff5c 	bl	80061ac <prvInsertTimerInActiveList>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d069      	beq.n	80063ce <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006300:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006304:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d05e      	beq.n	80063ce <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	441a      	add	r2, r3
 8006318:	2300      	movs	r3, #0
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	2300      	movs	r3, #0
 800631e:	2100      	movs	r1, #0
 8006320:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006322:	f7ff fe05 	bl	8005f30 <xTimerGenericCommand>
 8006326:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d14f      	bne.n	80063ce <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800632e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006332:	f383 8811 	msr	BASEPRI, r3
 8006336:	f3bf 8f6f 	isb	sy
 800633a:	f3bf 8f4f 	dsb	sy
 800633e:	61bb      	str	r3, [r7, #24]
}
 8006340:	bf00      	nop
 8006342:	e7fe      	b.n	8006342 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006346:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800634a:	f023 0301 	bic.w	r3, r3, #1
 800634e:	b2da      	uxtb	r2, r3
 8006350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006352:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006356:	e03a      	b.n	80063ce <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800635e:	f043 0301 	orr.w	r3, r3, #1
 8006362:	b2da      	uxtb	r2, r3
 8006364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006366:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10a      	bne.n	800638e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637c:	f383 8811 	msr	BASEPRI, r3
 8006380:	f3bf 8f6f 	isb	sy
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	617b      	str	r3, [r7, #20]
}
 800638a:	bf00      	nop
 800638c:	e7fe      	b.n	800638c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800638e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006394:	18d1      	adds	r1, r2, r3
 8006396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800639a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800639c:	f7ff ff06 	bl	80061ac <prvInsertTimerInActiveList>
					break;
 80063a0:	e015      	b.n	80063ce <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80063a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d103      	bne.n	80063b8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80063b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063b2:	f000 fbdd 	bl	8006b70 <vPortFree>
 80063b6:	e00a      	b.n	80063ce <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	b2da      	uxtb	r2, r3
 80063c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063ca:	e000      	b.n	80063ce <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80063cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063ce:	4b08      	ldr	r3, [pc, #32]	; (80063f0 <prvProcessReceivedCommands+0x1c0>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	1d39      	adds	r1, r7, #4
 80063d4:	2200      	movs	r2, #0
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7fe fbea 	bl	8004bb0 <xQueueReceive>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	f47f af2a 	bne.w	8006238 <prvProcessReceivedCommands+0x8>
	}
}
 80063e4:	bf00      	nop
 80063e6:	bf00      	nop
 80063e8:	3730      	adds	r7, #48	; 0x30
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	2000107c 	.word	0x2000107c

080063f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b088      	sub	sp, #32
 80063f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063fa:	e048      	b.n	800648e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063fc:	4b2d      	ldr	r3, [pc, #180]	; (80064b4 <prvSwitchTimerLists+0xc0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006406:	4b2b      	ldr	r3, [pc, #172]	; (80064b4 <prvSwitchTimerLists+0xc0>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	3304      	adds	r3, #4
 8006414:	4618      	mov	r0, r3
 8006416:	f7fe f903 	bl	8004620 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b00      	cmp	r3, #0
 800642e:	d02e      	beq.n	800648e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	4413      	add	r3, r2
 8006438:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	429a      	cmp	r2, r3
 8006440:	d90e      	bls.n	8006460 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	68ba      	ldr	r2, [r7, #8]
 8006446:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800644e:	4b19      	ldr	r3, [pc, #100]	; (80064b4 <prvSwitchTimerLists+0xc0>)
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	3304      	adds	r3, #4
 8006456:	4619      	mov	r1, r3
 8006458:	4610      	mov	r0, r2
 800645a:	f7fe f8a8 	bl	80045ae <vListInsert>
 800645e:	e016      	b.n	800648e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006460:	2300      	movs	r3, #0
 8006462:	9300      	str	r3, [sp, #0]
 8006464:	2300      	movs	r3, #0
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	2100      	movs	r1, #0
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7ff fd60 	bl	8005f30 <xTimerGenericCommand>
 8006470:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10a      	bne.n	800648e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647c:	f383 8811 	msr	BASEPRI, r3
 8006480:	f3bf 8f6f 	isb	sy
 8006484:	f3bf 8f4f 	dsb	sy
 8006488:	603b      	str	r3, [r7, #0]
}
 800648a:	bf00      	nop
 800648c:	e7fe      	b.n	800648c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800648e:	4b09      	ldr	r3, [pc, #36]	; (80064b4 <prvSwitchTimerLists+0xc0>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1b1      	bne.n	80063fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006498:	4b06      	ldr	r3, [pc, #24]	; (80064b4 <prvSwitchTimerLists+0xc0>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800649e:	4b06      	ldr	r3, [pc, #24]	; (80064b8 <prvSwitchTimerLists+0xc4>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a04      	ldr	r2, [pc, #16]	; (80064b4 <prvSwitchTimerLists+0xc0>)
 80064a4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80064a6:	4a04      	ldr	r2, [pc, #16]	; (80064b8 <prvSwitchTimerLists+0xc4>)
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	6013      	str	r3, [r2, #0]
}
 80064ac:	bf00      	nop
 80064ae:	3718      	adds	r7, #24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20001074 	.word	0x20001074
 80064b8:	20001078 	.word	0x20001078

080064bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80064c2:	f000 f967 	bl	8006794 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064c6:	4b15      	ldr	r3, [pc, #84]	; (800651c <prvCheckForValidListAndQueue+0x60>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d120      	bne.n	8006510 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064ce:	4814      	ldr	r0, [pc, #80]	; (8006520 <prvCheckForValidListAndQueue+0x64>)
 80064d0:	f7fe f81c 	bl	800450c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064d4:	4813      	ldr	r0, [pc, #76]	; (8006524 <prvCheckForValidListAndQueue+0x68>)
 80064d6:	f7fe f819 	bl	800450c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064da:	4b13      	ldr	r3, [pc, #76]	; (8006528 <prvCheckForValidListAndQueue+0x6c>)
 80064dc:	4a10      	ldr	r2, [pc, #64]	; (8006520 <prvCheckForValidListAndQueue+0x64>)
 80064de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <prvCheckForValidListAndQueue+0x70>)
 80064e2:	4a10      	ldr	r2, [pc, #64]	; (8006524 <prvCheckForValidListAndQueue+0x68>)
 80064e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064e6:	2300      	movs	r3, #0
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	4b11      	ldr	r3, [pc, #68]	; (8006530 <prvCheckForValidListAndQueue+0x74>)
 80064ec:	4a11      	ldr	r2, [pc, #68]	; (8006534 <prvCheckForValidListAndQueue+0x78>)
 80064ee:	2110      	movs	r1, #16
 80064f0:	200a      	movs	r0, #10
 80064f2:	f7fe f927 	bl	8004744 <xQueueGenericCreateStatic>
 80064f6:	4603      	mov	r3, r0
 80064f8:	4a08      	ldr	r2, [pc, #32]	; (800651c <prvCheckForValidListAndQueue+0x60>)
 80064fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064fc:	4b07      	ldr	r3, [pc, #28]	; (800651c <prvCheckForValidListAndQueue+0x60>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d005      	beq.n	8006510 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <prvCheckForValidListAndQueue+0x60>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	490b      	ldr	r1, [pc, #44]	; (8006538 <prvCheckForValidListAndQueue+0x7c>)
 800650a:	4618      	mov	r0, r3
 800650c:	f7fe fd40 	bl	8004f90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006510:	f000 f970 	bl	80067f4 <vPortExitCritical>
}
 8006514:	bf00      	nop
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	2000107c 	.word	0x2000107c
 8006520:	2000104c 	.word	0x2000104c
 8006524:	20001060 	.word	0x20001060
 8006528:	20001074 	.word	0x20001074
 800652c:	20001078 	.word	0x20001078
 8006530:	20001128 	.word	0x20001128
 8006534:	20001088 	.word	0x20001088
 8006538:	08009dec 	.word	0x08009dec

0800653c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	3b04      	subs	r3, #4
 800654c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006554:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	3b04      	subs	r3, #4
 800655a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f023 0201 	bic.w	r2, r3, #1
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	3b04      	subs	r3, #4
 800656a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800656c:	4a0c      	ldr	r2, [pc, #48]	; (80065a0 <pxPortInitialiseStack+0x64>)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	3b14      	subs	r3, #20
 8006576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	3b04      	subs	r3, #4
 8006582:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f06f 0202 	mvn.w	r2, #2
 800658a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	3b20      	subs	r3, #32
 8006590:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006592:	68fb      	ldr	r3, [r7, #12]
}
 8006594:	4618      	mov	r0, r3
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr
 80065a0:	080065a5 	.word	0x080065a5

080065a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80065aa:	2300      	movs	r3, #0
 80065ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065ae:	4b12      	ldr	r3, [pc, #72]	; (80065f8 <prvTaskExitError+0x54>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b6:	d00a      	beq.n	80065ce <prvTaskExitError+0x2a>
	__asm volatile
 80065b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065bc:	f383 8811 	msr	BASEPRI, r3
 80065c0:	f3bf 8f6f 	isb	sy
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	60fb      	str	r3, [r7, #12]
}
 80065ca:	bf00      	nop
 80065cc:	e7fe      	b.n	80065cc <prvTaskExitError+0x28>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	60bb      	str	r3, [r7, #8]
}
 80065e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065e2:	bf00      	nop
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0fc      	beq.n	80065e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
 80065ee:	3714      	adds	r7, #20
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr
 80065f8:	20000020 	.word	0x20000020
 80065fc:	00000000 	.word	0x00000000

08006600 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006600:	4b07      	ldr	r3, [pc, #28]	; (8006620 <pxCurrentTCBConst2>)
 8006602:	6819      	ldr	r1, [r3, #0]
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660a:	f380 8809 	msr	PSP, r0
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f04f 0000 	mov.w	r0, #0
 8006616:	f380 8811 	msr	BASEPRI, r0
 800661a:	4770      	bx	lr
 800661c:	f3af 8000 	nop.w

08006620 <pxCurrentTCBConst2>:
 8006620:	20000b4c 	.word	0x20000b4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop

08006628 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006628:	4808      	ldr	r0, [pc, #32]	; (800664c <prvPortStartFirstTask+0x24>)
 800662a:	6800      	ldr	r0, [r0, #0]
 800662c:	6800      	ldr	r0, [r0, #0]
 800662e:	f380 8808 	msr	MSP, r0
 8006632:	f04f 0000 	mov.w	r0, #0
 8006636:	f380 8814 	msr	CONTROL, r0
 800663a:	b662      	cpsie	i
 800663c:	b661      	cpsie	f
 800663e:	f3bf 8f4f 	dsb	sy
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	df00      	svc	0
 8006648:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800664a:	bf00      	nop
 800664c:	e000ed08 	.word	0xe000ed08

08006650 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006656:	4b46      	ldr	r3, [pc, #280]	; (8006770 <xPortStartScheduler+0x120>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a46      	ldr	r2, [pc, #280]	; (8006774 <xPortStartScheduler+0x124>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d10a      	bne.n	8006676 <xPortStartScheduler+0x26>
	__asm volatile
 8006660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	613b      	str	r3, [r7, #16]
}
 8006672:	bf00      	nop
 8006674:	e7fe      	b.n	8006674 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006676:	4b3e      	ldr	r3, [pc, #248]	; (8006770 <xPortStartScheduler+0x120>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a3f      	ldr	r2, [pc, #252]	; (8006778 <xPortStartScheduler+0x128>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d10a      	bne.n	8006696 <xPortStartScheduler+0x46>
	__asm volatile
 8006680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	60fb      	str	r3, [r7, #12]
}
 8006692:	bf00      	nop
 8006694:	e7fe      	b.n	8006694 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006696:	4b39      	ldr	r3, [pc, #228]	; (800677c <xPortStartScheduler+0x12c>)
 8006698:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	22ff      	movs	r2, #255	; 0xff
 80066a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066b0:	78fb      	ldrb	r3, [r7, #3]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	4b31      	ldr	r3, [pc, #196]	; (8006780 <xPortStartScheduler+0x130>)
 80066bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066be:	4b31      	ldr	r3, [pc, #196]	; (8006784 <xPortStartScheduler+0x134>)
 80066c0:	2207      	movs	r2, #7
 80066c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066c4:	e009      	b.n	80066da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80066c6:	4b2f      	ldr	r3, [pc, #188]	; (8006784 <xPortStartScheduler+0x134>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	4a2d      	ldr	r2, [pc, #180]	; (8006784 <xPortStartScheduler+0x134>)
 80066ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066d0:	78fb      	ldrb	r3, [r7, #3]
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066da:	78fb      	ldrb	r3, [r7, #3]
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066e2:	2b80      	cmp	r3, #128	; 0x80
 80066e4:	d0ef      	beq.n	80066c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80066e6:	4b27      	ldr	r3, [pc, #156]	; (8006784 <xPortStartScheduler+0x134>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f1c3 0307 	rsb	r3, r3, #7
 80066ee:	2b04      	cmp	r3, #4
 80066f0:	d00a      	beq.n	8006708 <xPortStartScheduler+0xb8>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	60bb      	str	r3, [r7, #8]
}
 8006704:	bf00      	nop
 8006706:	e7fe      	b.n	8006706 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006708:	4b1e      	ldr	r3, [pc, #120]	; (8006784 <xPortStartScheduler+0x134>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	021b      	lsls	r3, r3, #8
 800670e:	4a1d      	ldr	r2, [pc, #116]	; (8006784 <xPortStartScheduler+0x134>)
 8006710:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006712:	4b1c      	ldr	r3, [pc, #112]	; (8006784 <xPortStartScheduler+0x134>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800671a:	4a1a      	ldr	r2, [pc, #104]	; (8006784 <xPortStartScheduler+0x134>)
 800671c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	b2da      	uxtb	r2, r3
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006726:	4b18      	ldr	r3, [pc, #96]	; (8006788 <xPortStartScheduler+0x138>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a17      	ldr	r2, [pc, #92]	; (8006788 <xPortStartScheduler+0x138>)
 800672c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006730:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006732:	4b15      	ldr	r3, [pc, #84]	; (8006788 <xPortStartScheduler+0x138>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a14      	ldr	r2, [pc, #80]	; (8006788 <xPortStartScheduler+0x138>)
 8006738:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800673c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800673e:	f000 f8dd 	bl	80068fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006742:	4b12      	ldr	r3, [pc, #72]	; (800678c <xPortStartScheduler+0x13c>)
 8006744:	2200      	movs	r2, #0
 8006746:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006748:	f000 f8fc 	bl	8006944 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800674c:	4b10      	ldr	r3, [pc, #64]	; (8006790 <xPortStartScheduler+0x140>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a0f      	ldr	r2, [pc, #60]	; (8006790 <xPortStartScheduler+0x140>)
 8006752:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006756:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006758:	f7ff ff66 	bl	8006628 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800675c:	f7ff f848 	bl	80057f0 <vTaskSwitchContext>
	prvTaskExitError();
 8006760:	f7ff ff20 	bl	80065a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	e000ed00 	.word	0xe000ed00
 8006774:	410fc271 	.word	0x410fc271
 8006778:	410fc270 	.word	0x410fc270
 800677c:	e000e400 	.word	0xe000e400
 8006780:	20001178 	.word	0x20001178
 8006784:	2000117c 	.word	0x2000117c
 8006788:	e000ed20 	.word	0xe000ed20
 800678c:	20000020 	.word	0x20000020
 8006790:	e000ef34 	.word	0xe000ef34

08006794 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
	__asm volatile
 800679a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679e:	f383 8811 	msr	BASEPRI, r3
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	607b      	str	r3, [r7, #4]
}
 80067ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80067ae:	4b0f      	ldr	r3, [pc, #60]	; (80067ec <vPortEnterCritical+0x58>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	3301      	adds	r3, #1
 80067b4:	4a0d      	ldr	r2, [pc, #52]	; (80067ec <vPortEnterCritical+0x58>)
 80067b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80067b8:	4b0c      	ldr	r3, [pc, #48]	; (80067ec <vPortEnterCritical+0x58>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d10f      	bne.n	80067e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067c0:	4b0b      	ldr	r3, [pc, #44]	; (80067f0 <vPortEnterCritical+0x5c>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80067ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	603b      	str	r3, [r7, #0]
}
 80067dc:	bf00      	nop
 80067de:	e7fe      	b.n	80067de <vPortEnterCritical+0x4a>
	}
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	20000020 	.word	0x20000020
 80067f0:	e000ed04 	.word	0xe000ed04

080067f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067fa:	4b12      	ldr	r3, [pc, #72]	; (8006844 <vPortExitCritical+0x50>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10a      	bne.n	8006818 <vPortExitCritical+0x24>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	607b      	str	r3, [r7, #4]
}
 8006814:	bf00      	nop
 8006816:	e7fe      	b.n	8006816 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006818:	4b0a      	ldr	r3, [pc, #40]	; (8006844 <vPortExitCritical+0x50>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3b01      	subs	r3, #1
 800681e:	4a09      	ldr	r2, [pc, #36]	; (8006844 <vPortExitCritical+0x50>)
 8006820:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006822:	4b08      	ldr	r3, [pc, #32]	; (8006844 <vPortExitCritical+0x50>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d105      	bne.n	8006836 <vPortExitCritical+0x42>
 800682a:	2300      	movs	r3, #0
 800682c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	f383 8811 	msr	BASEPRI, r3
}
 8006834:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006836:	bf00      	nop
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	20000020 	.word	0x20000020
	...

08006850 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006850:	f3ef 8009 	mrs	r0, PSP
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	4b15      	ldr	r3, [pc, #84]	; (80068b0 <pxCurrentTCBConst>)
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	f01e 0f10 	tst.w	lr, #16
 8006860:	bf08      	it	eq
 8006862:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006866:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686a:	6010      	str	r0, [r2, #0]
 800686c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006870:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006874:	f380 8811 	msr	BASEPRI, r0
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f7fe ffb6 	bl	80057f0 <vTaskSwitchContext>
 8006884:	f04f 0000 	mov.w	r0, #0
 8006888:	f380 8811 	msr	BASEPRI, r0
 800688c:	bc09      	pop	{r0, r3}
 800688e:	6819      	ldr	r1, [r3, #0]
 8006890:	6808      	ldr	r0, [r1, #0]
 8006892:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006896:	f01e 0f10 	tst.w	lr, #16
 800689a:	bf08      	it	eq
 800689c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80068a0:	f380 8809 	msr	PSP, r0
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	f3af 8000 	nop.w

080068b0 <pxCurrentTCBConst>:
 80068b0:	20000b4c 	.word	0x20000b4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop

080068b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
	__asm volatile
 80068be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	607b      	str	r3, [r7, #4]
}
 80068d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80068d2:	f7fe fed3 	bl	800567c <xTaskIncrementTick>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d003      	beq.n	80068e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80068dc:	4b06      	ldr	r3, [pc, #24]	; (80068f8 <xPortSysTickHandler+0x40>)
 80068de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068e2:	601a      	str	r2, [r3, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	f383 8811 	msr	BASEPRI, r3
}
 80068ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068f0:	bf00      	nop
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	e000ed04 	.word	0xe000ed04

080068fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068fc:	b480      	push	{r7}
 80068fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006900:	4b0b      	ldr	r3, [pc, #44]	; (8006930 <vPortSetupTimerInterrupt+0x34>)
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006906:	4b0b      	ldr	r3, [pc, #44]	; (8006934 <vPortSetupTimerInterrupt+0x38>)
 8006908:	2200      	movs	r2, #0
 800690a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800690c:	4b0a      	ldr	r3, [pc, #40]	; (8006938 <vPortSetupTimerInterrupt+0x3c>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a0a      	ldr	r2, [pc, #40]	; (800693c <vPortSetupTimerInterrupt+0x40>)
 8006912:	fba2 2303 	umull	r2, r3, r2, r3
 8006916:	099b      	lsrs	r3, r3, #6
 8006918:	4a09      	ldr	r2, [pc, #36]	; (8006940 <vPortSetupTimerInterrupt+0x44>)
 800691a:	3b01      	subs	r3, #1
 800691c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800691e:	4b04      	ldr	r3, [pc, #16]	; (8006930 <vPortSetupTimerInterrupt+0x34>)
 8006920:	2207      	movs	r2, #7
 8006922:	601a      	str	r2, [r3, #0]
}
 8006924:	bf00      	nop
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	e000e010 	.word	0xe000e010
 8006934:	e000e018 	.word	0xe000e018
 8006938:	20000000 	.word	0x20000000
 800693c:	10624dd3 	.word	0x10624dd3
 8006940:	e000e014 	.word	0xe000e014

08006944 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006944:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006954 <vPortEnableVFP+0x10>
 8006948:	6801      	ldr	r1, [r0, #0]
 800694a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800694e:	6001      	str	r1, [r0, #0]
 8006950:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006952:	bf00      	nop
 8006954:	e000ed88 	.word	0xe000ed88

08006958 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800695e:	f3ef 8305 	mrs	r3, IPSR
 8006962:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2b0f      	cmp	r3, #15
 8006968:	d914      	bls.n	8006994 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800696a:	4a17      	ldr	r2, [pc, #92]	; (80069c8 <vPortValidateInterruptPriority+0x70>)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4413      	add	r3, r2
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006974:	4b15      	ldr	r3, [pc, #84]	; (80069cc <vPortValidateInterruptPriority+0x74>)
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	7afa      	ldrb	r2, [r7, #11]
 800697a:	429a      	cmp	r2, r3
 800697c:	d20a      	bcs.n	8006994 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	607b      	str	r3, [r7, #4]
}
 8006990:	bf00      	nop
 8006992:	e7fe      	b.n	8006992 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006994:	4b0e      	ldr	r3, [pc, #56]	; (80069d0 <vPortValidateInterruptPriority+0x78>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800699c:	4b0d      	ldr	r3, [pc, #52]	; (80069d4 <vPortValidateInterruptPriority+0x7c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d90a      	bls.n	80069ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80069a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a8:	f383 8811 	msr	BASEPRI, r3
 80069ac:	f3bf 8f6f 	isb	sy
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	603b      	str	r3, [r7, #0]
}
 80069b6:	bf00      	nop
 80069b8:	e7fe      	b.n	80069b8 <vPortValidateInterruptPriority+0x60>
	}
 80069ba:	bf00      	nop
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	e000e3f0 	.word	0xe000e3f0
 80069cc:	20001178 	.word	0x20001178
 80069d0:	e000ed0c 	.word	0xe000ed0c
 80069d4:	2000117c 	.word	0x2000117c

080069d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b08a      	sub	sp, #40	; 0x28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80069e0:	2300      	movs	r3, #0
 80069e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80069e4:	f7fe fd8e 	bl	8005504 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80069e8:	4b5b      	ldr	r3, [pc, #364]	; (8006b58 <pvPortMalloc+0x180>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80069f0:	f000 f920 	bl	8006c34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069f4:	4b59      	ldr	r3, [pc, #356]	; (8006b5c <pvPortMalloc+0x184>)
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4013      	ands	r3, r2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f040 8093 	bne.w	8006b28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d01d      	beq.n	8006a44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006a08:	2208      	movs	r2, #8
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f003 0307 	and.w	r3, r3, #7
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d014      	beq.n	8006a44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f023 0307 	bic.w	r3, r3, #7
 8006a20:	3308      	adds	r3, #8
 8006a22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f003 0307 	and.w	r3, r3, #7
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00a      	beq.n	8006a44 <pvPortMalloc+0x6c>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	617b      	str	r3, [r7, #20]
}
 8006a40:	bf00      	nop
 8006a42:	e7fe      	b.n	8006a42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d06e      	beq.n	8006b28 <pvPortMalloc+0x150>
 8006a4a:	4b45      	ldr	r3, [pc, #276]	; (8006b60 <pvPortMalloc+0x188>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d869      	bhi.n	8006b28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a54:	4b43      	ldr	r3, [pc, #268]	; (8006b64 <pvPortMalloc+0x18c>)
 8006a56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a58:	4b42      	ldr	r3, [pc, #264]	; (8006b64 <pvPortMalloc+0x18c>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a5e:	e004      	b.n	8006a6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d903      	bls.n	8006a7c <pvPortMalloc+0xa4>
 8006a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1f1      	bne.n	8006a60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a7c:	4b36      	ldr	r3, [pc, #216]	; (8006b58 <pvPortMalloc+0x180>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d050      	beq.n	8006b28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a86:	6a3b      	ldr	r3, [r7, #32]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2208      	movs	r2, #8
 8006a8c:	4413      	add	r3, r2
 8006a8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	1ad2      	subs	r2, r2, r3
 8006aa0:	2308      	movs	r3, #8
 8006aa2:	005b      	lsls	r3, r3, #1
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d91f      	bls.n	8006ae8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4413      	add	r3, r2
 8006aae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00a      	beq.n	8006ad0 <pvPortMalloc+0xf8>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	613b      	str	r3, [r7, #16]
}
 8006acc:	bf00      	nop
 8006ace:	e7fe      	b.n	8006ace <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	1ad2      	subs	r2, r2, r3
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006ae2:	69b8      	ldr	r0, [r7, #24]
 8006ae4:	f000 f908 	bl	8006cf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ae8:	4b1d      	ldr	r3, [pc, #116]	; (8006b60 <pvPortMalloc+0x188>)
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	4a1b      	ldr	r2, [pc, #108]	; (8006b60 <pvPortMalloc+0x188>)
 8006af4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006af6:	4b1a      	ldr	r3, [pc, #104]	; (8006b60 <pvPortMalloc+0x188>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b1b      	ldr	r3, [pc, #108]	; (8006b68 <pvPortMalloc+0x190>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d203      	bcs.n	8006b0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b02:	4b17      	ldr	r3, [pc, #92]	; (8006b60 <pvPortMalloc+0x188>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a18      	ldr	r2, [pc, #96]	; (8006b68 <pvPortMalloc+0x190>)
 8006b08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0c:	685a      	ldr	r2, [r3, #4]
 8006b0e:	4b13      	ldr	r3, [pc, #76]	; (8006b5c <pvPortMalloc+0x184>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	431a      	orrs	r2, r3
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006b1e:	4b13      	ldr	r3, [pc, #76]	; (8006b6c <pvPortMalloc+0x194>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3301      	adds	r3, #1
 8006b24:	4a11      	ldr	r2, [pc, #68]	; (8006b6c <pvPortMalloc+0x194>)
 8006b26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b28:	f7fe fcfa 	bl	8005520 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	f003 0307 	and.w	r3, r3, #7
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00a      	beq.n	8006b4c <pvPortMalloc+0x174>
	__asm volatile
 8006b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3a:	f383 8811 	msr	BASEPRI, r3
 8006b3e:	f3bf 8f6f 	isb	sy
 8006b42:	f3bf 8f4f 	dsb	sy
 8006b46:	60fb      	str	r3, [r7, #12]
}
 8006b48:	bf00      	nop
 8006b4a:	e7fe      	b.n	8006b4a <pvPortMalloc+0x172>
	return pvReturn;
 8006b4c:	69fb      	ldr	r3, [r7, #28]
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3728      	adds	r7, #40	; 0x28
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	20011188 	.word	0x20011188
 8006b5c:	2001119c 	.word	0x2001119c
 8006b60:	2001118c 	.word	0x2001118c
 8006b64:	20011180 	.word	0x20011180
 8006b68:	20011190 	.word	0x20011190
 8006b6c:	20011194 	.word	0x20011194

08006b70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b086      	sub	sp, #24
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d04d      	beq.n	8006c1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b82:	2308      	movs	r3, #8
 8006b84:	425b      	negs	r3, r3
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	4413      	add	r3, r2
 8006b8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	685a      	ldr	r2, [r3, #4]
 8006b94:	4b24      	ldr	r3, [pc, #144]	; (8006c28 <vPortFree+0xb8>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4013      	ands	r3, r2
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10a      	bne.n	8006bb4 <vPortFree+0x44>
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	60fb      	str	r3, [r7, #12]
}
 8006bb0:	bf00      	nop
 8006bb2:	e7fe      	b.n	8006bb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00a      	beq.n	8006bd2 <vPortFree+0x62>
	__asm volatile
 8006bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc0:	f383 8811 	msr	BASEPRI, r3
 8006bc4:	f3bf 8f6f 	isb	sy
 8006bc8:	f3bf 8f4f 	dsb	sy
 8006bcc:	60bb      	str	r3, [r7, #8]
}
 8006bce:	bf00      	nop
 8006bd0:	e7fe      	b.n	8006bd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	4b14      	ldr	r3, [pc, #80]	; (8006c28 <vPortFree+0xb8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d01e      	beq.n	8006c1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d11a      	bne.n	8006c1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	685a      	ldr	r2, [r3, #4]
 8006bec:	4b0e      	ldr	r3, [pc, #56]	; (8006c28 <vPortFree+0xb8>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	43db      	mvns	r3, r3
 8006bf2:	401a      	ands	r2, r3
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006bf8:	f7fe fc84 	bl	8005504 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	685a      	ldr	r2, [r3, #4]
 8006c00:	4b0a      	ldr	r3, [pc, #40]	; (8006c2c <vPortFree+0xbc>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4413      	add	r3, r2
 8006c06:	4a09      	ldr	r2, [pc, #36]	; (8006c2c <vPortFree+0xbc>)
 8006c08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c0a:	6938      	ldr	r0, [r7, #16]
 8006c0c:	f000 f874 	bl	8006cf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c10:	4b07      	ldr	r3, [pc, #28]	; (8006c30 <vPortFree+0xc0>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3301      	adds	r3, #1
 8006c16:	4a06      	ldr	r2, [pc, #24]	; (8006c30 <vPortFree+0xc0>)
 8006c18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006c1a:	f7fe fc81 	bl	8005520 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c1e:	bf00      	nop
 8006c20:	3718      	adds	r7, #24
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	2001119c 	.word	0x2001119c
 8006c2c:	2001118c 	.word	0x2001118c
 8006c30:	20011198 	.word	0x20011198

08006c34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c40:	4b27      	ldr	r3, [pc, #156]	; (8006ce0 <prvHeapInit+0xac>)
 8006c42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f003 0307 	and.w	r3, r3, #7
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d00c      	beq.n	8006c68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	3307      	adds	r3, #7
 8006c52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 0307 	bic.w	r3, r3, #7
 8006c5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c5c:	68ba      	ldr	r2, [r7, #8]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	4a1f      	ldr	r2, [pc, #124]	; (8006ce0 <prvHeapInit+0xac>)
 8006c64:	4413      	add	r3, r2
 8006c66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c6c:	4a1d      	ldr	r2, [pc, #116]	; (8006ce4 <prvHeapInit+0xb0>)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c72:	4b1c      	ldr	r3, [pc, #112]	; (8006ce4 <prvHeapInit+0xb0>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68ba      	ldr	r2, [r7, #8]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c80:	2208      	movs	r2, #8
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	1a9b      	subs	r3, r3, r2
 8006c86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f023 0307 	bic.w	r3, r3, #7
 8006c8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4a15      	ldr	r2, [pc, #84]	; (8006ce8 <prvHeapInit+0xb4>)
 8006c94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c96:	4b14      	ldr	r3, [pc, #80]	; (8006ce8 <prvHeapInit+0xb4>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c9e:	4b12      	ldr	r3, [pc, #72]	; (8006ce8 <prvHeapInit+0xb4>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	1ad2      	subs	r2, r2, r3
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006cb4:	4b0c      	ldr	r3, [pc, #48]	; (8006ce8 <prvHeapInit+0xb4>)
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	4a0a      	ldr	r2, [pc, #40]	; (8006cec <prvHeapInit+0xb8>)
 8006cc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	4a09      	ldr	r2, [pc, #36]	; (8006cf0 <prvHeapInit+0xbc>)
 8006cca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ccc:	4b09      	ldr	r3, [pc, #36]	; (8006cf4 <prvHeapInit+0xc0>)
 8006cce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006cd2:	601a      	str	r2, [r3, #0]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	20001180 	.word	0x20001180
 8006ce4:	20011180 	.word	0x20011180
 8006ce8:	20011188 	.word	0x20011188
 8006cec:	20011190 	.word	0x20011190
 8006cf0:	2001118c 	.word	0x2001118c
 8006cf4:	2001119c 	.word	0x2001119c

08006cf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d00:	4b28      	ldr	r3, [pc, #160]	; (8006da4 <prvInsertBlockIntoFreeList+0xac>)
 8006d02:	60fb      	str	r3, [r7, #12]
 8006d04:	e002      	b.n	8006d0c <prvInsertBlockIntoFreeList+0x14>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	60fb      	str	r3, [r7, #12]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d8f7      	bhi.n	8006d06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	4413      	add	r3, r2
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d108      	bne.n	8006d3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	441a      	add	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	68ba      	ldr	r2, [r7, #8]
 8006d44:	441a      	add	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d118      	bne.n	8006d80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	4b15      	ldr	r3, [pc, #84]	; (8006da8 <prvInsertBlockIntoFreeList+0xb0>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d00d      	beq.n	8006d76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685a      	ldr	r2, [r3, #4]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	441a      	add	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	601a      	str	r2, [r3, #0]
 8006d74:	e008      	b.n	8006d88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d76:	4b0c      	ldr	r3, [pc, #48]	; (8006da8 <prvInsertBlockIntoFreeList+0xb0>)
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	601a      	str	r2, [r3, #0]
 8006d7e:	e003      	b.n	8006d88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d002      	beq.n	8006d96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d96:	bf00      	nop
 8006d98:	3714      	adds	r7, #20
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	20011180 	.word	0x20011180
 8006da8:	20011188 	.word	0x20011188

08006dac <__errno>:
 8006dac:	4b01      	ldr	r3, [pc, #4]	; (8006db4 <__errno+0x8>)
 8006dae:	6818      	ldr	r0, [r3, #0]
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	20000024 	.word	0x20000024

08006db8 <std>:
 8006db8:	2300      	movs	r3, #0
 8006dba:	b510      	push	{r4, lr}
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	e9c0 3300 	strd	r3, r3, [r0]
 8006dc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dc6:	6083      	str	r3, [r0, #8]
 8006dc8:	8181      	strh	r1, [r0, #12]
 8006dca:	6643      	str	r3, [r0, #100]	; 0x64
 8006dcc:	81c2      	strh	r2, [r0, #14]
 8006dce:	6183      	str	r3, [r0, #24]
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	2208      	movs	r2, #8
 8006dd4:	305c      	adds	r0, #92	; 0x5c
 8006dd6:	f000 f923 	bl	8007020 <memset>
 8006dda:	4b05      	ldr	r3, [pc, #20]	; (8006df0 <std+0x38>)
 8006ddc:	6263      	str	r3, [r4, #36]	; 0x24
 8006dde:	4b05      	ldr	r3, [pc, #20]	; (8006df4 <std+0x3c>)
 8006de0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006de2:	4b05      	ldr	r3, [pc, #20]	; (8006df8 <std+0x40>)
 8006de4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006de6:	4b05      	ldr	r3, [pc, #20]	; (8006dfc <std+0x44>)
 8006de8:	6224      	str	r4, [r4, #32]
 8006dea:	6323      	str	r3, [r4, #48]	; 0x30
 8006dec:	bd10      	pop	{r4, pc}
 8006dee:	bf00      	nop
 8006df0:	08007c21 	.word	0x08007c21
 8006df4:	08007c43 	.word	0x08007c43
 8006df8:	08007c7b 	.word	0x08007c7b
 8006dfc:	08007c9f 	.word	0x08007c9f

08006e00 <_cleanup_r>:
 8006e00:	4901      	ldr	r1, [pc, #4]	; (8006e08 <_cleanup_r+0x8>)
 8006e02:	f000 b8af 	b.w	8006f64 <_fwalk_reent>
 8006e06:	bf00      	nop
 8006e08:	08008af1 	.word	0x08008af1

08006e0c <__sfmoreglue>:
 8006e0c:	b570      	push	{r4, r5, r6, lr}
 8006e0e:	2268      	movs	r2, #104	; 0x68
 8006e10:	1e4d      	subs	r5, r1, #1
 8006e12:	4355      	muls	r5, r2
 8006e14:	460e      	mov	r6, r1
 8006e16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e1a:	f000 f975 	bl	8007108 <_malloc_r>
 8006e1e:	4604      	mov	r4, r0
 8006e20:	b140      	cbz	r0, 8006e34 <__sfmoreglue+0x28>
 8006e22:	2100      	movs	r1, #0
 8006e24:	e9c0 1600 	strd	r1, r6, [r0]
 8006e28:	300c      	adds	r0, #12
 8006e2a:	60a0      	str	r0, [r4, #8]
 8006e2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e30:	f000 f8f6 	bl	8007020 <memset>
 8006e34:	4620      	mov	r0, r4
 8006e36:	bd70      	pop	{r4, r5, r6, pc}

08006e38 <__sfp_lock_acquire>:
 8006e38:	4801      	ldr	r0, [pc, #4]	; (8006e40 <__sfp_lock_acquire+0x8>)
 8006e3a:	f000 b8d8 	b.w	8006fee <__retarget_lock_acquire_recursive>
 8006e3e:	bf00      	nop
 8006e40:	200111a1 	.word	0x200111a1

08006e44 <__sfp_lock_release>:
 8006e44:	4801      	ldr	r0, [pc, #4]	; (8006e4c <__sfp_lock_release+0x8>)
 8006e46:	f000 b8d3 	b.w	8006ff0 <__retarget_lock_release_recursive>
 8006e4a:	bf00      	nop
 8006e4c:	200111a1 	.word	0x200111a1

08006e50 <__sinit_lock_acquire>:
 8006e50:	4801      	ldr	r0, [pc, #4]	; (8006e58 <__sinit_lock_acquire+0x8>)
 8006e52:	f000 b8cc 	b.w	8006fee <__retarget_lock_acquire_recursive>
 8006e56:	bf00      	nop
 8006e58:	200111a2 	.word	0x200111a2

08006e5c <__sinit_lock_release>:
 8006e5c:	4801      	ldr	r0, [pc, #4]	; (8006e64 <__sinit_lock_release+0x8>)
 8006e5e:	f000 b8c7 	b.w	8006ff0 <__retarget_lock_release_recursive>
 8006e62:	bf00      	nop
 8006e64:	200111a2 	.word	0x200111a2

08006e68 <__sinit>:
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	4604      	mov	r4, r0
 8006e6c:	f7ff fff0 	bl	8006e50 <__sinit_lock_acquire>
 8006e70:	69a3      	ldr	r3, [r4, #24]
 8006e72:	b11b      	cbz	r3, 8006e7c <__sinit+0x14>
 8006e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e78:	f7ff bff0 	b.w	8006e5c <__sinit_lock_release>
 8006e7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e80:	6523      	str	r3, [r4, #80]	; 0x50
 8006e82:	4b13      	ldr	r3, [pc, #76]	; (8006ed0 <__sinit+0x68>)
 8006e84:	4a13      	ldr	r2, [pc, #76]	; (8006ed4 <__sinit+0x6c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e8a:	42a3      	cmp	r3, r4
 8006e8c:	bf04      	itt	eq
 8006e8e:	2301      	moveq	r3, #1
 8006e90:	61a3      	streq	r3, [r4, #24]
 8006e92:	4620      	mov	r0, r4
 8006e94:	f000 f820 	bl	8006ed8 <__sfp>
 8006e98:	6060      	str	r0, [r4, #4]
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f000 f81c 	bl	8006ed8 <__sfp>
 8006ea0:	60a0      	str	r0, [r4, #8]
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	f000 f818 	bl	8006ed8 <__sfp>
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	60e0      	str	r0, [r4, #12]
 8006eac:	2104      	movs	r1, #4
 8006eae:	6860      	ldr	r0, [r4, #4]
 8006eb0:	f7ff ff82 	bl	8006db8 <std>
 8006eb4:	68a0      	ldr	r0, [r4, #8]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	2109      	movs	r1, #9
 8006eba:	f7ff ff7d 	bl	8006db8 <std>
 8006ebe:	68e0      	ldr	r0, [r4, #12]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	2112      	movs	r1, #18
 8006ec4:	f7ff ff78 	bl	8006db8 <std>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	61a3      	str	r3, [r4, #24]
 8006ecc:	e7d2      	b.n	8006e74 <__sinit+0xc>
 8006ece:	bf00      	nop
 8006ed0:	08009f8c 	.word	0x08009f8c
 8006ed4:	08006e01 	.word	0x08006e01

08006ed8 <__sfp>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	4607      	mov	r7, r0
 8006edc:	f7ff ffac 	bl	8006e38 <__sfp_lock_acquire>
 8006ee0:	4b1e      	ldr	r3, [pc, #120]	; (8006f5c <__sfp+0x84>)
 8006ee2:	681e      	ldr	r6, [r3, #0]
 8006ee4:	69b3      	ldr	r3, [r6, #24]
 8006ee6:	b913      	cbnz	r3, 8006eee <__sfp+0x16>
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7ff ffbd 	bl	8006e68 <__sinit>
 8006eee:	3648      	adds	r6, #72	; 0x48
 8006ef0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	d503      	bpl.n	8006f00 <__sfp+0x28>
 8006ef8:	6833      	ldr	r3, [r6, #0]
 8006efa:	b30b      	cbz	r3, 8006f40 <__sfp+0x68>
 8006efc:	6836      	ldr	r6, [r6, #0]
 8006efe:	e7f7      	b.n	8006ef0 <__sfp+0x18>
 8006f00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f04:	b9d5      	cbnz	r5, 8006f3c <__sfp+0x64>
 8006f06:	4b16      	ldr	r3, [pc, #88]	; (8006f60 <__sfp+0x88>)
 8006f08:	60e3      	str	r3, [r4, #12]
 8006f0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f0e:	6665      	str	r5, [r4, #100]	; 0x64
 8006f10:	f000 f86c 	bl	8006fec <__retarget_lock_init_recursive>
 8006f14:	f7ff ff96 	bl	8006e44 <__sfp_lock_release>
 8006f18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f20:	6025      	str	r5, [r4, #0]
 8006f22:	61a5      	str	r5, [r4, #24]
 8006f24:	2208      	movs	r2, #8
 8006f26:	4629      	mov	r1, r5
 8006f28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f2c:	f000 f878 	bl	8007020 <memset>
 8006f30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f38:	4620      	mov	r0, r4
 8006f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f3c:	3468      	adds	r4, #104	; 0x68
 8006f3e:	e7d9      	b.n	8006ef4 <__sfp+0x1c>
 8006f40:	2104      	movs	r1, #4
 8006f42:	4638      	mov	r0, r7
 8006f44:	f7ff ff62 	bl	8006e0c <__sfmoreglue>
 8006f48:	4604      	mov	r4, r0
 8006f4a:	6030      	str	r0, [r6, #0]
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d1d5      	bne.n	8006efc <__sfp+0x24>
 8006f50:	f7ff ff78 	bl	8006e44 <__sfp_lock_release>
 8006f54:	230c      	movs	r3, #12
 8006f56:	603b      	str	r3, [r7, #0]
 8006f58:	e7ee      	b.n	8006f38 <__sfp+0x60>
 8006f5a:	bf00      	nop
 8006f5c:	08009f8c 	.word	0x08009f8c
 8006f60:	ffff0001 	.word	0xffff0001

08006f64 <_fwalk_reent>:
 8006f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f68:	4606      	mov	r6, r0
 8006f6a:	4688      	mov	r8, r1
 8006f6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f70:	2700      	movs	r7, #0
 8006f72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f76:	f1b9 0901 	subs.w	r9, r9, #1
 8006f7a:	d505      	bpl.n	8006f88 <_fwalk_reent+0x24>
 8006f7c:	6824      	ldr	r4, [r4, #0]
 8006f7e:	2c00      	cmp	r4, #0
 8006f80:	d1f7      	bne.n	8006f72 <_fwalk_reent+0xe>
 8006f82:	4638      	mov	r0, r7
 8006f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f88:	89ab      	ldrh	r3, [r5, #12]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d907      	bls.n	8006f9e <_fwalk_reent+0x3a>
 8006f8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f92:	3301      	adds	r3, #1
 8006f94:	d003      	beq.n	8006f9e <_fwalk_reent+0x3a>
 8006f96:	4629      	mov	r1, r5
 8006f98:	4630      	mov	r0, r6
 8006f9a:	47c0      	blx	r8
 8006f9c:	4307      	orrs	r7, r0
 8006f9e:	3568      	adds	r5, #104	; 0x68
 8006fa0:	e7e9      	b.n	8006f76 <_fwalk_reent+0x12>
	...

08006fa4 <__libc_init_array>:
 8006fa4:	b570      	push	{r4, r5, r6, lr}
 8006fa6:	4d0d      	ldr	r5, [pc, #52]	; (8006fdc <__libc_init_array+0x38>)
 8006fa8:	4c0d      	ldr	r4, [pc, #52]	; (8006fe0 <__libc_init_array+0x3c>)
 8006faa:	1b64      	subs	r4, r4, r5
 8006fac:	10a4      	asrs	r4, r4, #2
 8006fae:	2600      	movs	r6, #0
 8006fb0:	42a6      	cmp	r6, r4
 8006fb2:	d109      	bne.n	8006fc8 <__libc_init_array+0x24>
 8006fb4:	4d0b      	ldr	r5, [pc, #44]	; (8006fe4 <__libc_init_array+0x40>)
 8006fb6:	4c0c      	ldr	r4, [pc, #48]	; (8006fe8 <__libc_init_array+0x44>)
 8006fb8:	f002 fe8c 	bl	8009cd4 <_init>
 8006fbc:	1b64      	subs	r4, r4, r5
 8006fbe:	10a4      	asrs	r4, r4, #2
 8006fc0:	2600      	movs	r6, #0
 8006fc2:	42a6      	cmp	r6, r4
 8006fc4:	d105      	bne.n	8006fd2 <__libc_init_array+0x2e>
 8006fc6:	bd70      	pop	{r4, r5, r6, pc}
 8006fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fcc:	4798      	blx	r3
 8006fce:	3601      	adds	r6, #1
 8006fd0:	e7ee      	b.n	8006fb0 <__libc_init_array+0xc>
 8006fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fd6:	4798      	blx	r3
 8006fd8:	3601      	adds	r6, #1
 8006fda:	e7f2      	b.n	8006fc2 <__libc_init_array+0x1e>
 8006fdc:	0800a30c 	.word	0x0800a30c
 8006fe0:	0800a30c 	.word	0x0800a30c
 8006fe4:	0800a30c 	.word	0x0800a30c
 8006fe8:	0800a310 	.word	0x0800a310

08006fec <__retarget_lock_init_recursive>:
 8006fec:	4770      	bx	lr

08006fee <__retarget_lock_acquire_recursive>:
 8006fee:	4770      	bx	lr

08006ff0 <__retarget_lock_release_recursive>:
 8006ff0:	4770      	bx	lr
	...

08006ff4 <malloc>:
 8006ff4:	4b02      	ldr	r3, [pc, #8]	; (8007000 <malloc+0xc>)
 8006ff6:	4601      	mov	r1, r0
 8006ff8:	6818      	ldr	r0, [r3, #0]
 8006ffa:	f000 b885 	b.w	8007108 <_malloc_r>
 8006ffe:	bf00      	nop
 8007000:	20000024 	.word	0x20000024

08007004 <memcpy>:
 8007004:	440a      	add	r2, r1
 8007006:	4291      	cmp	r1, r2
 8007008:	f100 33ff 	add.w	r3, r0, #4294967295
 800700c:	d100      	bne.n	8007010 <memcpy+0xc>
 800700e:	4770      	bx	lr
 8007010:	b510      	push	{r4, lr}
 8007012:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007016:	f803 4f01 	strb.w	r4, [r3, #1]!
 800701a:	4291      	cmp	r1, r2
 800701c:	d1f9      	bne.n	8007012 <memcpy+0xe>
 800701e:	bd10      	pop	{r4, pc}

08007020 <memset>:
 8007020:	4402      	add	r2, r0
 8007022:	4603      	mov	r3, r0
 8007024:	4293      	cmp	r3, r2
 8007026:	d100      	bne.n	800702a <memset+0xa>
 8007028:	4770      	bx	lr
 800702a:	f803 1b01 	strb.w	r1, [r3], #1
 800702e:	e7f9      	b.n	8007024 <memset+0x4>

08007030 <_free_r>:
 8007030:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007032:	2900      	cmp	r1, #0
 8007034:	d044      	beq.n	80070c0 <_free_r+0x90>
 8007036:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800703a:	9001      	str	r0, [sp, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	f1a1 0404 	sub.w	r4, r1, #4
 8007042:	bfb8      	it	lt
 8007044:	18e4      	addlt	r4, r4, r3
 8007046:	f001 fda5 	bl	8008b94 <__malloc_lock>
 800704a:	4a1e      	ldr	r2, [pc, #120]	; (80070c4 <_free_r+0x94>)
 800704c:	9801      	ldr	r0, [sp, #4]
 800704e:	6813      	ldr	r3, [r2, #0]
 8007050:	b933      	cbnz	r3, 8007060 <_free_r+0x30>
 8007052:	6063      	str	r3, [r4, #4]
 8007054:	6014      	str	r4, [r2, #0]
 8007056:	b003      	add	sp, #12
 8007058:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800705c:	f001 bda0 	b.w	8008ba0 <__malloc_unlock>
 8007060:	42a3      	cmp	r3, r4
 8007062:	d908      	bls.n	8007076 <_free_r+0x46>
 8007064:	6825      	ldr	r5, [r4, #0]
 8007066:	1961      	adds	r1, r4, r5
 8007068:	428b      	cmp	r3, r1
 800706a:	bf01      	itttt	eq
 800706c:	6819      	ldreq	r1, [r3, #0]
 800706e:	685b      	ldreq	r3, [r3, #4]
 8007070:	1949      	addeq	r1, r1, r5
 8007072:	6021      	streq	r1, [r4, #0]
 8007074:	e7ed      	b.n	8007052 <_free_r+0x22>
 8007076:	461a      	mov	r2, r3
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	b10b      	cbz	r3, 8007080 <_free_r+0x50>
 800707c:	42a3      	cmp	r3, r4
 800707e:	d9fa      	bls.n	8007076 <_free_r+0x46>
 8007080:	6811      	ldr	r1, [r2, #0]
 8007082:	1855      	adds	r5, r2, r1
 8007084:	42a5      	cmp	r5, r4
 8007086:	d10b      	bne.n	80070a0 <_free_r+0x70>
 8007088:	6824      	ldr	r4, [r4, #0]
 800708a:	4421      	add	r1, r4
 800708c:	1854      	adds	r4, r2, r1
 800708e:	42a3      	cmp	r3, r4
 8007090:	6011      	str	r1, [r2, #0]
 8007092:	d1e0      	bne.n	8007056 <_free_r+0x26>
 8007094:	681c      	ldr	r4, [r3, #0]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	6053      	str	r3, [r2, #4]
 800709a:	4421      	add	r1, r4
 800709c:	6011      	str	r1, [r2, #0]
 800709e:	e7da      	b.n	8007056 <_free_r+0x26>
 80070a0:	d902      	bls.n	80070a8 <_free_r+0x78>
 80070a2:	230c      	movs	r3, #12
 80070a4:	6003      	str	r3, [r0, #0]
 80070a6:	e7d6      	b.n	8007056 <_free_r+0x26>
 80070a8:	6825      	ldr	r5, [r4, #0]
 80070aa:	1961      	adds	r1, r4, r5
 80070ac:	428b      	cmp	r3, r1
 80070ae:	bf04      	itt	eq
 80070b0:	6819      	ldreq	r1, [r3, #0]
 80070b2:	685b      	ldreq	r3, [r3, #4]
 80070b4:	6063      	str	r3, [r4, #4]
 80070b6:	bf04      	itt	eq
 80070b8:	1949      	addeq	r1, r1, r5
 80070ba:	6021      	streq	r1, [r4, #0]
 80070bc:	6054      	str	r4, [r2, #4]
 80070be:	e7ca      	b.n	8007056 <_free_r+0x26>
 80070c0:	b003      	add	sp, #12
 80070c2:	bd30      	pop	{r4, r5, pc}
 80070c4:	200111a4 	.word	0x200111a4

080070c8 <sbrk_aligned>:
 80070c8:	b570      	push	{r4, r5, r6, lr}
 80070ca:	4e0e      	ldr	r6, [pc, #56]	; (8007104 <sbrk_aligned+0x3c>)
 80070cc:	460c      	mov	r4, r1
 80070ce:	6831      	ldr	r1, [r6, #0]
 80070d0:	4605      	mov	r5, r0
 80070d2:	b911      	cbnz	r1, 80070da <sbrk_aligned+0x12>
 80070d4:	f000 fd60 	bl	8007b98 <_sbrk_r>
 80070d8:	6030      	str	r0, [r6, #0]
 80070da:	4621      	mov	r1, r4
 80070dc:	4628      	mov	r0, r5
 80070de:	f000 fd5b 	bl	8007b98 <_sbrk_r>
 80070e2:	1c43      	adds	r3, r0, #1
 80070e4:	d00a      	beq.n	80070fc <sbrk_aligned+0x34>
 80070e6:	1cc4      	adds	r4, r0, #3
 80070e8:	f024 0403 	bic.w	r4, r4, #3
 80070ec:	42a0      	cmp	r0, r4
 80070ee:	d007      	beq.n	8007100 <sbrk_aligned+0x38>
 80070f0:	1a21      	subs	r1, r4, r0
 80070f2:	4628      	mov	r0, r5
 80070f4:	f000 fd50 	bl	8007b98 <_sbrk_r>
 80070f8:	3001      	adds	r0, #1
 80070fa:	d101      	bne.n	8007100 <sbrk_aligned+0x38>
 80070fc:	f04f 34ff 	mov.w	r4, #4294967295
 8007100:	4620      	mov	r0, r4
 8007102:	bd70      	pop	{r4, r5, r6, pc}
 8007104:	200111a8 	.word	0x200111a8

08007108 <_malloc_r>:
 8007108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710c:	1ccd      	adds	r5, r1, #3
 800710e:	f025 0503 	bic.w	r5, r5, #3
 8007112:	3508      	adds	r5, #8
 8007114:	2d0c      	cmp	r5, #12
 8007116:	bf38      	it	cc
 8007118:	250c      	movcc	r5, #12
 800711a:	2d00      	cmp	r5, #0
 800711c:	4607      	mov	r7, r0
 800711e:	db01      	blt.n	8007124 <_malloc_r+0x1c>
 8007120:	42a9      	cmp	r1, r5
 8007122:	d905      	bls.n	8007130 <_malloc_r+0x28>
 8007124:	230c      	movs	r3, #12
 8007126:	603b      	str	r3, [r7, #0]
 8007128:	2600      	movs	r6, #0
 800712a:	4630      	mov	r0, r6
 800712c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007130:	4e2e      	ldr	r6, [pc, #184]	; (80071ec <_malloc_r+0xe4>)
 8007132:	f001 fd2f 	bl	8008b94 <__malloc_lock>
 8007136:	6833      	ldr	r3, [r6, #0]
 8007138:	461c      	mov	r4, r3
 800713a:	bb34      	cbnz	r4, 800718a <_malloc_r+0x82>
 800713c:	4629      	mov	r1, r5
 800713e:	4638      	mov	r0, r7
 8007140:	f7ff ffc2 	bl	80070c8 <sbrk_aligned>
 8007144:	1c43      	adds	r3, r0, #1
 8007146:	4604      	mov	r4, r0
 8007148:	d14d      	bne.n	80071e6 <_malloc_r+0xde>
 800714a:	6834      	ldr	r4, [r6, #0]
 800714c:	4626      	mov	r6, r4
 800714e:	2e00      	cmp	r6, #0
 8007150:	d140      	bne.n	80071d4 <_malloc_r+0xcc>
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	4631      	mov	r1, r6
 8007156:	4638      	mov	r0, r7
 8007158:	eb04 0803 	add.w	r8, r4, r3
 800715c:	f000 fd1c 	bl	8007b98 <_sbrk_r>
 8007160:	4580      	cmp	r8, r0
 8007162:	d13a      	bne.n	80071da <_malloc_r+0xd2>
 8007164:	6821      	ldr	r1, [r4, #0]
 8007166:	3503      	adds	r5, #3
 8007168:	1a6d      	subs	r5, r5, r1
 800716a:	f025 0503 	bic.w	r5, r5, #3
 800716e:	3508      	adds	r5, #8
 8007170:	2d0c      	cmp	r5, #12
 8007172:	bf38      	it	cc
 8007174:	250c      	movcc	r5, #12
 8007176:	4629      	mov	r1, r5
 8007178:	4638      	mov	r0, r7
 800717a:	f7ff ffa5 	bl	80070c8 <sbrk_aligned>
 800717e:	3001      	adds	r0, #1
 8007180:	d02b      	beq.n	80071da <_malloc_r+0xd2>
 8007182:	6823      	ldr	r3, [r4, #0]
 8007184:	442b      	add	r3, r5
 8007186:	6023      	str	r3, [r4, #0]
 8007188:	e00e      	b.n	80071a8 <_malloc_r+0xa0>
 800718a:	6822      	ldr	r2, [r4, #0]
 800718c:	1b52      	subs	r2, r2, r5
 800718e:	d41e      	bmi.n	80071ce <_malloc_r+0xc6>
 8007190:	2a0b      	cmp	r2, #11
 8007192:	d916      	bls.n	80071c2 <_malloc_r+0xba>
 8007194:	1961      	adds	r1, r4, r5
 8007196:	42a3      	cmp	r3, r4
 8007198:	6025      	str	r5, [r4, #0]
 800719a:	bf18      	it	ne
 800719c:	6059      	strne	r1, [r3, #4]
 800719e:	6863      	ldr	r3, [r4, #4]
 80071a0:	bf08      	it	eq
 80071a2:	6031      	streq	r1, [r6, #0]
 80071a4:	5162      	str	r2, [r4, r5]
 80071a6:	604b      	str	r3, [r1, #4]
 80071a8:	4638      	mov	r0, r7
 80071aa:	f104 060b 	add.w	r6, r4, #11
 80071ae:	f001 fcf7 	bl	8008ba0 <__malloc_unlock>
 80071b2:	f026 0607 	bic.w	r6, r6, #7
 80071b6:	1d23      	adds	r3, r4, #4
 80071b8:	1af2      	subs	r2, r6, r3
 80071ba:	d0b6      	beq.n	800712a <_malloc_r+0x22>
 80071bc:	1b9b      	subs	r3, r3, r6
 80071be:	50a3      	str	r3, [r4, r2]
 80071c0:	e7b3      	b.n	800712a <_malloc_r+0x22>
 80071c2:	6862      	ldr	r2, [r4, #4]
 80071c4:	42a3      	cmp	r3, r4
 80071c6:	bf0c      	ite	eq
 80071c8:	6032      	streq	r2, [r6, #0]
 80071ca:	605a      	strne	r2, [r3, #4]
 80071cc:	e7ec      	b.n	80071a8 <_malloc_r+0xa0>
 80071ce:	4623      	mov	r3, r4
 80071d0:	6864      	ldr	r4, [r4, #4]
 80071d2:	e7b2      	b.n	800713a <_malloc_r+0x32>
 80071d4:	4634      	mov	r4, r6
 80071d6:	6876      	ldr	r6, [r6, #4]
 80071d8:	e7b9      	b.n	800714e <_malloc_r+0x46>
 80071da:	230c      	movs	r3, #12
 80071dc:	603b      	str	r3, [r7, #0]
 80071de:	4638      	mov	r0, r7
 80071e0:	f001 fcde 	bl	8008ba0 <__malloc_unlock>
 80071e4:	e7a1      	b.n	800712a <_malloc_r+0x22>
 80071e6:	6025      	str	r5, [r4, #0]
 80071e8:	e7de      	b.n	80071a8 <_malloc_r+0xa0>
 80071ea:	bf00      	nop
 80071ec:	200111a4 	.word	0x200111a4

080071f0 <__cvt>:
 80071f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071f4:	ec55 4b10 	vmov	r4, r5, d0
 80071f8:	2d00      	cmp	r5, #0
 80071fa:	460e      	mov	r6, r1
 80071fc:	4619      	mov	r1, r3
 80071fe:	462b      	mov	r3, r5
 8007200:	bfbb      	ittet	lt
 8007202:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007206:	461d      	movlt	r5, r3
 8007208:	2300      	movge	r3, #0
 800720a:	232d      	movlt	r3, #45	; 0x2d
 800720c:	700b      	strb	r3, [r1, #0]
 800720e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007210:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007214:	4691      	mov	r9, r2
 8007216:	f023 0820 	bic.w	r8, r3, #32
 800721a:	bfbc      	itt	lt
 800721c:	4622      	movlt	r2, r4
 800721e:	4614      	movlt	r4, r2
 8007220:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007224:	d005      	beq.n	8007232 <__cvt+0x42>
 8007226:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800722a:	d100      	bne.n	800722e <__cvt+0x3e>
 800722c:	3601      	adds	r6, #1
 800722e:	2102      	movs	r1, #2
 8007230:	e000      	b.n	8007234 <__cvt+0x44>
 8007232:	2103      	movs	r1, #3
 8007234:	ab03      	add	r3, sp, #12
 8007236:	9301      	str	r3, [sp, #4]
 8007238:	ab02      	add	r3, sp, #8
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	ec45 4b10 	vmov	d0, r4, r5
 8007240:	4653      	mov	r3, sl
 8007242:	4632      	mov	r2, r6
 8007244:	f000 fde0 	bl	8007e08 <_dtoa_r>
 8007248:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800724c:	4607      	mov	r7, r0
 800724e:	d102      	bne.n	8007256 <__cvt+0x66>
 8007250:	f019 0f01 	tst.w	r9, #1
 8007254:	d022      	beq.n	800729c <__cvt+0xac>
 8007256:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800725a:	eb07 0906 	add.w	r9, r7, r6
 800725e:	d110      	bne.n	8007282 <__cvt+0x92>
 8007260:	783b      	ldrb	r3, [r7, #0]
 8007262:	2b30      	cmp	r3, #48	; 0x30
 8007264:	d10a      	bne.n	800727c <__cvt+0x8c>
 8007266:	2200      	movs	r2, #0
 8007268:	2300      	movs	r3, #0
 800726a:	4620      	mov	r0, r4
 800726c:	4629      	mov	r1, r5
 800726e:	f7f9 fc33 	bl	8000ad8 <__aeabi_dcmpeq>
 8007272:	b918      	cbnz	r0, 800727c <__cvt+0x8c>
 8007274:	f1c6 0601 	rsb	r6, r6, #1
 8007278:	f8ca 6000 	str.w	r6, [sl]
 800727c:	f8da 3000 	ldr.w	r3, [sl]
 8007280:	4499      	add	r9, r3
 8007282:	2200      	movs	r2, #0
 8007284:	2300      	movs	r3, #0
 8007286:	4620      	mov	r0, r4
 8007288:	4629      	mov	r1, r5
 800728a:	f7f9 fc25 	bl	8000ad8 <__aeabi_dcmpeq>
 800728e:	b108      	cbz	r0, 8007294 <__cvt+0xa4>
 8007290:	f8cd 900c 	str.w	r9, [sp, #12]
 8007294:	2230      	movs	r2, #48	; 0x30
 8007296:	9b03      	ldr	r3, [sp, #12]
 8007298:	454b      	cmp	r3, r9
 800729a:	d307      	bcc.n	80072ac <__cvt+0xbc>
 800729c:	9b03      	ldr	r3, [sp, #12]
 800729e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072a0:	1bdb      	subs	r3, r3, r7
 80072a2:	4638      	mov	r0, r7
 80072a4:	6013      	str	r3, [r2, #0]
 80072a6:	b004      	add	sp, #16
 80072a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ac:	1c59      	adds	r1, r3, #1
 80072ae:	9103      	str	r1, [sp, #12]
 80072b0:	701a      	strb	r2, [r3, #0]
 80072b2:	e7f0      	b.n	8007296 <__cvt+0xa6>

080072b4 <__exponent>:
 80072b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072b6:	4603      	mov	r3, r0
 80072b8:	2900      	cmp	r1, #0
 80072ba:	bfb8      	it	lt
 80072bc:	4249      	neglt	r1, r1
 80072be:	f803 2b02 	strb.w	r2, [r3], #2
 80072c2:	bfb4      	ite	lt
 80072c4:	222d      	movlt	r2, #45	; 0x2d
 80072c6:	222b      	movge	r2, #43	; 0x2b
 80072c8:	2909      	cmp	r1, #9
 80072ca:	7042      	strb	r2, [r0, #1]
 80072cc:	dd2a      	ble.n	8007324 <__exponent+0x70>
 80072ce:	f10d 0407 	add.w	r4, sp, #7
 80072d2:	46a4      	mov	ip, r4
 80072d4:	270a      	movs	r7, #10
 80072d6:	46a6      	mov	lr, r4
 80072d8:	460a      	mov	r2, r1
 80072da:	fb91 f6f7 	sdiv	r6, r1, r7
 80072de:	fb07 1516 	mls	r5, r7, r6, r1
 80072e2:	3530      	adds	r5, #48	; 0x30
 80072e4:	2a63      	cmp	r2, #99	; 0x63
 80072e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80072ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80072ee:	4631      	mov	r1, r6
 80072f0:	dcf1      	bgt.n	80072d6 <__exponent+0x22>
 80072f2:	3130      	adds	r1, #48	; 0x30
 80072f4:	f1ae 0502 	sub.w	r5, lr, #2
 80072f8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80072fc:	1c44      	adds	r4, r0, #1
 80072fe:	4629      	mov	r1, r5
 8007300:	4561      	cmp	r1, ip
 8007302:	d30a      	bcc.n	800731a <__exponent+0x66>
 8007304:	f10d 0209 	add.w	r2, sp, #9
 8007308:	eba2 020e 	sub.w	r2, r2, lr
 800730c:	4565      	cmp	r5, ip
 800730e:	bf88      	it	hi
 8007310:	2200      	movhi	r2, #0
 8007312:	4413      	add	r3, r2
 8007314:	1a18      	subs	r0, r3, r0
 8007316:	b003      	add	sp, #12
 8007318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800731a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800731e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007322:	e7ed      	b.n	8007300 <__exponent+0x4c>
 8007324:	2330      	movs	r3, #48	; 0x30
 8007326:	3130      	adds	r1, #48	; 0x30
 8007328:	7083      	strb	r3, [r0, #2]
 800732a:	70c1      	strb	r1, [r0, #3]
 800732c:	1d03      	adds	r3, r0, #4
 800732e:	e7f1      	b.n	8007314 <__exponent+0x60>

08007330 <_printf_float>:
 8007330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007334:	ed2d 8b02 	vpush	{d8}
 8007338:	b08d      	sub	sp, #52	; 0x34
 800733a:	460c      	mov	r4, r1
 800733c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007340:	4616      	mov	r6, r2
 8007342:	461f      	mov	r7, r3
 8007344:	4605      	mov	r5, r0
 8007346:	f001 fc0f 	bl	8008b68 <_localeconv_r>
 800734a:	f8d0 a000 	ldr.w	sl, [r0]
 800734e:	4650      	mov	r0, sl
 8007350:	f7f8 ff46 	bl	80001e0 <strlen>
 8007354:	2300      	movs	r3, #0
 8007356:	930a      	str	r3, [sp, #40]	; 0x28
 8007358:	6823      	ldr	r3, [r4, #0]
 800735a:	9305      	str	r3, [sp, #20]
 800735c:	f8d8 3000 	ldr.w	r3, [r8]
 8007360:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007364:	3307      	adds	r3, #7
 8007366:	f023 0307 	bic.w	r3, r3, #7
 800736a:	f103 0208 	add.w	r2, r3, #8
 800736e:	f8c8 2000 	str.w	r2, [r8]
 8007372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007376:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800737a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800737e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007382:	9307      	str	r3, [sp, #28]
 8007384:	f8cd 8018 	str.w	r8, [sp, #24]
 8007388:	ee08 0a10 	vmov	s16, r0
 800738c:	4b9f      	ldr	r3, [pc, #636]	; (800760c <_printf_float+0x2dc>)
 800738e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007392:	f04f 32ff 	mov.w	r2, #4294967295
 8007396:	f7f9 fbd1 	bl	8000b3c <__aeabi_dcmpun>
 800739a:	bb88      	cbnz	r0, 8007400 <_printf_float+0xd0>
 800739c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073a0:	4b9a      	ldr	r3, [pc, #616]	; (800760c <_printf_float+0x2dc>)
 80073a2:	f04f 32ff 	mov.w	r2, #4294967295
 80073a6:	f7f9 fbab 	bl	8000b00 <__aeabi_dcmple>
 80073aa:	bb48      	cbnz	r0, 8007400 <_printf_float+0xd0>
 80073ac:	2200      	movs	r2, #0
 80073ae:	2300      	movs	r3, #0
 80073b0:	4640      	mov	r0, r8
 80073b2:	4649      	mov	r1, r9
 80073b4:	f7f9 fb9a 	bl	8000aec <__aeabi_dcmplt>
 80073b8:	b110      	cbz	r0, 80073c0 <_printf_float+0x90>
 80073ba:	232d      	movs	r3, #45	; 0x2d
 80073bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073c0:	4b93      	ldr	r3, [pc, #588]	; (8007610 <_printf_float+0x2e0>)
 80073c2:	4894      	ldr	r0, [pc, #592]	; (8007614 <_printf_float+0x2e4>)
 80073c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80073c8:	bf94      	ite	ls
 80073ca:	4698      	movls	r8, r3
 80073cc:	4680      	movhi	r8, r0
 80073ce:	2303      	movs	r3, #3
 80073d0:	6123      	str	r3, [r4, #16]
 80073d2:	9b05      	ldr	r3, [sp, #20]
 80073d4:	f023 0204 	bic.w	r2, r3, #4
 80073d8:	6022      	str	r2, [r4, #0]
 80073da:	f04f 0900 	mov.w	r9, #0
 80073de:	9700      	str	r7, [sp, #0]
 80073e0:	4633      	mov	r3, r6
 80073e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80073e4:	4621      	mov	r1, r4
 80073e6:	4628      	mov	r0, r5
 80073e8:	f000 f9d8 	bl	800779c <_printf_common>
 80073ec:	3001      	adds	r0, #1
 80073ee:	f040 8090 	bne.w	8007512 <_printf_float+0x1e2>
 80073f2:	f04f 30ff 	mov.w	r0, #4294967295
 80073f6:	b00d      	add	sp, #52	; 0x34
 80073f8:	ecbd 8b02 	vpop	{d8}
 80073fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007400:	4642      	mov	r2, r8
 8007402:	464b      	mov	r3, r9
 8007404:	4640      	mov	r0, r8
 8007406:	4649      	mov	r1, r9
 8007408:	f7f9 fb98 	bl	8000b3c <__aeabi_dcmpun>
 800740c:	b140      	cbz	r0, 8007420 <_printf_float+0xf0>
 800740e:	464b      	mov	r3, r9
 8007410:	2b00      	cmp	r3, #0
 8007412:	bfbc      	itt	lt
 8007414:	232d      	movlt	r3, #45	; 0x2d
 8007416:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800741a:	487f      	ldr	r0, [pc, #508]	; (8007618 <_printf_float+0x2e8>)
 800741c:	4b7f      	ldr	r3, [pc, #508]	; (800761c <_printf_float+0x2ec>)
 800741e:	e7d1      	b.n	80073c4 <_printf_float+0x94>
 8007420:	6863      	ldr	r3, [r4, #4]
 8007422:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007426:	9206      	str	r2, [sp, #24]
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	d13f      	bne.n	80074ac <_printf_float+0x17c>
 800742c:	2306      	movs	r3, #6
 800742e:	6063      	str	r3, [r4, #4]
 8007430:	9b05      	ldr	r3, [sp, #20]
 8007432:	6861      	ldr	r1, [r4, #4]
 8007434:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007438:	2300      	movs	r3, #0
 800743a:	9303      	str	r3, [sp, #12]
 800743c:	ab0a      	add	r3, sp, #40	; 0x28
 800743e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007442:	ab09      	add	r3, sp, #36	; 0x24
 8007444:	ec49 8b10 	vmov	d0, r8, r9
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	6022      	str	r2, [r4, #0]
 800744c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007450:	4628      	mov	r0, r5
 8007452:	f7ff fecd 	bl	80071f0 <__cvt>
 8007456:	9b06      	ldr	r3, [sp, #24]
 8007458:	9909      	ldr	r1, [sp, #36]	; 0x24
 800745a:	2b47      	cmp	r3, #71	; 0x47
 800745c:	4680      	mov	r8, r0
 800745e:	d108      	bne.n	8007472 <_printf_float+0x142>
 8007460:	1cc8      	adds	r0, r1, #3
 8007462:	db02      	blt.n	800746a <_printf_float+0x13a>
 8007464:	6863      	ldr	r3, [r4, #4]
 8007466:	4299      	cmp	r1, r3
 8007468:	dd41      	ble.n	80074ee <_printf_float+0x1be>
 800746a:	f1ab 0b02 	sub.w	fp, fp, #2
 800746e:	fa5f fb8b 	uxtb.w	fp, fp
 8007472:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007476:	d820      	bhi.n	80074ba <_printf_float+0x18a>
 8007478:	3901      	subs	r1, #1
 800747a:	465a      	mov	r2, fp
 800747c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007480:	9109      	str	r1, [sp, #36]	; 0x24
 8007482:	f7ff ff17 	bl	80072b4 <__exponent>
 8007486:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007488:	1813      	adds	r3, r2, r0
 800748a:	2a01      	cmp	r2, #1
 800748c:	4681      	mov	r9, r0
 800748e:	6123      	str	r3, [r4, #16]
 8007490:	dc02      	bgt.n	8007498 <_printf_float+0x168>
 8007492:	6822      	ldr	r2, [r4, #0]
 8007494:	07d2      	lsls	r2, r2, #31
 8007496:	d501      	bpl.n	800749c <_printf_float+0x16c>
 8007498:	3301      	adds	r3, #1
 800749a:	6123      	str	r3, [r4, #16]
 800749c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d09c      	beq.n	80073de <_printf_float+0xae>
 80074a4:	232d      	movs	r3, #45	; 0x2d
 80074a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074aa:	e798      	b.n	80073de <_printf_float+0xae>
 80074ac:	9a06      	ldr	r2, [sp, #24]
 80074ae:	2a47      	cmp	r2, #71	; 0x47
 80074b0:	d1be      	bne.n	8007430 <_printf_float+0x100>
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1bc      	bne.n	8007430 <_printf_float+0x100>
 80074b6:	2301      	movs	r3, #1
 80074b8:	e7b9      	b.n	800742e <_printf_float+0xfe>
 80074ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80074be:	d118      	bne.n	80074f2 <_printf_float+0x1c2>
 80074c0:	2900      	cmp	r1, #0
 80074c2:	6863      	ldr	r3, [r4, #4]
 80074c4:	dd0b      	ble.n	80074de <_printf_float+0x1ae>
 80074c6:	6121      	str	r1, [r4, #16]
 80074c8:	b913      	cbnz	r3, 80074d0 <_printf_float+0x1a0>
 80074ca:	6822      	ldr	r2, [r4, #0]
 80074cc:	07d0      	lsls	r0, r2, #31
 80074ce:	d502      	bpl.n	80074d6 <_printf_float+0x1a6>
 80074d0:	3301      	adds	r3, #1
 80074d2:	440b      	add	r3, r1
 80074d4:	6123      	str	r3, [r4, #16]
 80074d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80074d8:	f04f 0900 	mov.w	r9, #0
 80074dc:	e7de      	b.n	800749c <_printf_float+0x16c>
 80074de:	b913      	cbnz	r3, 80074e6 <_printf_float+0x1b6>
 80074e0:	6822      	ldr	r2, [r4, #0]
 80074e2:	07d2      	lsls	r2, r2, #31
 80074e4:	d501      	bpl.n	80074ea <_printf_float+0x1ba>
 80074e6:	3302      	adds	r3, #2
 80074e8:	e7f4      	b.n	80074d4 <_printf_float+0x1a4>
 80074ea:	2301      	movs	r3, #1
 80074ec:	e7f2      	b.n	80074d4 <_printf_float+0x1a4>
 80074ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80074f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074f4:	4299      	cmp	r1, r3
 80074f6:	db05      	blt.n	8007504 <_printf_float+0x1d4>
 80074f8:	6823      	ldr	r3, [r4, #0]
 80074fa:	6121      	str	r1, [r4, #16]
 80074fc:	07d8      	lsls	r0, r3, #31
 80074fe:	d5ea      	bpl.n	80074d6 <_printf_float+0x1a6>
 8007500:	1c4b      	adds	r3, r1, #1
 8007502:	e7e7      	b.n	80074d4 <_printf_float+0x1a4>
 8007504:	2900      	cmp	r1, #0
 8007506:	bfd4      	ite	le
 8007508:	f1c1 0202 	rsble	r2, r1, #2
 800750c:	2201      	movgt	r2, #1
 800750e:	4413      	add	r3, r2
 8007510:	e7e0      	b.n	80074d4 <_printf_float+0x1a4>
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	055a      	lsls	r2, r3, #21
 8007516:	d407      	bmi.n	8007528 <_printf_float+0x1f8>
 8007518:	6923      	ldr	r3, [r4, #16]
 800751a:	4642      	mov	r2, r8
 800751c:	4631      	mov	r1, r6
 800751e:	4628      	mov	r0, r5
 8007520:	47b8      	blx	r7
 8007522:	3001      	adds	r0, #1
 8007524:	d12c      	bne.n	8007580 <_printf_float+0x250>
 8007526:	e764      	b.n	80073f2 <_printf_float+0xc2>
 8007528:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800752c:	f240 80e0 	bls.w	80076f0 <_printf_float+0x3c0>
 8007530:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007534:	2200      	movs	r2, #0
 8007536:	2300      	movs	r3, #0
 8007538:	f7f9 face 	bl	8000ad8 <__aeabi_dcmpeq>
 800753c:	2800      	cmp	r0, #0
 800753e:	d034      	beq.n	80075aa <_printf_float+0x27a>
 8007540:	4a37      	ldr	r2, [pc, #220]	; (8007620 <_printf_float+0x2f0>)
 8007542:	2301      	movs	r3, #1
 8007544:	4631      	mov	r1, r6
 8007546:	4628      	mov	r0, r5
 8007548:	47b8      	blx	r7
 800754a:	3001      	adds	r0, #1
 800754c:	f43f af51 	beq.w	80073f2 <_printf_float+0xc2>
 8007550:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007554:	429a      	cmp	r2, r3
 8007556:	db02      	blt.n	800755e <_printf_float+0x22e>
 8007558:	6823      	ldr	r3, [r4, #0]
 800755a:	07d8      	lsls	r0, r3, #31
 800755c:	d510      	bpl.n	8007580 <_printf_float+0x250>
 800755e:	ee18 3a10 	vmov	r3, s16
 8007562:	4652      	mov	r2, sl
 8007564:	4631      	mov	r1, r6
 8007566:	4628      	mov	r0, r5
 8007568:	47b8      	blx	r7
 800756a:	3001      	adds	r0, #1
 800756c:	f43f af41 	beq.w	80073f2 <_printf_float+0xc2>
 8007570:	f04f 0800 	mov.w	r8, #0
 8007574:	f104 091a 	add.w	r9, r4, #26
 8007578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800757a:	3b01      	subs	r3, #1
 800757c:	4543      	cmp	r3, r8
 800757e:	dc09      	bgt.n	8007594 <_printf_float+0x264>
 8007580:	6823      	ldr	r3, [r4, #0]
 8007582:	079b      	lsls	r3, r3, #30
 8007584:	f100 8105 	bmi.w	8007792 <_printf_float+0x462>
 8007588:	68e0      	ldr	r0, [r4, #12]
 800758a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800758c:	4298      	cmp	r0, r3
 800758e:	bfb8      	it	lt
 8007590:	4618      	movlt	r0, r3
 8007592:	e730      	b.n	80073f6 <_printf_float+0xc6>
 8007594:	2301      	movs	r3, #1
 8007596:	464a      	mov	r2, r9
 8007598:	4631      	mov	r1, r6
 800759a:	4628      	mov	r0, r5
 800759c:	47b8      	blx	r7
 800759e:	3001      	adds	r0, #1
 80075a0:	f43f af27 	beq.w	80073f2 <_printf_float+0xc2>
 80075a4:	f108 0801 	add.w	r8, r8, #1
 80075a8:	e7e6      	b.n	8007578 <_printf_float+0x248>
 80075aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	dc39      	bgt.n	8007624 <_printf_float+0x2f4>
 80075b0:	4a1b      	ldr	r2, [pc, #108]	; (8007620 <_printf_float+0x2f0>)
 80075b2:	2301      	movs	r3, #1
 80075b4:	4631      	mov	r1, r6
 80075b6:	4628      	mov	r0, r5
 80075b8:	47b8      	blx	r7
 80075ba:	3001      	adds	r0, #1
 80075bc:	f43f af19 	beq.w	80073f2 <_printf_float+0xc2>
 80075c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075c4:	4313      	orrs	r3, r2
 80075c6:	d102      	bne.n	80075ce <_printf_float+0x29e>
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	07d9      	lsls	r1, r3, #31
 80075cc:	d5d8      	bpl.n	8007580 <_printf_float+0x250>
 80075ce:	ee18 3a10 	vmov	r3, s16
 80075d2:	4652      	mov	r2, sl
 80075d4:	4631      	mov	r1, r6
 80075d6:	4628      	mov	r0, r5
 80075d8:	47b8      	blx	r7
 80075da:	3001      	adds	r0, #1
 80075dc:	f43f af09 	beq.w	80073f2 <_printf_float+0xc2>
 80075e0:	f04f 0900 	mov.w	r9, #0
 80075e4:	f104 0a1a 	add.w	sl, r4, #26
 80075e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ea:	425b      	negs	r3, r3
 80075ec:	454b      	cmp	r3, r9
 80075ee:	dc01      	bgt.n	80075f4 <_printf_float+0x2c4>
 80075f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075f2:	e792      	b.n	800751a <_printf_float+0x1ea>
 80075f4:	2301      	movs	r3, #1
 80075f6:	4652      	mov	r2, sl
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	47b8      	blx	r7
 80075fe:	3001      	adds	r0, #1
 8007600:	f43f aef7 	beq.w	80073f2 <_printf_float+0xc2>
 8007604:	f109 0901 	add.w	r9, r9, #1
 8007608:	e7ee      	b.n	80075e8 <_printf_float+0x2b8>
 800760a:	bf00      	nop
 800760c:	7fefffff 	.word	0x7fefffff
 8007610:	08009f90 	.word	0x08009f90
 8007614:	08009f94 	.word	0x08009f94
 8007618:	08009f9c 	.word	0x08009f9c
 800761c:	08009f98 	.word	0x08009f98
 8007620:	08009fa0 	.word	0x08009fa0
 8007624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007626:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007628:	429a      	cmp	r2, r3
 800762a:	bfa8      	it	ge
 800762c:	461a      	movge	r2, r3
 800762e:	2a00      	cmp	r2, #0
 8007630:	4691      	mov	r9, r2
 8007632:	dc37      	bgt.n	80076a4 <_printf_float+0x374>
 8007634:	f04f 0b00 	mov.w	fp, #0
 8007638:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800763c:	f104 021a 	add.w	r2, r4, #26
 8007640:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007642:	9305      	str	r3, [sp, #20]
 8007644:	eba3 0309 	sub.w	r3, r3, r9
 8007648:	455b      	cmp	r3, fp
 800764a:	dc33      	bgt.n	80076b4 <_printf_float+0x384>
 800764c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007650:	429a      	cmp	r2, r3
 8007652:	db3b      	blt.n	80076cc <_printf_float+0x39c>
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	07da      	lsls	r2, r3, #31
 8007658:	d438      	bmi.n	80076cc <_printf_float+0x39c>
 800765a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800765c:	9a05      	ldr	r2, [sp, #20]
 800765e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007660:	1a9a      	subs	r2, r3, r2
 8007662:	eba3 0901 	sub.w	r9, r3, r1
 8007666:	4591      	cmp	r9, r2
 8007668:	bfa8      	it	ge
 800766a:	4691      	movge	r9, r2
 800766c:	f1b9 0f00 	cmp.w	r9, #0
 8007670:	dc35      	bgt.n	80076de <_printf_float+0x3ae>
 8007672:	f04f 0800 	mov.w	r8, #0
 8007676:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800767a:	f104 0a1a 	add.w	sl, r4, #26
 800767e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007682:	1a9b      	subs	r3, r3, r2
 8007684:	eba3 0309 	sub.w	r3, r3, r9
 8007688:	4543      	cmp	r3, r8
 800768a:	f77f af79 	ble.w	8007580 <_printf_float+0x250>
 800768e:	2301      	movs	r3, #1
 8007690:	4652      	mov	r2, sl
 8007692:	4631      	mov	r1, r6
 8007694:	4628      	mov	r0, r5
 8007696:	47b8      	blx	r7
 8007698:	3001      	adds	r0, #1
 800769a:	f43f aeaa 	beq.w	80073f2 <_printf_float+0xc2>
 800769e:	f108 0801 	add.w	r8, r8, #1
 80076a2:	e7ec      	b.n	800767e <_printf_float+0x34e>
 80076a4:	4613      	mov	r3, r2
 80076a6:	4631      	mov	r1, r6
 80076a8:	4642      	mov	r2, r8
 80076aa:	4628      	mov	r0, r5
 80076ac:	47b8      	blx	r7
 80076ae:	3001      	adds	r0, #1
 80076b0:	d1c0      	bne.n	8007634 <_printf_float+0x304>
 80076b2:	e69e      	b.n	80073f2 <_printf_float+0xc2>
 80076b4:	2301      	movs	r3, #1
 80076b6:	4631      	mov	r1, r6
 80076b8:	4628      	mov	r0, r5
 80076ba:	9205      	str	r2, [sp, #20]
 80076bc:	47b8      	blx	r7
 80076be:	3001      	adds	r0, #1
 80076c0:	f43f ae97 	beq.w	80073f2 <_printf_float+0xc2>
 80076c4:	9a05      	ldr	r2, [sp, #20]
 80076c6:	f10b 0b01 	add.w	fp, fp, #1
 80076ca:	e7b9      	b.n	8007640 <_printf_float+0x310>
 80076cc:	ee18 3a10 	vmov	r3, s16
 80076d0:	4652      	mov	r2, sl
 80076d2:	4631      	mov	r1, r6
 80076d4:	4628      	mov	r0, r5
 80076d6:	47b8      	blx	r7
 80076d8:	3001      	adds	r0, #1
 80076da:	d1be      	bne.n	800765a <_printf_float+0x32a>
 80076dc:	e689      	b.n	80073f2 <_printf_float+0xc2>
 80076de:	9a05      	ldr	r2, [sp, #20]
 80076e0:	464b      	mov	r3, r9
 80076e2:	4442      	add	r2, r8
 80076e4:	4631      	mov	r1, r6
 80076e6:	4628      	mov	r0, r5
 80076e8:	47b8      	blx	r7
 80076ea:	3001      	adds	r0, #1
 80076ec:	d1c1      	bne.n	8007672 <_printf_float+0x342>
 80076ee:	e680      	b.n	80073f2 <_printf_float+0xc2>
 80076f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076f2:	2a01      	cmp	r2, #1
 80076f4:	dc01      	bgt.n	80076fa <_printf_float+0x3ca>
 80076f6:	07db      	lsls	r3, r3, #31
 80076f8:	d538      	bpl.n	800776c <_printf_float+0x43c>
 80076fa:	2301      	movs	r3, #1
 80076fc:	4642      	mov	r2, r8
 80076fe:	4631      	mov	r1, r6
 8007700:	4628      	mov	r0, r5
 8007702:	47b8      	blx	r7
 8007704:	3001      	adds	r0, #1
 8007706:	f43f ae74 	beq.w	80073f2 <_printf_float+0xc2>
 800770a:	ee18 3a10 	vmov	r3, s16
 800770e:	4652      	mov	r2, sl
 8007710:	4631      	mov	r1, r6
 8007712:	4628      	mov	r0, r5
 8007714:	47b8      	blx	r7
 8007716:	3001      	adds	r0, #1
 8007718:	f43f ae6b 	beq.w	80073f2 <_printf_float+0xc2>
 800771c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007720:	2200      	movs	r2, #0
 8007722:	2300      	movs	r3, #0
 8007724:	f7f9 f9d8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007728:	b9d8      	cbnz	r0, 8007762 <_printf_float+0x432>
 800772a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800772c:	f108 0201 	add.w	r2, r8, #1
 8007730:	3b01      	subs	r3, #1
 8007732:	4631      	mov	r1, r6
 8007734:	4628      	mov	r0, r5
 8007736:	47b8      	blx	r7
 8007738:	3001      	adds	r0, #1
 800773a:	d10e      	bne.n	800775a <_printf_float+0x42a>
 800773c:	e659      	b.n	80073f2 <_printf_float+0xc2>
 800773e:	2301      	movs	r3, #1
 8007740:	4652      	mov	r2, sl
 8007742:	4631      	mov	r1, r6
 8007744:	4628      	mov	r0, r5
 8007746:	47b8      	blx	r7
 8007748:	3001      	adds	r0, #1
 800774a:	f43f ae52 	beq.w	80073f2 <_printf_float+0xc2>
 800774e:	f108 0801 	add.w	r8, r8, #1
 8007752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007754:	3b01      	subs	r3, #1
 8007756:	4543      	cmp	r3, r8
 8007758:	dcf1      	bgt.n	800773e <_printf_float+0x40e>
 800775a:	464b      	mov	r3, r9
 800775c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007760:	e6dc      	b.n	800751c <_printf_float+0x1ec>
 8007762:	f04f 0800 	mov.w	r8, #0
 8007766:	f104 0a1a 	add.w	sl, r4, #26
 800776a:	e7f2      	b.n	8007752 <_printf_float+0x422>
 800776c:	2301      	movs	r3, #1
 800776e:	4642      	mov	r2, r8
 8007770:	e7df      	b.n	8007732 <_printf_float+0x402>
 8007772:	2301      	movs	r3, #1
 8007774:	464a      	mov	r2, r9
 8007776:	4631      	mov	r1, r6
 8007778:	4628      	mov	r0, r5
 800777a:	47b8      	blx	r7
 800777c:	3001      	adds	r0, #1
 800777e:	f43f ae38 	beq.w	80073f2 <_printf_float+0xc2>
 8007782:	f108 0801 	add.w	r8, r8, #1
 8007786:	68e3      	ldr	r3, [r4, #12]
 8007788:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800778a:	1a5b      	subs	r3, r3, r1
 800778c:	4543      	cmp	r3, r8
 800778e:	dcf0      	bgt.n	8007772 <_printf_float+0x442>
 8007790:	e6fa      	b.n	8007588 <_printf_float+0x258>
 8007792:	f04f 0800 	mov.w	r8, #0
 8007796:	f104 0919 	add.w	r9, r4, #25
 800779a:	e7f4      	b.n	8007786 <_printf_float+0x456>

0800779c <_printf_common>:
 800779c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077a0:	4616      	mov	r6, r2
 80077a2:	4699      	mov	r9, r3
 80077a4:	688a      	ldr	r2, [r1, #8]
 80077a6:	690b      	ldr	r3, [r1, #16]
 80077a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80077ac:	4293      	cmp	r3, r2
 80077ae:	bfb8      	it	lt
 80077b0:	4613      	movlt	r3, r2
 80077b2:	6033      	str	r3, [r6, #0]
 80077b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077b8:	4607      	mov	r7, r0
 80077ba:	460c      	mov	r4, r1
 80077bc:	b10a      	cbz	r2, 80077c2 <_printf_common+0x26>
 80077be:	3301      	adds	r3, #1
 80077c0:	6033      	str	r3, [r6, #0]
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	0699      	lsls	r1, r3, #26
 80077c6:	bf42      	ittt	mi
 80077c8:	6833      	ldrmi	r3, [r6, #0]
 80077ca:	3302      	addmi	r3, #2
 80077cc:	6033      	strmi	r3, [r6, #0]
 80077ce:	6825      	ldr	r5, [r4, #0]
 80077d0:	f015 0506 	ands.w	r5, r5, #6
 80077d4:	d106      	bne.n	80077e4 <_printf_common+0x48>
 80077d6:	f104 0a19 	add.w	sl, r4, #25
 80077da:	68e3      	ldr	r3, [r4, #12]
 80077dc:	6832      	ldr	r2, [r6, #0]
 80077de:	1a9b      	subs	r3, r3, r2
 80077e0:	42ab      	cmp	r3, r5
 80077e2:	dc26      	bgt.n	8007832 <_printf_common+0x96>
 80077e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80077e8:	1e13      	subs	r3, r2, #0
 80077ea:	6822      	ldr	r2, [r4, #0]
 80077ec:	bf18      	it	ne
 80077ee:	2301      	movne	r3, #1
 80077f0:	0692      	lsls	r2, r2, #26
 80077f2:	d42b      	bmi.n	800784c <_printf_common+0xb0>
 80077f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077f8:	4649      	mov	r1, r9
 80077fa:	4638      	mov	r0, r7
 80077fc:	47c0      	blx	r8
 80077fe:	3001      	adds	r0, #1
 8007800:	d01e      	beq.n	8007840 <_printf_common+0xa4>
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	68e5      	ldr	r5, [r4, #12]
 8007806:	6832      	ldr	r2, [r6, #0]
 8007808:	f003 0306 	and.w	r3, r3, #6
 800780c:	2b04      	cmp	r3, #4
 800780e:	bf08      	it	eq
 8007810:	1aad      	subeq	r5, r5, r2
 8007812:	68a3      	ldr	r3, [r4, #8]
 8007814:	6922      	ldr	r2, [r4, #16]
 8007816:	bf0c      	ite	eq
 8007818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800781c:	2500      	movne	r5, #0
 800781e:	4293      	cmp	r3, r2
 8007820:	bfc4      	itt	gt
 8007822:	1a9b      	subgt	r3, r3, r2
 8007824:	18ed      	addgt	r5, r5, r3
 8007826:	2600      	movs	r6, #0
 8007828:	341a      	adds	r4, #26
 800782a:	42b5      	cmp	r5, r6
 800782c:	d11a      	bne.n	8007864 <_printf_common+0xc8>
 800782e:	2000      	movs	r0, #0
 8007830:	e008      	b.n	8007844 <_printf_common+0xa8>
 8007832:	2301      	movs	r3, #1
 8007834:	4652      	mov	r2, sl
 8007836:	4649      	mov	r1, r9
 8007838:	4638      	mov	r0, r7
 800783a:	47c0      	blx	r8
 800783c:	3001      	adds	r0, #1
 800783e:	d103      	bne.n	8007848 <_printf_common+0xac>
 8007840:	f04f 30ff 	mov.w	r0, #4294967295
 8007844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007848:	3501      	adds	r5, #1
 800784a:	e7c6      	b.n	80077da <_printf_common+0x3e>
 800784c:	18e1      	adds	r1, r4, r3
 800784e:	1c5a      	adds	r2, r3, #1
 8007850:	2030      	movs	r0, #48	; 0x30
 8007852:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007856:	4422      	add	r2, r4
 8007858:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800785c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007860:	3302      	adds	r3, #2
 8007862:	e7c7      	b.n	80077f4 <_printf_common+0x58>
 8007864:	2301      	movs	r3, #1
 8007866:	4622      	mov	r2, r4
 8007868:	4649      	mov	r1, r9
 800786a:	4638      	mov	r0, r7
 800786c:	47c0      	blx	r8
 800786e:	3001      	adds	r0, #1
 8007870:	d0e6      	beq.n	8007840 <_printf_common+0xa4>
 8007872:	3601      	adds	r6, #1
 8007874:	e7d9      	b.n	800782a <_printf_common+0x8e>
	...

08007878 <_printf_i>:
 8007878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800787c:	7e0f      	ldrb	r7, [r1, #24]
 800787e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007880:	2f78      	cmp	r7, #120	; 0x78
 8007882:	4691      	mov	r9, r2
 8007884:	4680      	mov	r8, r0
 8007886:	460c      	mov	r4, r1
 8007888:	469a      	mov	sl, r3
 800788a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800788e:	d807      	bhi.n	80078a0 <_printf_i+0x28>
 8007890:	2f62      	cmp	r7, #98	; 0x62
 8007892:	d80a      	bhi.n	80078aa <_printf_i+0x32>
 8007894:	2f00      	cmp	r7, #0
 8007896:	f000 80d8 	beq.w	8007a4a <_printf_i+0x1d2>
 800789a:	2f58      	cmp	r7, #88	; 0x58
 800789c:	f000 80a3 	beq.w	80079e6 <_printf_i+0x16e>
 80078a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80078a8:	e03a      	b.n	8007920 <_printf_i+0xa8>
 80078aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80078ae:	2b15      	cmp	r3, #21
 80078b0:	d8f6      	bhi.n	80078a0 <_printf_i+0x28>
 80078b2:	a101      	add	r1, pc, #4	; (adr r1, 80078b8 <_printf_i+0x40>)
 80078b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078b8:	08007911 	.word	0x08007911
 80078bc:	08007925 	.word	0x08007925
 80078c0:	080078a1 	.word	0x080078a1
 80078c4:	080078a1 	.word	0x080078a1
 80078c8:	080078a1 	.word	0x080078a1
 80078cc:	080078a1 	.word	0x080078a1
 80078d0:	08007925 	.word	0x08007925
 80078d4:	080078a1 	.word	0x080078a1
 80078d8:	080078a1 	.word	0x080078a1
 80078dc:	080078a1 	.word	0x080078a1
 80078e0:	080078a1 	.word	0x080078a1
 80078e4:	08007a31 	.word	0x08007a31
 80078e8:	08007955 	.word	0x08007955
 80078ec:	08007a13 	.word	0x08007a13
 80078f0:	080078a1 	.word	0x080078a1
 80078f4:	080078a1 	.word	0x080078a1
 80078f8:	08007a53 	.word	0x08007a53
 80078fc:	080078a1 	.word	0x080078a1
 8007900:	08007955 	.word	0x08007955
 8007904:	080078a1 	.word	0x080078a1
 8007908:	080078a1 	.word	0x080078a1
 800790c:	08007a1b 	.word	0x08007a1b
 8007910:	682b      	ldr	r3, [r5, #0]
 8007912:	1d1a      	adds	r2, r3, #4
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	602a      	str	r2, [r5, #0]
 8007918:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800791c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007920:	2301      	movs	r3, #1
 8007922:	e0a3      	b.n	8007a6c <_printf_i+0x1f4>
 8007924:	6820      	ldr	r0, [r4, #0]
 8007926:	6829      	ldr	r1, [r5, #0]
 8007928:	0606      	lsls	r6, r0, #24
 800792a:	f101 0304 	add.w	r3, r1, #4
 800792e:	d50a      	bpl.n	8007946 <_printf_i+0xce>
 8007930:	680e      	ldr	r6, [r1, #0]
 8007932:	602b      	str	r3, [r5, #0]
 8007934:	2e00      	cmp	r6, #0
 8007936:	da03      	bge.n	8007940 <_printf_i+0xc8>
 8007938:	232d      	movs	r3, #45	; 0x2d
 800793a:	4276      	negs	r6, r6
 800793c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007940:	485e      	ldr	r0, [pc, #376]	; (8007abc <_printf_i+0x244>)
 8007942:	230a      	movs	r3, #10
 8007944:	e019      	b.n	800797a <_printf_i+0x102>
 8007946:	680e      	ldr	r6, [r1, #0]
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800794e:	bf18      	it	ne
 8007950:	b236      	sxthne	r6, r6
 8007952:	e7ef      	b.n	8007934 <_printf_i+0xbc>
 8007954:	682b      	ldr	r3, [r5, #0]
 8007956:	6820      	ldr	r0, [r4, #0]
 8007958:	1d19      	adds	r1, r3, #4
 800795a:	6029      	str	r1, [r5, #0]
 800795c:	0601      	lsls	r1, r0, #24
 800795e:	d501      	bpl.n	8007964 <_printf_i+0xec>
 8007960:	681e      	ldr	r6, [r3, #0]
 8007962:	e002      	b.n	800796a <_printf_i+0xf2>
 8007964:	0646      	lsls	r6, r0, #25
 8007966:	d5fb      	bpl.n	8007960 <_printf_i+0xe8>
 8007968:	881e      	ldrh	r6, [r3, #0]
 800796a:	4854      	ldr	r0, [pc, #336]	; (8007abc <_printf_i+0x244>)
 800796c:	2f6f      	cmp	r7, #111	; 0x6f
 800796e:	bf0c      	ite	eq
 8007970:	2308      	moveq	r3, #8
 8007972:	230a      	movne	r3, #10
 8007974:	2100      	movs	r1, #0
 8007976:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800797a:	6865      	ldr	r5, [r4, #4]
 800797c:	60a5      	str	r5, [r4, #8]
 800797e:	2d00      	cmp	r5, #0
 8007980:	bfa2      	ittt	ge
 8007982:	6821      	ldrge	r1, [r4, #0]
 8007984:	f021 0104 	bicge.w	r1, r1, #4
 8007988:	6021      	strge	r1, [r4, #0]
 800798a:	b90e      	cbnz	r6, 8007990 <_printf_i+0x118>
 800798c:	2d00      	cmp	r5, #0
 800798e:	d04d      	beq.n	8007a2c <_printf_i+0x1b4>
 8007990:	4615      	mov	r5, r2
 8007992:	fbb6 f1f3 	udiv	r1, r6, r3
 8007996:	fb03 6711 	mls	r7, r3, r1, r6
 800799a:	5dc7      	ldrb	r7, [r0, r7]
 800799c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80079a0:	4637      	mov	r7, r6
 80079a2:	42bb      	cmp	r3, r7
 80079a4:	460e      	mov	r6, r1
 80079a6:	d9f4      	bls.n	8007992 <_printf_i+0x11a>
 80079a8:	2b08      	cmp	r3, #8
 80079aa:	d10b      	bne.n	80079c4 <_printf_i+0x14c>
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	07de      	lsls	r6, r3, #31
 80079b0:	d508      	bpl.n	80079c4 <_printf_i+0x14c>
 80079b2:	6923      	ldr	r3, [r4, #16]
 80079b4:	6861      	ldr	r1, [r4, #4]
 80079b6:	4299      	cmp	r1, r3
 80079b8:	bfde      	ittt	le
 80079ba:	2330      	movle	r3, #48	; 0x30
 80079bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80079c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80079c4:	1b52      	subs	r2, r2, r5
 80079c6:	6122      	str	r2, [r4, #16]
 80079c8:	f8cd a000 	str.w	sl, [sp]
 80079cc:	464b      	mov	r3, r9
 80079ce:	aa03      	add	r2, sp, #12
 80079d0:	4621      	mov	r1, r4
 80079d2:	4640      	mov	r0, r8
 80079d4:	f7ff fee2 	bl	800779c <_printf_common>
 80079d8:	3001      	adds	r0, #1
 80079da:	d14c      	bne.n	8007a76 <_printf_i+0x1fe>
 80079dc:	f04f 30ff 	mov.w	r0, #4294967295
 80079e0:	b004      	add	sp, #16
 80079e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e6:	4835      	ldr	r0, [pc, #212]	; (8007abc <_printf_i+0x244>)
 80079e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80079ec:	6829      	ldr	r1, [r5, #0]
 80079ee:	6823      	ldr	r3, [r4, #0]
 80079f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80079f4:	6029      	str	r1, [r5, #0]
 80079f6:	061d      	lsls	r5, r3, #24
 80079f8:	d514      	bpl.n	8007a24 <_printf_i+0x1ac>
 80079fa:	07df      	lsls	r7, r3, #31
 80079fc:	bf44      	itt	mi
 80079fe:	f043 0320 	orrmi.w	r3, r3, #32
 8007a02:	6023      	strmi	r3, [r4, #0]
 8007a04:	b91e      	cbnz	r6, 8007a0e <_printf_i+0x196>
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	f023 0320 	bic.w	r3, r3, #32
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	2310      	movs	r3, #16
 8007a10:	e7b0      	b.n	8007974 <_printf_i+0xfc>
 8007a12:	6823      	ldr	r3, [r4, #0]
 8007a14:	f043 0320 	orr.w	r3, r3, #32
 8007a18:	6023      	str	r3, [r4, #0]
 8007a1a:	2378      	movs	r3, #120	; 0x78
 8007a1c:	4828      	ldr	r0, [pc, #160]	; (8007ac0 <_printf_i+0x248>)
 8007a1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a22:	e7e3      	b.n	80079ec <_printf_i+0x174>
 8007a24:	0659      	lsls	r1, r3, #25
 8007a26:	bf48      	it	mi
 8007a28:	b2b6      	uxthmi	r6, r6
 8007a2a:	e7e6      	b.n	80079fa <_printf_i+0x182>
 8007a2c:	4615      	mov	r5, r2
 8007a2e:	e7bb      	b.n	80079a8 <_printf_i+0x130>
 8007a30:	682b      	ldr	r3, [r5, #0]
 8007a32:	6826      	ldr	r6, [r4, #0]
 8007a34:	6961      	ldr	r1, [r4, #20]
 8007a36:	1d18      	adds	r0, r3, #4
 8007a38:	6028      	str	r0, [r5, #0]
 8007a3a:	0635      	lsls	r5, r6, #24
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	d501      	bpl.n	8007a44 <_printf_i+0x1cc>
 8007a40:	6019      	str	r1, [r3, #0]
 8007a42:	e002      	b.n	8007a4a <_printf_i+0x1d2>
 8007a44:	0670      	lsls	r0, r6, #25
 8007a46:	d5fb      	bpl.n	8007a40 <_printf_i+0x1c8>
 8007a48:	8019      	strh	r1, [r3, #0]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	6123      	str	r3, [r4, #16]
 8007a4e:	4615      	mov	r5, r2
 8007a50:	e7ba      	b.n	80079c8 <_printf_i+0x150>
 8007a52:	682b      	ldr	r3, [r5, #0]
 8007a54:	1d1a      	adds	r2, r3, #4
 8007a56:	602a      	str	r2, [r5, #0]
 8007a58:	681d      	ldr	r5, [r3, #0]
 8007a5a:	6862      	ldr	r2, [r4, #4]
 8007a5c:	2100      	movs	r1, #0
 8007a5e:	4628      	mov	r0, r5
 8007a60:	f7f8 fbc6 	bl	80001f0 <memchr>
 8007a64:	b108      	cbz	r0, 8007a6a <_printf_i+0x1f2>
 8007a66:	1b40      	subs	r0, r0, r5
 8007a68:	6060      	str	r0, [r4, #4]
 8007a6a:	6863      	ldr	r3, [r4, #4]
 8007a6c:	6123      	str	r3, [r4, #16]
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a74:	e7a8      	b.n	80079c8 <_printf_i+0x150>
 8007a76:	6923      	ldr	r3, [r4, #16]
 8007a78:	462a      	mov	r2, r5
 8007a7a:	4649      	mov	r1, r9
 8007a7c:	4640      	mov	r0, r8
 8007a7e:	47d0      	blx	sl
 8007a80:	3001      	adds	r0, #1
 8007a82:	d0ab      	beq.n	80079dc <_printf_i+0x164>
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	079b      	lsls	r3, r3, #30
 8007a88:	d413      	bmi.n	8007ab2 <_printf_i+0x23a>
 8007a8a:	68e0      	ldr	r0, [r4, #12]
 8007a8c:	9b03      	ldr	r3, [sp, #12]
 8007a8e:	4298      	cmp	r0, r3
 8007a90:	bfb8      	it	lt
 8007a92:	4618      	movlt	r0, r3
 8007a94:	e7a4      	b.n	80079e0 <_printf_i+0x168>
 8007a96:	2301      	movs	r3, #1
 8007a98:	4632      	mov	r2, r6
 8007a9a:	4649      	mov	r1, r9
 8007a9c:	4640      	mov	r0, r8
 8007a9e:	47d0      	blx	sl
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	d09b      	beq.n	80079dc <_printf_i+0x164>
 8007aa4:	3501      	adds	r5, #1
 8007aa6:	68e3      	ldr	r3, [r4, #12]
 8007aa8:	9903      	ldr	r1, [sp, #12]
 8007aaa:	1a5b      	subs	r3, r3, r1
 8007aac:	42ab      	cmp	r3, r5
 8007aae:	dcf2      	bgt.n	8007a96 <_printf_i+0x21e>
 8007ab0:	e7eb      	b.n	8007a8a <_printf_i+0x212>
 8007ab2:	2500      	movs	r5, #0
 8007ab4:	f104 0619 	add.w	r6, r4, #25
 8007ab8:	e7f5      	b.n	8007aa6 <_printf_i+0x22e>
 8007aba:	bf00      	nop
 8007abc:	08009fa2 	.word	0x08009fa2
 8007ac0:	08009fb3 	.word	0x08009fb3

08007ac4 <cleanup_glue>:
 8007ac4:	b538      	push	{r3, r4, r5, lr}
 8007ac6:	460c      	mov	r4, r1
 8007ac8:	6809      	ldr	r1, [r1, #0]
 8007aca:	4605      	mov	r5, r0
 8007acc:	b109      	cbz	r1, 8007ad2 <cleanup_glue+0xe>
 8007ace:	f7ff fff9 	bl	8007ac4 <cleanup_glue>
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ada:	f7ff baa9 	b.w	8007030 <_free_r>
	...

08007ae0 <_reclaim_reent>:
 8007ae0:	4b2c      	ldr	r3, [pc, #176]	; (8007b94 <_reclaim_reent+0xb4>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4283      	cmp	r3, r0
 8007ae6:	b570      	push	{r4, r5, r6, lr}
 8007ae8:	4604      	mov	r4, r0
 8007aea:	d051      	beq.n	8007b90 <_reclaim_reent+0xb0>
 8007aec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007aee:	b143      	cbz	r3, 8007b02 <_reclaim_reent+0x22>
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d14a      	bne.n	8007b8c <_reclaim_reent+0xac>
 8007af6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007af8:	6819      	ldr	r1, [r3, #0]
 8007afa:	b111      	cbz	r1, 8007b02 <_reclaim_reent+0x22>
 8007afc:	4620      	mov	r0, r4
 8007afe:	f7ff fa97 	bl	8007030 <_free_r>
 8007b02:	6961      	ldr	r1, [r4, #20]
 8007b04:	b111      	cbz	r1, 8007b0c <_reclaim_reent+0x2c>
 8007b06:	4620      	mov	r0, r4
 8007b08:	f7ff fa92 	bl	8007030 <_free_r>
 8007b0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007b0e:	b111      	cbz	r1, 8007b16 <_reclaim_reent+0x36>
 8007b10:	4620      	mov	r0, r4
 8007b12:	f7ff fa8d 	bl	8007030 <_free_r>
 8007b16:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007b18:	b111      	cbz	r1, 8007b20 <_reclaim_reent+0x40>
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f7ff fa88 	bl	8007030 <_free_r>
 8007b20:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007b22:	b111      	cbz	r1, 8007b2a <_reclaim_reent+0x4a>
 8007b24:	4620      	mov	r0, r4
 8007b26:	f7ff fa83 	bl	8007030 <_free_r>
 8007b2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007b2c:	b111      	cbz	r1, 8007b34 <_reclaim_reent+0x54>
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f7ff fa7e 	bl	8007030 <_free_r>
 8007b34:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007b36:	b111      	cbz	r1, 8007b3e <_reclaim_reent+0x5e>
 8007b38:	4620      	mov	r0, r4
 8007b3a:	f7ff fa79 	bl	8007030 <_free_r>
 8007b3e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007b40:	b111      	cbz	r1, 8007b48 <_reclaim_reent+0x68>
 8007b42:	4620      	mov	r0, r4
 8007b44:	f7ff fa74 	bl	8007030 <_free_r>
 8007b48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b4a:	b111      	cbz	r1, 8007b52 <_reclaim_reent+0x72>
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f7ff fa6f 	bl	8007030 <_free_r>
 8007b52:	69a3      	ldr	r3, [r4, #24]
 8007b54:	b1e3      	cbz	r3, 8007b90 <_reclaim_reent+0xb0>
 8007b56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007b58:	4620      	mov	r0, r4
 8007b5a:	4798      	blx	r3
 8007b5c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007b5e:	b1b9      	cbz	r1, 8007b90 <_reclaim_reent+0xb0>
 8007b60:	4620      	mov	r0, r4
 8007b62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007b66:	f7ff bfad 	b.w	8007ac4 <cleanup_glue>
 8007b6a:	5949      	ldr	r1, [r1, r5]
 8007b6c:	b941      	cbnz	r1, 8007b80 <_reclaim_reent+0xa0>
 8007b6e:	3504      	adds	r5, #4
 8007b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b72:	2d80      	cmp	r5, #128	; 0x80
 8007b74:	68d9      	ldr	r1, [r3, #12]
 8007b76:	d1f8      	bne.n	8007b6a <_reclaim_reent+0x8a>
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f7ff fa59 	bl	8007030 <_free_r>
 8007b7e:	e7ba      	b.n	8007af6 <_reclaim_reent+0x16>
 8007b80:	680e      	ldr	r6, [r1, #0]
 8007b82:	4620      	mov	r0, r4
 8007b84:	f7ff fa54 	bl	8007030 <_free_r>
 8007b88:	4631      	mov	r1, r6
 8007b8a:	e7ef      	b.n	8007b6c <_reclaim_reent+0x8c>
 8007b8c:	2500      	movs	r5, #0
 8007b8e:	e7ef      	b.n	8007b70 <_reclaim_reent+0x90>
 8007b90:	bd70      	pop	{r4, r5, r6, pc}
 8007b92:	bf00      	nop
 8007b94:	20000024 	.word	0x20000024

08007b98 <_sbrk_r>:
 8007b98:	b538      	push	{r3, r4, r5, lr}
 8007b9a:	4d06      	ldr	r5, [pc, #24]	; (8007bb4 <_sbrk_r+0x1c>)
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	4608      	mov	r0, r1
 8007ba2:	602b      	str	r3, [r5, #0]
 8007ba4:	f7f9 ff78 	bl	8001a98 <_sbrk>
 8007ba8:	1c43      	adds	r3, r0, #1
 8007baa:	d102      	bne.n	8007bb2 <_sbrk_r+0x1a>
 8007bac:	682b      	ldr	r3, [r5, #0]
 8007bae:	b103      	cbz	r3, 8007bb2 <_sbrk_r+0x1a>
 8007bb0:	6023      	str	r3, [r4, #0]
 8007bb2:	bd38      	pop	{r3, r4, r5, pc}
 8007bb4:	200111ac 	.word	0x200111ac

08007bb8 <sniprintf>:
 8007bb8:	b40c      	push	{r2, r3}
 8007bba:	b530      	push	{r4, r5, lr}
 8007bbc:	4b17      	ldr	r3, [pc, #92]	; (8007c1c <sniprintf+0x64>)
 8007bbe:	1e0c      	subs	r4, r1, #0
 8007bc0:	681d      	ldr	r5, [r3, #0]
 8007bc2:	b09d      	sub	sp, #116	; 0x74
 8007bc4:	da08      	bge.n	8007bd8 <sniprintf+0x20>
 8007bc6:	238b      	movs	r3, #139	; 0x8b
 8007bc8:	602b      	str	r3, [r5, #0]
 8007bca:	f04f 30ff 	mov.w	r0, #4294967295
 8007bce:	b01d      	add	sp, #116	; 0x74
 8007bd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007bd4:	b002      	add	sp, #8
 8007bd6:	4770      	bx	lr
 8007bd8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007bdc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007be0:	bf14      	ite	ne
 8007be2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007be6:	4623      	moveq	r3, r4
 8007be8:	9304      	str	r3, [sp, #16]
 8007bea:	9307      	str	r3, [sp, #28]
 8007bec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007bf0:	9002      	str	r0, [sp, #8]
 8007bf2:	9006      	str	r0, [sp, #24]
 8007bf4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007bf8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007bfa:	ab21      	add	r3, sp, #132	; 0x84
 8007bfc:	a902      	add	r1, sp, #8
 8007bfe:	4628      	mov	r0, r5
 8007c00:	9301      	str	r3, [sp, #4]
 8007c02:	f001 fbc9 	bl	8009398 <_svfiprintf_r>
 8007c06:	1c43      	adds	r3, r0, #1
 8007c08:	bfbc      	itt	lt
 8007c0a:	238b      	movlt	r3, #139	; 0x8b
 8007c0c:	602b      	strlt	r3, [r5, #0]
 8007c0e:	2c00      	cmp	r4, #0
 8007c10:	d0dd      	beq.n	8007bce <sniprintf+0x16>
 8007c12:	9b02      	ldr	r3, [sp, #8]
 8007c14:	2200      	movs	r2, #0
 8007c16:	701a      	strb	r2, [r3, #0]
 8007c18:	e7d9      	b.n	8007bce <sniprintf+0x16>
 8007c1a:	bf00      	nop
 8007c1c:	20000024 	.word	0x20000024

08007c20 <__sread>:
 8007c20:	b510      	push	{r4, lr}
 8007c22:	460c      	mov	r4, r1
 8007c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c28:	f001 fcb6 	bl	8009598 <_read_r>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	bfab      	itete	ge
 8007c30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c32:	89a3      	ldrhlt	r3, [r4, #12]
 8007c34:	181b      	addge	r3, r3, r0
 8007c36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c3a:	bfac      	ite	ge
 8007c3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c3e:	81a3      	strhlt	r3, [r4, #12]
 8007c40:	bd10      	pop	{r4, pc}

08007c42 <__swrite>:
 8007c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c46:	461f      	mov	r7, r3
 8007c48:	898b      	ldrh	r3, [r1, #12]
 8007c4a:	05db      	lsls	r3, r3, #23
 8007c4c:	4605      	mov	r5, r0
 8007c4e:	460c      	mov	r4, r1
 8007c50:	4616      	mov	r6, r2
 8007c52:	d505      	bpl.n	8007c60 <__swrite+0x1e>
 8007c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c58:	2302      	movs	r3, #2
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f000 ff88 	bl	8008b70 <_lseek_r>
 8007c60:	89a3      	ldrh	r3, [r4, #12]
 8007c62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c6a:	81a3      	strh	r3, [r4, #12]
 8007c6c:	4632      	mov	r2, r6
 8007c6e:	463b      	mov	r3, r7
 8007c70:	4628      	mov	r0, r5
 8007c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c76:	f000 b817 	b.w	8007ca8 <_write_r>

08007c7a <__sseek>:
 8007c7a:	b510      	push	{r4, lr}
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c82:	f000 ff75 	bl	8008b70 <_lseek_r>
 8007c86:	1c43      	adds	r3, r0, #1
 8007c88:	89a3      	ldrh	r3, [r4, #12]
 8007c8a:	bf15      	itete	ne
 8007c8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c96:	81a3      	strheq	r3, [r4, #12]
 8007c98:	bf18      	it	ne
 8007c9a:	81a3      	strhne	r3, [r4, #12]
 8007c9c:	bd10      	pop	{r4, pc}

08007c9e <__sclose>:
 8007c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ca2:	f000 b813 	b.w	8007ccc <_close_r>
	...

08007ca8 <_write_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4d07      	ldr	r5, [pc, #28]	; (8007cc8 <_write_r+0x20>)
 8007cac:	4604      	mov	r4, r0
 8007cae:	4608      	mov	r0, r1
 8007cb0:	4611      	mov	r1, r2
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	602a      	str	r2, [r5, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	f7f9 fe9d 	bl	80019f6 <_write>
 8007cbc:	1c43      	adds	r3, r0, #1
 8007cbe:	d102      	bne.n	8007cc6 <_write_r+0x1e>
 8007cc0:	682b      	ldr	r3, [r5, #0]
 8007cc2:	b103      	cbz	r3, 8007cc6 <_write_r+0x1e>
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	bd38      	pop	{r3, r4, r5, pc}
 8007cc8:	200111ac 	.word	0x200111ac

08007ccc <_close_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4d06      	ldr	r5, [pc, #24]	; (8007ce8 <_close_r+0x1c>)
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	4604      	mov	r4, r0
 8007cd4:	4608      	mov	r0, r1
 8007cd6:	602b      	str	r3, [r5, #0]
 8007cd8:	f7f9 fea9 	bl	8001a2e <_close>
 8007cdc:	1c43      	adds	r3, r0, #1
 8007cde:	d102      	bne.n	8007ce6 <_close_r+0x1a>
 8007ce0:	682b      	ldr	r3, [r5, #0]
 8007ce2:	b103      	cbz	r3, 8007ce6 <_close_r+0x1a>
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	bd38      	pop	{r3, r4, r5, pc}
 8007ce8:	200111ac 	.word	0x200111ac

08007cec <quorem>:
 8007cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf0:	6903      	ldr	r3, [r0, #16]
 8007cf2:	690c      	ldr	r4, [r1, #16]
 8007cf4:	42a3      	cmp	r3, r4
 8007cf6:	4607      	mov	r7, r0
 8007cf8:	f2c0 8081 	blt.w	8007dfe <quorem+0x112>
 8007cfc:	3c01      	subs	r4, #1
 8007cfe:	f101 0814 	add.w	r8, r1, #20
 8007d02:	f100 0514 	add.w	r5, r0, #20
 8007d06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d0a:	9301      	str	r3, [sp, #4]
 8007d0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d14:	3301      	adds	r3, #1
 8007d16:	429a      	cmp	r2, r3
 8007d18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007d1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d20:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d24:	d331      	bcc.n	8007d8a <quorem+0x9e>
 8007d26:	f04f 0e00 	mov.w	lr, #0
 8007d2a:	4640      	mov	r0, r8
 8007d2c:	46ac      	mov	ip, r5
 8007d2e:	46f2      	mov	sl, lr
 8007d30:	f850 2b04 	ldr.w	r2, [r0], #4
 8007d34:	b293      	uxth	r3, r2
 8007d36:	fb06 e303 	mla	r3, r6, r3, lr
 8007d3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	ebaa 0303 	sub.w	r3, sl, r3
 8007d44:	f8dc a000 	ldr.w	sl, [ip]
 8007d48:	0c12      	lsrs	r2, r2, #16
 8007d4a:	fa13 f38a 	uxtah	r3, r3, sl
 8007d4e:	fb06 e202 	mla	r2, r6, r2, lr
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	9b00      	ldr	r3, [sp, #0]
 8007d56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d5a:	b292      	uxth	r2, r2
 8007d5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d64:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d68:	4581      	cmp	r9, r0
 8007d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d6e:	f84c 3b04 	str.w	r3, [ip], #4
 8007d72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d76:	d2db      	bcs.n	8007d30 <quorem+0x44>
 8007d78:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d7c:	b92b      	cbnz	r3, 8007d8a <quorem+0x9e>
 8007d7e:	9b01      	ldr	r3, [sp, #4]
 8007d80:	3b04      	subs	r3, #4
 8007d82:	429d      	cmp	r5, r3
 8007d84:	461a      	mov	r2, r3
 8007d86:	d32e      	bcc.n	8007de6 <quorem+0xfa>
 8007d88:	613c      	str	r4, [r7, #16]
 8007d8a:	4638      	mov	r0, r7
 8007d8c:	f001 f990 	bl	80090b0 <__mcmp>
 8007d90:	2800      	cmp	r0, #0
 8007d92:	db24      	blt.n	8007dde <quorem+0xf2>
 8007d94:	3601      	adds	r6, #1
 8007d96:	4628      	mov	r0, r5
 8007d98:	f04f 0c00 	mov.w	ip, #0
 8007d9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007da0:	f8d0 e000 	ldr.w	lr, [r0]
 8007da4:	b293      	uxth	r3, r2
 8007da6:	ebac 0303 	sub.w	r3, ip, r3
 8007daa:	0c12      	lsrs	r2, r2, #16
 8007dac:	fa13 f38e 	uxtah	r3, r3, lr
 8007db0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007db4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dbe:	45c1      	cmp	r9, r8
 8007dc0:	f840 3b04 	str.w	r3, [r0], #4
 8007dc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007dc8:	d2e8      	bcs.n	8007d9c <quorem+0xb0>
 8007dca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dd2:	b922      	cbnz	r2, 8007dde <quorem+0xf2>
 8007dd4:	3b04      	subs	r3, #4
 8007dd6:	429d      	cmp	r5, r3
 8007dd8:	461a      	mov	r2, r3
 8007dda:	d30a      	bcc.n	8007df2 <quorem+0x106>
 8007ddc:	613c      	str	r4, [r7, #16]
 8007dde:	4630      	mov	r0, r6
 8007de0:	b003      	add	sp, #12
 8007de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de6:	6812      	ldr	r2, [r2, #0]
 8007de8:	3b04      	subs	r3, #4
 8007dea:	2a00      	cmp	r2, #0
 8007dec:	d1cc      	bne.n	8007d88 <quorem+0x9c>
 8007dee:	3c01      	subs	r4, #1
 8007df0:	e7c7      	b.n	8007d82 <quorem+0x96>
 8007df2:	6812      	ldr	r2, [r2, #0]
 8007df4:	3b04      	subs	r3, #4
 8007df6:	2a00      	cmp	r2, #0
 8007df8:	d1f0      	bne.n	8007ddc <quorem+0xf0>
 8007dfa:	3c01      	subs	r4, #1
 8007dfc:	e7eb      	b.n	8007dd6 <quorem+0xea>
 8007dfe:	2000      	movs	r0, #0
 8007e00:	e7ee      	b.n	8007de0 <quorem+0xf4>
 8007e02:	0000      	movs	r0, r0
 8007e04:	0000      	movs	r0, r0
	...

08007e08 <_dtoa_r>:
 8007e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0c:	ed2d 8b04 	vpush	{d8-d9}
 8007e10:	ec57 6b10 	vmov	r6, r7, d0
 8007e14:	b093      	sub	sp, #76	; 0x4c
 8007e16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007e18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007e1c:	9106      	str	r1, [sp, #24]
 8007e1e:	ee10 aa10 	vmov	sl, s0
 8007e22:	4604      	mov	r4, r0
 8007e24:	9209      	str	r2, [sp, #36]	; 0x24
 8007e26:	930c      	str	r3, [sp, #48]	; 0x30
 8007e28:	46bb      	mov	fp, r7
 8007e2a:	b975      	cbnz	r5, 8007e4a <_dtoa_r+0x42>
 8007e2c:	2010      	movs	r0, #16
 8007e2e:	f7ff f8e1 	bl	8006ff4 <malloc>
 8007e32:	4602      	mov	r2, r0
 8007e34:	6260      	str	r0, [r4, #36]	; 0x24
 8007e36:	b920      	cbnz	r0, 8007e42 <_dtoa_r+0x3a>
 8007e38:	4ba7      	ldr	r3, [pc, #668]	; (80080d8 <_dtoa_r+0x2d0>)
 8007e3a:	21ea      	movs	r1, #234	; 0xea
 8007e3c:	48a7      	ldr	r0, [pc, #668]	; (80080dc <_dtoa_r+0x2d4>)
 8007e3e:	f001 fbbd 	bl	80095bc <__assert_func>
 8007e42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007e46:	6005      	str	r5, [r0, #0]
 8007e48:	60c5      	str	r5, [r0, #12]
 8007e4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e4c:	6819      	ldr	r1, [r3, #0]
 8007e4e:	b151      	cbz	r1, 8007e66 <_dtoa_r+0x5e>
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	604a      	str	r2, [r1, #4]
 8007e54:	2301      	movs	r3, #1
 8007e56:	4093      	lsls	r3, r2
 8007e58:	608b      	str	r3, [r1, #8]
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fee6 	bl	8008c2c <_Bfree>
 8007e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e62:	2200      	movs	r2, #0
 8007e64:	601a      	str	r2, [r3, #0]
 8007e66:	1e3b      	subs	r3, r7, #0
 8007e68:	bfaa      	itet	ge
 8007e6a:	2300      	movge	r3, #0
 8007e6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e70:	f8c8 3000 	strge.w	r3, [r8]
 8007e74:	4b9a      	ldr	r3, [pc, #616]	; (80080e0 <_dtoa_r+0x2d8>)
 8007e76:	bfbc      	itt	lt
 8007e78:	2201      	movlt	r2, #1
 8007e7a:	f8c8 2000 	strlt.w	r2, [r8]
 8007e7e:	ea33 030b 	bics.w	r3, r3, fp
 8007e82:	d11b      	bne.n	8007ebc <_dtoa_r+0xb4>
 8007e84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e86:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e8a:	6013      	str	r3, [r2, #0]
 8007e8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e90:	4333      	orrs	r3, r6
 8007e92:	f000 8592 	beq.w	80089ba <_dtoa_r+0xbb2>
 8007e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e98:	b963      	cbnz	r3, 8007eb4 <_dtoa_r+0xac>
 8007e9a:	4b92      	ldr	r3, [pc, #584]	; (80080e4 <_dtoa_r+0x2dc>)
 8007e9c:	e022      	b.n	8007ee4 <_dtoa_r+0xdc>
 8007e9e:	4b92      	ldr	r3, [pc, #584]	; (80080e8 <_dtoa_r+0x2e0>)
 8007ea0:	9301      	str	r3, [sp, #4]
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ea6:	6013      	str	r3, [r2, #0]
 8007ea8:	9801      	ldr	r0, [sp, #4]
 8007eaa:	b013      	add	sp, #76	; 0x4c
 8007eac:	ecbd 8b04 	vpop	{d8-d9}
 8007eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb4:	4b8b      	ldr	r3, [pc, #556]	; (80080e4 <_dtoa_r+0x2dc>)
 8007eb6:	9301      	str	r3, [sp, #4]
 8007eb8:	3303      	adds	r3, #3
 8007eba:	e7f3      	b.n	8007ea4 <_dtoa_r+0x9c>
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	4650      	mov	r0, sl
 8007ec2:	4659      	mov	r1, fp
 8007ec4:	f7f8 fe08 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ec8:	ec4b ab19 	vmov	d9, sl, fp
 8007ecc:	4680      	mov	r8, r0
 8007ece:	b158      	cbz	r0, 8007ee8 <_dtoa_r+0xe0>
 8007ed0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	6013      	str	r3, [r2, #0]
 8007ed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	f000 856b 	beq.w	80089b4 <_dtoa_r+0xbac>
 8007ede:	4883      	ldr	r0, [pc, #524]	; (80080ec <_dtoa_r+0x2e4>)
 8007ee0:	6018      	str	r0, [r3, #0]
 8007ee2:	1e43      	subs	r3, r0, #1
 8007ee4:	9301      	str	r3, [sp, #4]
 8007ee6:	e7df      	b.n	8007ea8 <_dtoa_r+0xa0>
 8007ee8:	ec4b ab10 	vmov	d0, sl, fp
 8007eec:	aa10      	add	r2, sp, #64	; 0x40
 8007eee:	a911      	add	r1, sp, #68	; 0x44
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f001 f983 	bl	80091fc <__d2b>
 8007ef6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007efa:	ee08 0a10 	vmov	s16, r0
 8007efe:	2d00      	cmp	r5, #0
 8007f00:	f000 8084 	beq.w	800800c <_dtoa_r+0x204>
 8007f04:	ee19 3a90 	vmov	r3, s19
 8007f08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007f10:	4656      	mov	r6, sl
 8007f12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007f16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007f1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007f1e:	4b74      	ldr	r3, [pc, #464]	; (80080f0 <_dtoa_r+0x2e8>)
 8007f20:	2200      	movs	r2, #0
 8007f22:	4630      	mov	r0, r6
 8007f24:	4639      	mov	r1, r7
 8007f26:	f7f8 f9b7 	bl	8000298 <__aeabi_dsub>
 8007f2a:	a365      	add	r3, pc, #404	; (adr r3, 80080c0 <_dtoa_r+0x2b8>)
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	f7f8 fb6a 	bl	8000608 <__aeabi_dmul>
 8007f34:	a364      	add	r3, pc, #400	; (adr r3, 80080c8 <_dtoa_r+0x2c0>)
 8007f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3a:	f7f8 f9af 	bl	800029c <__adddf3>
 8007f3e:	4606      	mov	r6, r0
 8007f40:	4628      	mov	r0, r5
 8007f42:	460f      	mov	r7, r1
 8007f44:	f7f8 faf6 	bl	8000534 <__aeabi_i2d>
 8007f48:	a361      	add	r3, pc, #388	; (adr r3, 80080d0 <_dtoa_r+0x2c8>)
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	f7f8 fb5b 	bl	8000608 <__aeabi_dmul>
 8007f52:	4602      	mov	r2, r0
 8007f54:	460b      	mov	r3, r1
 8007f56:	4630      	mov	r0, r6
 8007f58:	4639      	mov	r1, r7
 8007f5a:	f7f8 f99f 	bl	800029c <__adddf3>
 8007f5e:	4606      	mov	r6, r0
 8007f60:	460f      	mov	r7, r1
 8007f62:	f7f8 fe01 	bl	8000b68 <__aeabi_d2iz>
 8007f66:	2200      	movs	r2, #0
 8007f68:	9000      	str	r0, [sp, #0]
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	4639      	mov	r1, r7
 8007f70:	f7f8 fdbc 	bl	8000aec <__aeabi_dcmplt>
 8007f74:	b150      	cbz	r0, 8007f8c <_dtoa_r+0x184>
 8007f76:	9800      	ldr	r0, [sp, #0]
 8007f78:	f7f8 fadc 	bl	8000534 <__aeabi_i2d>
 8007f7c:	4632      	mov	r2, r6
 8007f7e:	463b      	mov	r3, r7
 8007f80:	f7f8 fdaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f84:	b910      	cbnz	r0, 8007f8c <_dtoa_r+0x184>
 8007f86:	9b00      	ldr	r3, [sp, #0]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	9b00      	ldr	r3, [sp, #0]
 8007f8e:	2b16      	cmp	r3, #22
 8007f90:	d85a      	bhi.n	8008048 <_dtoa_r+0x240>
 8007f92:	9a00      	ldr	r2, [sp, #0]
 8007f94:	4b57      	ldr	r3, [pc, #348]	; (80080f4 <_dtoa_r+0x2ec>)
 8007f96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9e:	ec51 0b19 	vmov	r0, r1, d9
 8007fa2:	f7f8 fda3 	bl	8000aec <__aeabi_dcmplt>
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	d050      	beq.n	800804c <_dtoa_r+0x244>
 8007faa:	9b00      	ldr	r3, [sp, #0]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fb6:	1b5d      	subs	r5, r3, r5
 8007fb8:	1e6b      	subs	r3, r5, #1
 8007fba:	9305      	str	r3, [sp, #20]
 8007fbc:	bf45      	ittet	mi
 8007fbe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007fc2:	9304      	strmi	r3, [sp, #16]
 8007fc4:	2300      	movpl	r3, #0
 8007fc6:	2300      	movmi	r3, #0
 8007fc8:	bf4c      	ite	mi
 8007fca:	9305      	strmi	r3, [sp, #20]
 8007fcc:	9304      	strpl	r3, [sp, #16]
 8007fce:	9b00      	ldr	r3, [sp, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	db3d      	blt.n	8008050 <_dtoa_r+0x248>
 8007fd4:	9b05      	ldr	r3, [sp, #20]
 8007fd6:	9a00      	ldr	r2, [sp, #0]
 8007fd8:	920a      	str	r2, [sp, #40]	; 0x28
 8007fda:	4413      	add	r3, r2
 8007fdc:	9305      	str	r3, [sp, #20]
 8007fde:	2300      	movs	r3, #0
 8007fe0:	9307      	str	r3, [sp, #28]
 8007fe2:	9b06      	ldr	r3, [sp, #24]
 8007fe4:	2b09      	cmp	r3, #9
 8007fe6:	f200 8089 	bhi.w	80080fc <_dtoa_r+0x2f4>
 8007fea:	2b05      	cmp	r3, #5
 8007fec:	bfc4      	itt	gt
 8007fee:	3b04      	subgt	r3, #4
 8007ff0:	9306      	strgt	r3, [sp, #24]
 8007ff2:	9b06      	ldr	r3, [sp, #24]
 8007ff4:	f1a3 0302 	sub.w	r3, r3, #2
 8007ff8:	bfcc      	ite	gt
 8007ffa:	2500      	movgt	r5, #0
 8007ffc:	2501      	movle	r5, #1
 8007ffe:	2b03      	cmp	r3, #3
 8008000:	f200 8087 	bhi.w	8008112 <_dtoa_r+0x30a>
 8008004:	e8df f003 	tbb	[pc, r3]
 8008008:	59383a2d 	.word	0x59383a2d
 800800c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008010:	441d      	add	r5, r3
 8008012:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008016:	2b20      	cmp	r3, #32
 8008018:	bfc1      	itttt	gt
 800801a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800801e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008022:	fa0b f303 	lslgt.w	r3, fp, r3
 8008026:	fa26 f000 	lsrgt.w	r0, r6, r0
 800802a:	bfda      	itte	le
 800802c:	f1c3 0320 	rsble	r3, r3, #32
 8008030:	fa06 f003 	lslle.w	r0, r6, r3
 8008034:	4318      	orrgt	r0, r3
 8008036:	f7f8 fa6d 	bl	8000514 <__aeabi_ui2d>
 800803a:	2301      	movs	r3, #1
 800803c:	4606      	mov	r6, r0
 800803e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008042:	3d01      	subs	r5, #1
 8008044:	930e      	str	r3, [sp, #56]	; 0x38
 8008046:	e76a      	b.n	8007f1e <_dtoa_r+0x116>
 8008048:	2301      	movs	r3, #1
 800804a:	e7b2      	b.n	8007fb2 <_dtoa_r+0x1aa>
 800804c:	900b      	str	r0, [sp, #44]	; 0x2c
 800804e:	e7b1      	b.n	8007fb4 <_dtoa_r+0x1ac>
 8008050:	9b04      	ldr	r3, [sp, #16]
 8008052:	9a00      	ldr	r2, [sp, #0]
 8008054:	1a9b      	subs	r3, r3, r2
 8008056:	9304      	str	r3, [sp, #16]
 8008058:	4253      	negs	r3, r2
 800805a:	9307      	str	r3, [sp, #28]
 800805c:	2300      	movs	r3, #0
 800805e:	930a      	str	r3, [sp, #40]	; 0x28
 8008060:	e7bf      	b.n	8007fe2 <_dtoa_r+0x1da>
 8008062:	2300      	movs	r3, #0
 8008064:	9308      	str	r3, [sp, #32]
 8008066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008068:	2b00      	cmp	r3, #0
 800806a:	dc55      	bgt.n	8008118 <_dtoa_r+0x310>
 800806c:	2301      	movs	r3, #1
 800806e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008072:	461a      	mov	r2, r3
 8008074:	9209      	str	r2, [sp, #36]	; 0x24
 8008076:	e00c      	b.n	8008092 <_dtoa_r+0x28a>
 8008078:	2301      	movs	r3, #1
 800807a:	e7f3      	b.n	8008064 <_dtoa_r+0x25c>
 800807c:	2300      	movs	r3, #0
 800807e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008080:	9308      	str	r3, [sp, #32]
 8008082:	9b00      	ldr	r3, [sp, #0]
 8008084:	4413      	add	r3, r2
 8008086:	9302      	str	r3, [sp, #8]
 8008088:	3301      	adds	r3, #1
 800808a:	2b01      	cmp	r3, #1
 800808c:	9303      	str	r3, [sp, #12]
 800808e:	bfb8      	it	lt
 8008090:	2301      	movlt	r3, #1
 8008092:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008094:	2200      	movs	r2, #0
 8008096:	6042      	str	r2, [r0, #4]
 8008098:	2204      	movs	r2, #4
 800809a:	f102 0614 	add.w	r6, r2, #20
 800809e:	429e      	cmp	r6, r3
 80080a0:	6841      	ldr	r1, [r0, #4]
 80080a2:	d93d      	bls.n	8008120 <_dtoa_r+0x318>
 80080a4:	4620      	mov	r0, r4
 80080a6:	f000 fd81 	bl	8008bac <_Balloc>
 80080aa:	9001      	str	r0, [sp, #4]
 80080ac:	2800      	cmp	r0, #0
 80080ae:	d13b      	bne.n	8008128 <_dtoa_r+0x320>
 80080b0:	4b11      	ldr	r3, [pc, #68]	; (80080f8 <_dtoa_r+0x2f0>)
 80080b2:	4602      	mov	r2, r0
 80080b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80080b8:	e6c0      	b.n	8007e3c <_dtoa_r+0x34>
 80080ba:	2301      	movs	r3, #1
 80080bc:	e7df      	b.n	800807e <_dtoa_r+0x276>
 80080be:	bf00      	nop
 80080c0:	636f4361 	.word	0x636f4361
 80080c4:	3fd287a7 	.word	0x3fd287a7
 80080c8:	8b60c8b3 	.word	0x8b60c8b3
 80080cc:	3fc68a28 	.word	0x3fc68a28
 80080d0:	509f79fb 	.word	0x509f79fb
 80080d4:	3fd34413 	.word	0x3fd34413
 80080d8:	08009fd1 	.word	0x08009fd1
 80080dc:	08009fe8 	.word	0x08009fe8
 80080e0:	7ff00000 	.word	0x7ff00000
 80080e4:	08009fcd 	.word	0x08009fcd
 80080e8:	08009fc4 	.word	0x08009fc4
 80080ec:	08009fa1 	.word	0x08009fa1
 80080f0:	3ff80000 	.word	0x3ff80000
 80080f4:	0800a0d8 	.word	0x0800a0d8
 80080f8:	0800a043 	.word	0x0800a043
 80080fc:	2501      	movs	r5, #1
 80080fe:	2300      	movs	r3, #0
 8008100:	9306      	str	r3, [sp, #24]
 8008102:	9508      	str	r5, [sp, #32]
 8008104:	f04f 33ff 	mov.w	r3, #4294967295
 8008108:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800810c:	2200      	movs	r2, #0
 800810e:	2312      	movs	r3, #18
 8008110:	e7b0      	b.n	8008074 <_dtoa_r+0x26c>
 8008112:	2301      	movs	r3, #1
 8008114:	9308      	str	r3, [sp, #32]
 8008116:	e7f5      	b.n	8008104 <_dtoa_r+0x2fc>
 8008118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800811a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800811e:	e7b8      	b.n	8008092 <_dtoa_r+0x28a>
 8008120:	3101      	adds	r1, #1
 8008122:	6041      	str	r1, [r0, #4]
 8008124:	0052      	lsls	r2, r2, #1
 8008126:	e7b8      	b.n	800809a <_dtoa_r+0x292>
 8008128:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800812a:	9a01      	ldr	r2, [sp, #4]
 800812c:	601a      	str	r2, [r3, #0]
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	2b0e      	cmp	r3, #14
 8008132:	f200 809d 	bhi.w	8008270 <_dtoa_r+0x468>
 8008136:	2d00      	cmp	r5, #0
 8008138:	f000 809a 	beq.w	8008270 <_dtoa_r+0x468>
 800813c:	9b00      	ldr	r3, [sp, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	dd32      	ble.n	80081a8 <_dtoa_r+0x3a0>
 8008142:	4ab7      	ldr	r2, [pc, #732]	; (8008420 <_dtoa_r+0x618>)
 8008144:	f003 030f 	and.w	r3, r3, #15
 8008148:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800814c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008150:	9b00      	ldr	r3, [sp, #0]
 8008152:	05d8      	lsls	r0, r3, #23
 8008154:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008158:	d516      	bpl.n	8008188 <_dtoa_r+0x380>
 800815a:	4bb2      	ldr	r3, [pc, #712]	; (8008424 <_dtoa_r+0x61c>)
 800815c:	ec51 0b19 	vmov	r0, r1, d9
 8008160:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008164:	f7f8 fb7a 	bl	800085c <__aeabi_ddiv>
 8008168:	f007 070f 	and.w	r7, r7, #15
 800816c:	4682      	mov	sl, r0
 800816e:	468b      	mov	fp, r1
 8008170:	2503      	movs	r5, #3
 8008172:	4eac      	ldr	r6, [pc, #688]	; (8008424 <_dtoa_r+0x61c>)
 8008174:	b957      	cbnz	r7, 800818c <_dtoa_r+0x384>
 8008176:	4642      	mov	r2, r8
 8008178:	464b      	mov	r3, r9
 800817a:	4650      	mov	r0, sl
 800817c:	4659      	mov	r1, fp
 800817e:	f7f8 fb6d 	bl	800085c <__aeabi_ddiv>
 8008182:	4682      	mov	sl, r0
 8008184:	468b      	mov	fp, r1
 8008186:	e028      	b.n	80081da <_dtoa_r+0x3d2>
 8008188:	2502      	movs	r5, #2
 800818a:	e7f2      	b.n	8008172 <_dtoa_r+0x36a>
 800818c:	07f9      	lsls	r1, r7, #31
 800818e:	d508      	bpl.n	80081a2 <_dtoa_r+0x39a>
 8008190:	4640      	mov	r0, r8
 8008192:	4649      	mov	r1, r9
 8008194:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008198:	f7f8 fa36 	bl	8000608 <__aeabi_dmul>
 800819c:	3501      	adds	r5, #1
 800819e:	4680      	mov	r8, r0
 80081a0:	4689      	mov	r9, r1
 80081a2:	107f      	asrs	r7, r7, #1
 80081a4:	3608      	adds	r6, #8
 80081a6:	e7e5      	b.n	8008174 <_dtoa_r+0x36c>
 80081a8:	f000 809b 	beq.w	80082e2 <_dtoa_r+0x4da>
 80081ac:	9b00      	ldr	r3, [sp, #0]
 80081ae:	4f9d      	ldr	r7, [pc, #628]	; (8008424 <_dtoa_r+0x61c>)
 80081b0:	425e      	negs	r6, r3
 80081b2:	4b9b      	ldr	r3, [pc, #620]	; (8008420 <_dtoa_r+0x618>)
 80081b4:	f006 020f 	and.w	r2, r6, #15
 80081b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c0:	ec51 0b19 	vmov	r0, r1, d9
 80081c4:	f7f8 fa20 	bl	8000608 <__aeabi_dmul>
 80081c8:	1136      	asrs	r6, r6, #4
 80081ca:	4682      	mov	sl, r0
 80081cc:	468b      	mov	fp, r1
 80081ce:	2300      	movs	r3, #0
 80081d0:	2502      	movs	r5, #2
 80081d2:	2e00      	cmp	r6, #0
 80081d4:	d17a      	bne.n	80082cc <_dtoa_r+0x4c4>
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1d3      	bne.n	8008182 <_dtoa_r+0x37a>
 80081da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 8082 	beq.w	80082e6 <_dtoa_r+0x4de>
 80081e2:	4b91      	ldr	r3, [pc, #580]	; (8008428 <_dtoa_r+0x620>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	4650      	mov	r0, sl
 80081e8:	4659      	mov	r1, fp
 80081ea:	f7f8 fc7f 	bl	8000aec <__aeabi_dcmplt>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	d079      	beq.n	80082e6 <_dtoa_r+0x4de>
 80081f2:	9b03      	ldr	r3, [sp, #12]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d076      	beq.n	80082e6 <_dtoa_r+0x4de>
 80081f8:	9b02      	ldr	r3, [sp, #8]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	dd36      	ble.n	800826c <_dtoa_r+0x464>
 80081fe:	9b00      	ldr	r3, [sp, #0]
 8008200:	4650      	mov	r0, sl
 8008202:	4659      	mov	r1, fp
 8008204:	1e5f      	subs	r7, r3, #1
 8008206:	2200      	movs	r2, #0
 8008208:	4b88      	ldr	r3, [pc, #544]	; (800842c <_dtoa_r+0x624>)
 800820a:	f7f8 f9fd 	bl	8000608 <__aeabi_dmul>
 800820e:	9e02      	ldr	r6, [sp, #8]
 8008210:	4682      	mov	sl, r0
 8008212:	468b      	mov	fp, r1
 8008214:	3501      	adds	r5, #1
 8008216:	4628      	mov	r0, r5
 8008218:	f7f8 f98c 	bl	8000534 <__aeabi_i2d>
 800821c:	4652      	mov	r2, sl
 800821e:	465b      	mov	r3, fp
 8008220:	f7f8 f9f2 	bl	8000608 <__aeabi_dmul>
 8008224:	4b82      	ldr	r3, [pc, #520]	; (8008430 <_dtoa_r+0x628>)
 8008226:	2200      	movs	r2, #0
 8008228:	f7f8 f838 	bl	800029c <__adddf3>
 800822c:	46d0      	mov	r8, sl
 800822e:	46d9      	mov	r9, fp
 8008230:	4682      	mov	sl, r0
 8008232:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008236:	2e00      	cmp	r6, #0
 8008238:	d158      	bne.n	80082ec <_dtoa_r+0x4e4>
 800823a:	4b7e      	ldr	r3, [pc, #504]	; (8008434 <_dtoa_r+0x62c>)
 800823c:	2200      	movs	r2, #0
 800823e:	4640      	mov	r0, r8
 8008240:	4649      	mov	r1, r9
 8008242:	f7f8 f829 	bl	8000298 <__aeabi_dsub>
 8008246:	4652      	mov	r2, sl
 8008248:	465b      	mov	r3, fp
 800824a:	4680      	mov	r8, r0
 800824c:	4689      	mov	r9, r1
 800824e:	f7f8 fc6b 	bl	8000b28 <__aeabi_dcmpgt>
 8008252:	2800      	cmp	r0, #0
 8008254:	f040 8295 	bne.w	8008782 <_dtoa_r+0x97a>
 8008258:	4652      	mov	r2, sl
 800825a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800825e:	4640      	mov	r0, r8
 8008260:	4649      	mov	r1, r9
 8008262:	f7f8 fc43 	bl	8000aec <__aeabi_dcmplt>
 8008266:	2800      	cmp	r0, #0
 8008268:	f040 8289 	bne.w	800877e <_dtoa_r+0x976>
 800826c:	ec5b ab19 	vmov	sl, fp, d9
 8008270:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008272:	2b00      	cmp	r3, #0
 8008274:	f2c0 8148 	blt.w	8008508 <_dtoa_r+0x700>
 8008278:	9a00      	ldr	r2, [sp, #0]
 800827a:	2a0e      	cmp	r2, #14
 800827c:	f300 8144 	bgt.w	8008508 <_dtoa_r+0x700>
 8008280:	4b67      	ldr	r3, [pc, #412]	; (8008420 <_dtoa_r+0x618>)
 8008282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008286:	e9d3 8900 	ldrd	r8, r9, [r3]
 800828a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800828c:	2b00      	cmp	r3, #0
 800828e:	f280 80d5 	bge.w	800843c <_dtoa_r+0x634>
 8008292:	9b03      	ldr	r3, [sp, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	f300 80d1 	bgt.w	800843c <_dtoa_r+0x634>
 800829a:	f040 826f 	bne.w	800877c <_dtoa_r+0x974>
 800829e:	4b65      	ldr	r3, [pc, #404]	; (8008434 <_dtoa_r+0x62c>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	4640      	mov	r0, r8
 80082a4:	4649      	mov	r1, r9
 80082a6:	f7f8 f9af 	bl	8000608 <__aeabi_dmul>
 80082aa:	4652      	mov	r2, sl
 80082ac:	465b      	mov	r3, fp
 80082ae:	f7f8 fc31 	bl	8000b14 <__aeabi_dcmpge>
 80082b2:	9e03      	ldr	r6, [sp, #12]
 80082b4:	4637      	mov	r7, r6
 80082b6:	2800      	cmp	r0, #0
 80082b8:	f040 8245 	bne.w	8008746 <_dtoa_r+0x93e>
 80082bc:	9d01      	ldr	r5, [sp, #4]
 80082be:	2331      	movs	r3, #49	; 0x31
 80082c0:	f805 3b01 	strb.w	r3, [r5], #1
 80082c4:	9b00      	ldr	r3, [sp, #0]
 80082c6:	3301      	adds	r3, #1
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	e240      	b.n	800874e <_dtoa_r+0x946>
 80082cc:	07f2      	lsls	r2, r6, #31
 80082ce:	d505      	bpl.n	80082dc <_dtoa_r+0x4d4>
 80082d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082d4:	f7f8 f998 	bl	8000608 <__aeabi_dmul>
 80082d8:	3501      	adds	r5, #1
 80082da:	2301      	movs	r3, #1
 80082dc:	1076      	asrs	r6, r6, #1
 80082de:	3708      	adds	r7, #8
 80082e0:	e777      	b.n	80081d2 <_dtoa_r+0x3ca>
 80082e2:	2502      	movs	r5, #2
 80082e4:	e779      	b.n	80081da <_dtoa_r+0x3d2>
 80082e6:	9f00      	ldr	r7, [sp, #0]
 80082e8:	9e03      	ldr	r6, [sp, #12]
 80082ea:	e794      	b.n	8008216 <_dtoa_r+0x40e>
 80082ec:	9901      	ldr	r1, [sp, #4]
 80082ee:	4b4c      	ldr	r3, [pc, #304]	; (8008420 <_dtoa_r+0x618>)
 80082f0:	4431      	add	r1, r6
 80082f2:	910d      	str	r1, [sp, #52]	; 0x34
 80082f4:	9908      	ldr	r1, [sp, #32]
 80082f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80082fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082fe:	2900      	cmp	r1, #0
 8008300:	d043      	beq.n	800838a <_dtoa_r+0x582>
 8008302:	494d      	ldr	r1, [pc, #308]	; (8008438 <_dtoa_r+0x630>)
 8008304:	2000      	movs	r0, #0
 8008306:	f7f8 faa9 	bl	800085c <__aeabi_ddiv>
 800830a:	4652      	mov	r2, sl
 800830c:	465b      	mov	r3, fp
 800830e:	f7f7 ffc3 	bl	8000298 <__aeabi_dsub>
 8008312:	9d01      	ldr	r5, [sp, #4]
 8008314:	4682      	mov	sl, r0
 8008316:	468b      	mov	fp, r1
 8008318:	4649      	mov	r1, r9
 800831a:	4640      	mov	r0, r8
 800831c:	f7f8 fc24 	bl	8000b68 <__aeabi_d2iz>
 8008320:	4606      	mov	r6, r0
 8008322:	f7f8 f907 	bl	8000534 <__aeabi_i2d>
 8008326:	4602      	mov	r2, r0
 8008328:	460b      	mov	r3, r1
 800832a:	4640      	mov	r0, r8
 800832c:	4649      	mov	r1, r9
 800832e:	f7f7 ffb3 	bl	8000298 <__aeabi_dsub>
 8008332:	3630      	adds	r6, #48	; 0x30
 8008334:	f805 6b01 	strb.w	r6, [r5], #1
 8008338:	4652      	mov	r2, sl
 800833a:	465b      	mov	r3, fp
 800833c:	4680      	mov	r8, r0
 800833e:	4689      	mov	r9, r1
 8008340:	f7f8 fbd4 	bl	8000aec <__aeabi_dcmplt>
 8008344:	2800      	cmp	r0, #0
 8008346:	d163      	bne.n	8008410 <_dtoa_r+0x608>
 8008348:	4642      	mov	r2, r8
 800834a:	464b      	mov	r3, r9
 800834c:	4936      	ldr	r1, [pc, #216]	; (8008428 <_dtoa_r+0x620>)
 800834e:	2000      	movs	r0, #0
 8008350:	f7f7 ffa2 	bl	8000298 <__aeabi_dsub>
 8008354:	4652      	mov	r2, sl
 8008356:	465b      	mov	r3, fp
 8008358:	f7f8 fbc8 	bl	8000aec <__aeabi_dcmplt>
 800835c:	2800      	cmp	r0, #0
 800835e:	f040 80b5 	bne.w	80084cc <_dtoa_r+0x6c4>
 8008362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008364:	429d      	cmp	r5, r3
 8008366:	d081      	beq.n	800826c <_dtoa_r+0x464>
 8008368:	4b30      	ldr	r3, [pc, #192]	; (800842c <_dtoa_r+0x624>)
 800836a:	2200      	movs	r2, #0
 800836c:	4650      	mov	r0, sl
 800836e:	4659      	mov	r1, fp
 8008370:	f7f8 f94a 	bl	8000608 <__aeabi_dmul>
 8008374:	4b2d      	ldr	r3, [pc, #180]	; (800842c <_dtoa_r+0x624>)
 8008376:	4682      	mov	sl, r0
 8008378:	468b      	mov	fp, r1
 800837a:	4640      	mov	r0, r8
 800837c:	4649      	mov	r1, r9
 800837e:	2200      	movs	r2, #0
 8008380:	f7f8 f942 	bl	8000608 <__aeabi_dmul>
 8008384:	4680      	mov	r8, r0
 8008386:	4689      	mov	r9, r1
 8008388:	e7c6      	b.n	8008318 <_dtoa_r+0x510>
 800838a:	4650      	mov	r0, sl
 800838c:	4659      	mov	r1, fp
 800838e:	f7f8 f93b 	bl	8000608 <__aeabi_dmul>
 8008392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008394:	9d01      	ldr	r5, [sp, #4]
 8008396:	930f      	str	r3, [sp, #60]	; 0x3c
 8008398:	4682      	mov	sl, r0
 800839a:	468b      	mov	fp, r1
 800839c:	4649      	mov	r1, r9
 800839e:	4640      	mov	r0, r8
 80083a0:	f7f8 fbe2 	bl	8000b68 <__aeabi_d2iz>
 80083a4:	4606      	mov	r6, r0
 80083a6:	f7f8 f8c5 	bl	8000534 <__aeabi_i2d>
 80083aa:	3630      	adds	r6, #48	; 0x30
 80083ac:	4602      	mov	r2, r0
 80083ae:	460b      	mov	r3, r1
 80083b0:	4640      	mov	r0, r8
 80083b2:	4649      	mov	r1, r9
 80083b4:	f7f7 ff70 	bl	8000298 <__aeabi_dsub>
 80083b8:	f805 6b01 	strb.w	r6, [r5], #1
 80083bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083be:	429d      	cmp	r5, r3
 80083c0:	4680      	mov	r8, r0
 80083c2:	4689      	mov	r9, r1
 80083c4:	f04f 0200 	mov.w	r2, #0
 80083c8:	d124      	bne.n	8008414 <_dtoa_r+0x60c>
 80083ca:	4b1b      	ldr	r3, [pc, #108]	; (8008438 <_dtoa_r+0x630>)
 80083cc:	4650      	mov	r0, sl
 80083ce:	4659      	mov	r1, fp
 80083d0:	f7f7 ff64 	bl	800029c <__adddf3>
 80083d4:	4602      	mov	r2, r0
 80083d6:	460b      	mov	r3, r1
 80083d8:	4640      	mov	r0, r8
 80083da:	4649      	mov	r1, r9
 80083dc:	f7f8 fba4 	bl	8000b28 <__aeabi_dcmpgt>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d173      	bne.n	80084cc <_dtoa_r+0x6c4>
 80083e4:	4652      	mov	r2, sl
 80083e6:	465b      	mov	r3, fp
 80083e8:	4913      	ldr	r1, [pc, #76]	; (8008438 <_dtoa_r+0x630>)
 80083ea:	2000      	movs	r0, #0
 80083ec:	f7f7 ff54 	bl	8000298 <__aeabi_dsub>
 80083f0:	4602      	mov	r2, r0
 80083f2:	460b      	mov	r3, r1
 80083f4:	4640      	mov	r0, r8
 80083f6:	4649      	mov	r1, r9
 80083f8:	f7f8 fb78 	bl	8000aec <__aeabi_dcmplt>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	f43f af35 	beq.w	800826c <_dtoa_r+0x464>
 8008402:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008404:	1e6b      	subs	r3, r5, #1
 8008406:	930f      	str	r3, [sp, #60]	; 0x3c
 8008408:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800840c:	2b30      	cmp	r3, #48	; 0x30
 800840e:	d0f8      	beq.n	8008402 <_dtoa_r+0x5fa>
 8008410:	9700      	str	r7, [sp, #0]
 8008412:	e049      	b.n	80084a8 <_dtoa_r+0x6a0>
 8008414:	4b05      	ldr	r3, [pc, #20]	; (800842c <_dtoa_r+0x624>)
 8008416:	f7f8 f8f7 	bl	8000608 <__aeabi_dmul>
 800841a:	4680      	mov	r8, r0
 800841c:	4689      	mov	r9, r1
 800841e:	e7bd      	b.n	800839c <_dtoa_r+0x594>
 8008420:	0800a0d8 	.word	0x0800a0d8
 8008424:	0800a0b0 	.word	0x0800a0b0
 8008428:	3ff00000 	.word	0x3ff00000
 800842c:	40240000 	.word	0x40240000
 8008430:	401c0000 	.word	0x401c0000
 8008434:	40140000 	.word	0x40140000
 8008438:	3fe00000 	.word	0x3fe00000
 800843c:	9d01      	ldr	r5, [sp, #4]
 800843e:	4656      	mov	r6, sl
 8008440:	465f      	mov	r7, fp
 8008442:	4642      	mov	r2, r8
 8008444:	464b      	mov	r3, r9
 8008446:	4630      	mov	r0, r6
 8008448:	4639      	mov	r1, r7
 800844a:	f7f8 fa07 	bl	800085c <__aeabi_ddiv>
 800844e:	f7f8 fb8b 	bl	8000b68 <__aeabi_d2iz>
 8008452:	4682      	mov	sl, r0
 8008454:	f7f8 f86e 	bl	8000534 <__aeabi_i2d>
 8008458:	4642      	mov	r2, r8
 800845a:	464b      	mov	r3, r9
 800845c:	f7f8 f8d4 	bl	8000608 <__aeabi_dmul>
 8008460:	4602      	mov	r2, r0
 8008462:	460b      	mov	r3, r1
 8008464:	4630      	mov	r0, r6
 8008466:	4639      	mov	r1, r7
 8008468:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800846c:	f7f7 ff14 	bl	8000298 <__aeabi_dsub>
 8008470:	f805 6b01 	strb.w	r6, [r5], #1
 8008474:	9e01      	ldr	r6, [sp, #4]
 8008476:	9f03      	ldr	r7, [sp, #12]
 8008478:	1bae      	subs	r6, r5, r6
 800847a:	42b7      	cmp	r7, r6
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	d135      	bne.n	80084ee <_dtoa_r+0x6e6>
 8008482:	f7f7 ff0b 	bl	800029c <__adddf3>
 8008486:	4642      	mov	r2, r8
 8008488:	464b      	mov	r3, r9
 800848a:	4606      	mov	r6, r0
 800848c:	460f      	mov	r7, r1
 800848e:	f7f8 fb4b 	bl	8000b28 <__aeabi_dcmpgt>
 8008492:	b9d0      	cbnz	r0, 80084ca <_dtoa_r+0x6c2>
 8008494:	4642      	mov	r2, r8
 8008496:	464b      	mov	r3, r9
 8008498:	4630      	mov	r0, r6
 800849a:	4639      	mov	r1, r7
 800849c:	f7f8 fb1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80084a0:	b110      	cbz	r0, 80084a8 <_dtoa_r+0x6a0>
 80084a2:	f01a 0f01 	tst.w	sl, #1
 80084a6:	d110      	bne.n	80084ca <_dtoa_r+0x6c2>
 80084a8:	4620      	mov	r0, r4
 80084aa:	ee18 1a10 	vmov	r1, s16
 80084ae:	f000 fbbd 	bl	8008c2c <_Bfree>
 80084b2:	2300      	movs	r3, #0
 80084b4:	9800      	ldr	r0, [sp, #0]
 80084b6:	702b      	strb	r3, [r5, #0]
 80084b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084ba:	3001      	adds	r0, #1
 80084bc:	6018      	str	r0, [r3, #0]
 80084be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f43f acf1 	beq.w	8007ea8 <_dtoa_r+0xa0>
 80084c6:	601d      	str	r5, [r3, #0]
 80084c8:	e4ee      	b.n	8007ea8 <_dtoa_r+0xa0>
 80084ca:	9f00      	ldr	r7, [sp, #0]
 80084cc:	462b      	mov	r3, r5
 80084ce:	461d      	mov	r5, r3
 80084d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084d4:	2a39      	cmp	r2, #57	; 0x39
 80084d6:	d106      	bne.n	80084e6 <_dtoa_r+0x6de>
 80084d8:	9a01      	ldr	r2, [sp, #4]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d1f7      	bne.n	80084ce <_dtoa_r+0x6c6>
 80084de:	9901      	ldr	r1, [sp, #4]
 80084e0:	2230      	movs	r2, #48	; 0x30
 80084e2:	3701      	adds	r7, #1
 80084e4:	700a      	strb	r2, [r1, #0]
 80084e6:	781a      	ldrb	r2, [r3, #0]
 80084e8:	3201      	adds	r2, #1
 80084ea:	701a      	strb	r2, [r3, #0]
 80084ec:	e790      	b.n	8008410 <_dtoa_r+0x608>
 80084ee:	4ba6      	ldr	r3, [pc, #664]	; (8008788 <_dtoa_r+0x980>)
 80084f0:	2200      	movs	r2, #0
 80084f2:	f7f8 f889 	bl	8000608 <__aeabi_dmul>
 80084f6:	2200      	movs	r2, #0
 80084f8:	2300      	movs	r3, #0
 80084fa:	4606      	mov	r6, r0
 80084fc:	460f      	mov	r7, r1
 80084fe:	f7f8 faeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008502:	2800      	cmp	r0, #0
 8008504:	d09d      	beq.n	8008442 <_dtoa_r+0x63a>
 8008506:	e7cf      	b.n	80084a8 <_dtoa_r+0x6a0>
 8008508:	9a08      	ldr	r2, [sp, #32]
 800850a:	2a00      	cmp	r2, #0
 800850c:	f000 80d7 	beq.w	80086be <_dtoa_r+0x8b6>
 8008510:	9a06      	ldr	r2, [sp, #24]
 8008512:	2a01      	cmp	r2, #1
 8008514:	f300 80ba 	bgt.w	800868c <_dtoa_r+0x884>
 8008518:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800851a:	2a00      	cmp	r2, #0
 800851c:	f000 80b2 	beq.w	8008684 <_dtoa_r+0x87c>
 8008520:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008524:	9e07      	ldr	r6, [sp, #28]
 8008526:	9d04      	ldr	r5, [sp, #16]
 8008528:	9a04      	ldr	r2, [sp, #16]
 800852a:	441a      	add	r2, r3
 800852c:	9204      	str	r2, [sp, #16]
 800852e:	9a05      	ldr	r2, [sp, #20]
 8008530:	2101      	movs	r1, #1
 8008532:	441a      	add	r2, r3
 8008534:	4620      	mov	r0, r4
 8008536:	9205      	str	r2, [sp, #20]
 8008538:	f000 fc30 	bl	8008d9c <__i2b>
 800853c:	4607      	mov	r7, r0
 800853e:	2d00      	cmp	r5, #0
 8008540:	dd0c      	ble.n	800855c <_dtoa_r+0x754>
 8008542:	9b05      	ldr	r3, [sp, #20]
 8008544:	2b00      	cmp	r3, #0
 8008546:	dd09      	ble.n	800855c <_dtoa_r+0x754>
 8008548:	42ab      	cmp	r3, r5
 800854a:	9a04      	ldr	r2, [sp, #16]
 800854c:	bfa8      	it	ge
 800854e:	462b      	movge	r3, r5
 8008550:	1ad2      	subs	r2, r2, r3
 8008552:	9204      	str	r2, [sp, #16]
 8008554:	9a05      	ldr	r2, [sp, #20]
 8008556:	1aed      	subs	r5, r5, r3
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	9305      	str	r3, [sp, #20]
 800855c:	9b07      	ldr	r3, [sp, #28]
 800855e:	b31b      	cbz	r3, 80085a8 <_dtoa_r+0x7a0>
 8008560:	9b08      	ldr	r3, [sp, #32]
 8008562:	2b00      	cmp	r3, #0
 8008564:	f000 80af 	beq.w	80086c6 <_dtoa_r+0x8be>
 8008568:	2e00      	cmp	r6, #0
 800856a:	dd13      	ble.n	8008594 <_dtoa_r+0x78c>
 800856c:	4639      	mov	r1, r7
 800856e:	4632      	mov	r2, r6
 8008570:	4620      	mov	r0, r4
 8008572:	f000 fcd3 	bl	8008f1c <__pow5mult>
 8008576:	ee18 2a10 	vmov	r2, s16
 800857a:	4601      	mov	r1, r0
 800857c:	4607      	mov	r7, r0
 800857e:	4620      	mov	r0, r4
 8008580:	f000 fc22 	bl	8008dc8 <__multiply>
 8008584:	ee18 1a10 	vmov	r1, s16
 8008588:	4680      	mov	r8, r0
 800858a:	4620      	mov	r0, r4
 800858c:	f000 fb4e 	bl	8008c2c <_Bfree>
 8008590:	ee08 8a10 	vmov	s16, r8
 8008594:	9b07      	ldr	r3, [sp, #28]
 8008596:	1b9a      	subs	r2, r3, r6
 8008598:	d006      	beq.n	80085a8 <_dtoa_r+0x7a0>
 800859a:	ee18 1a10 	vmov	r1, s16
 800859e:	4620      	mov	r0, r4
 80085a0:	f000 fcbc 	bl	8008f1c <__pow5mult>
 80085a4:	ee08 0a10 	vmov	s16, r0
 80085a8:	2101      	movs	r1, #1
 80085aa:	4620      	mov	r0, r4
 80085ac:	f000 fbf6 	bl	8008d9c <__i2b>
 80085b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	4606      	mov	r6, r0
 80085b6:	f340 8088 	ble.w	80086ca <_dtoa_r+0x8c2>
 80085ba:	461a      	mov	r2, r3
 80085bc:	4601      	mov	r1, r0
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 fcac 	bl	8008f1c <__pow5mult>
 80085c4:	9b06      	ldr	r3, [sp, #24]
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	4606      	mov	r6, r0
 80085ca:	f340 8081 	ble.w	80086d0 <_dtoa_r+0x8c8>
 80085ce:	f04f 0800 	mov.w	r8, #0
 80085d2:	6933      	ldr	r3, [r6, #16]
 80085d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80085d8:	6918      	ldr	r0, [r3, #16]
 80085da:	f000 fb8f 	bl	8008cfc <__hi0bits>
 80085de:	f1c0 0020 	rsb	r0, r0, #32
 80085e2:	9b05      	ldr	r3, [sp, #20]
 80085e4:	4418      	add	r0, r3
 80085e6:	f010 001f 	ands.w	r0, r0, #31
 80085ea:	f000 8092 	beq.w	8008712 <_dtoa_r+0x90a>
 80085ee:	f1c0 0320 	rsb	r3, r0, #32
 80085f2:	2b04      	cmp	r3, #4
 80085f4:	f340 808a 	ble.w	800870c <_dtoa_r+0x904>
 80085f8:	f1c0 001c 	rsb	r0, r0, #28
 80085fc:	9b04      	ldr	r3, [sp, #16]
 80085fe:	4403      	add	r3, r0
 8008600:	9304      	str	r3, [sp, #16]
 8008602:	9b05      	ldr	r3, [sp, #20]
 8008604:	4403      	add	r3, r0
 8008606:	4405      	add	r5, r0
 8008608:	9305      	str	r3, [sp, #20]
 800860a:	9b04      	ldr	r3, [sp, #16]
 800860c:	2b00      	cmp	r3, #0
 800860e:	dd07      	ble.n	8008620 <_dtoa_r+0x818>
 8008610:	ee18 1a10 	vmov	r1, s16
 8008614:	461a      	mov	r2, r3
 8008616:	4620      	mov	r0, r4
 8008618:	f000 fcda 	bl	8008fd0 <__lshift>
 800861c:	ee08 0a10 	vmov	s16, r0
 8008620:	9b05      	ldr	r3, [sp, #20]
 8008622:	2b00      	cmp	r3, #0
 8008624:	dd05      	ble.n	8008632 <_dtoa_r+0x82a>
 8008626:	4631      	mov	r1, r6
 8008628:	461a      	mov	r2, r3
 800862a:	4620      	mov	r0, r4
 800862c:	f000 fcd0 	bl	8008fd0 <__lshift>
 8008630:	4606      	mov	r6, r0
 8008632:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008634:	2b00      	cmp	r3, #0
 8008636:	d06e      	beq.n	8008716 <_dtoa_r+0x90e>
 8008638:	ee18 0a10 	vmov	r0, s16
 800863c:	4631      	mov	r1, r6
 800863e:	f000 fd37 	bl	80090b0 <__mcmp>
 8008642:	2800      	cmp	r0, #0
 8008644:	da67      	bge.n	8008716 <_dtoa_r+0x90e>
 8008646:	9b00      	ldr	r3, [sp, #0]
 8008648:	3b01      	subs	r3, #1
 800864a:	ee18 1a10 	vmov	r1, s16
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	220a      	movs	r2, #10
 8008652:	2300      	movs	r3, #0
 8008654:	4620      	mov	r0, r4
 8008656:	f000 fb0b 	bl	8008c70 <__multadd>
 800865a:	9b08      	ldr	r3, [sp, #32]
 800865c:	ee08 0a10 	vmov	s16, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 81b1 	beq.w	80089c8 <_dtoa_r+0xbc0>
 8008666:	2300      	movs	r3, #0
 8008668:	4639      	mov	r1, r7
 800866a:	220a      	movs	r2, #10
 800866c:	4620      	mov	r0, r4
 800866e:	f000 faff 	bl	8008c70 <__multadd>
 8008672:	9b02      	ldr	r3, [sp, #8]
 8008674:	2b00      	cmp	r3, #0
 8008676:	4607      	mov	r7, r0
 8008678:	f300 808e 	bgt.w	8008798 <_dtoa_r+0x990>
 800867c:	9b06      	ldr	r3, [sp, #24]
 800867e:	2b02      	cmp	r3, #2
 8008680:	dc51      	bgt.n	8008726 <_dtoa_r+0x91e>
 8008682:	e089      	b.n	8008798 <_dtoa_r+0x990>
 8008684:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008686:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800868a:	e74b      	b.n	8008524 <_dtoa_r+0x71c>
 800868c:	9b03      	ldr	r3, [sp, #12]
 800868e:	1e5e      	subs	r6, r3, #1
 8008690:	9b07      	ldr	r3, [sp, #28]
 8008692:	42b3      	cmp	r3, r6
 8008694:	bfbf      	itttt	lt
 8008696:	9b07      	ldrlt	r3, [sp, #28]
 8008698:	9607      	strlt	r6, [sp, #28]
 800869a:	1af2      	sublt	r2, r6, r3
 800869c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800869e:	bfb6      	itet	lt
 80086a0:	189b      	addlt	r3, r3, r2
 80086a2:	1b9e      	subge	r6, r3, r6
 80086a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80086a6:	9b03      	ldr	r3, [sp, #12]
 80086a8:	bfb8      	it	lt
 80086aa:	2600      	movlt	r6, #0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	bfb7      	itett	lt
 80086b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80086b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80086b8:	1a9d      	sublt	r5, r3, r2
 80086ba:	2300      	movlt	r3, #0
 80086bc:	e734      	b.n	8008528 <_dtoa_r+0x720>
 80086be:	9e07      	ldr	r6, [sp, #28]
 80086c0:	9d04      	ldr	r5, [sp, #16]
 80086c2:	9f08      	ldr	r7, [sp, #32]
 80086c4:	e73b      	b.n	800853e <_dtoa_r+0x736>
 80086c6:	9a07      	ldr	r2, [sp, #28]
 80086c8:	e767      	b.n	800859a <_dtoa_r+0x792>
 80086ca:	9b06      	ldr	r3, [sp, #24]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	dc18      	bgt.n	8008702 <_dtoa_r+0x8fa>
 80086d0:	f1ba 0f00 	cmp.w	sl, #0
 80086d4:	d115      	bne.n	8008702 <_dtoa_r+0x8fa>
 80086d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086da:	b993      	cbnz	r3, 8008702 <_dtoa_r+0x8fa>
 80086dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086e0:	0d1b      	lsrs	r3, r3, #20
 80086e2:	051b      	lsls	r3, r3, #20
 80086e4:	b183      	cbz	r3, 8008708 <_dtoa_r+0x900>
 80086e6:	9b04      	ldr	r3, [sp, #16]
 80086e8:	3301      	adds	r3, #1
 80086ea:	9304      	str	r3, [sp, #16]
 80086ec:	9b05      	ldr	r3, [sp, #20]
 80086ee:	3301      	adds	r3, #1
 80086f0:	9305      	str	r3, [sp, #20]
 80086f2:	f04f 0801 	mov.w	r8, #1
 80086f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f47f af6a 	bne.w	80085d2 <_dtoa_r+0x7ca>
 80086fe:	2001      	movs	r0, #1
 8008700:	e76f      	b.n	80085e2 <_dtoa_r+0x7da>
 8008702:	f04f 0800 	mov.w	r8, #0
 8008706:	e7f6      	b.n	80086f6 <_dtoa_r+0x8ee>
 8008708:	4698      	mov	r8, r3
 800870a:	e7f4      	b.n	80086f6 <_dtoa_r+0x8ee>
 800870c:	f43f af7d 	beq.w	800860a <_dtoa_r+0x802>
 8008710:	4618      	mov	r0, r3
 8008712:	301c      	adds	r0, #28
 8008714:	e772      	b.n	80085fc <_dtoa_r+0x7f4>
 8008716:	9b03      	ldr	r3, [sp, #12]
 8008718:	2b00      	cmp	r3, #0
 800871a:	dc37      	bgt.n	800878c <_dtoa_r+0x984>
 800871c:	9b06      	ldr	r3, [sp, #24]
 800871e:	2b02      	cmp	r3, #2
 8008720:	dd34      	ble.n	800878c <_dtoa_r+0x984>
 8008722:	9b03      	ldr	r3, [sp, #12]
 8008724:	9302      	str	r3, [sp, #8]
 8008726:	9b02      	ldr	r3, [sp, #8]
 8008728:	b96b      	cbnz	r3, 8008746 <_dtoa_r+0x93e>
 800872a:	4631      	mov	r1, r6
 800872c:	2205      	movs	r2, #5
 800872e:	4620      	mov	r0, r4
 8008730:	f000 fa9e 	bl	8008c70 <__multadd>
 8008734:	4601      	mov	r1, r0
 8008736:	4606      	mov	r6, r0
 8008738:	ee18 0a10 	vmov	r0, s16
 800873c:	f000 fcb8 	bl	80090b0 <__mcmp>
 8008740:	2800      	cmp	r0, #0
 8008742:	f73f adbb 	bgt.w	80082bc <_dtoa_r+0x4b4>
 8008746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008748:	9d01      	ldr	r5, [sp, #4]
 800874a:	43db      	mvns	r3, r3
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	f04f 0800 	mov.w	r8, #0
 8008752:	4631      	mov	r1, r6
 8008754:	4620      	mov	r0, r4
 8008756:	f000 fa69 	bl	8008c2c <_Bfree>
 800875a:	2f00      	cmp	r7, #0
 800875c:	f43f aea4 	beq.w	80084a8 <_dtoa_r+0x6a0>
 8008760:	f1b8 0f00 	cmp.w	r8, #0
 8008764:	d005      	beq.n	8008772 <_dtoa_r+0x96a>
 8008766:	45b8      	cmp	r8, r7
 8008768:	d003      	beq.n	8008772 <_dtoa_r+0x96a>
 800876a:	4641      	mov	r1, r8
 800876c:	4620      	mov	r0, r4
 800876e:	f000 fa5d 	bl	8008c2c <_Bfree>
 8008772:	4639      	mov	r1, r7
 8008774:	4620      	mov	r0, r4
 8008776:	f000 fa59 	bl	8008c2c <_Bfree>
 800877a:	e695      	b.n	80084a8 <_dtoa_r+0x6a0>
 800877c:	2600      	movs	r6, #0
 800877e:	4637      	mov	r7, r6
 8008780:	e7e1      	b.n	8008746 <_dtoa_r+0x93e>
 8008782:	9700      	str	r7, [sp, #0]
 8008784:	4637      	mov	r7, r6
 8008786:	e599      	b.n	80082bc <_dtoa_r+0x4b4>
 8008788:	40240000 	.word	0x40240000
 800878c:	9b08      	ldr	r3, [sp, #32]
 800878e:	2b00      	cmp	r3, #0
 8008790:	f000 80ca 	beq.w	8008928 <_dtoa_r+0xb20>
 8008794:	9b03      	ldr	r3, [sp, #12]
 8008796:	9302      	str	r3, [sp, #8]
 8008798:	2d00      	cmp	r5, #0
 800879a:	dd05      	ble.n	80087a8 <_dtoa_r+0x9a0>
 800879c:	4639      	mov	r1, r7
 800879e:	462a      	mov	r2, r5
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fc15 	bl	8008fd0 <__lshift>
 80087a6:	4607      	mov	r7, r0
 80087a8:	f1b8 0f00 	cmp.w	r8, #0
 80087ac:	d05b      	beq.n	8008866 <_dtoa_r+0xa5e>
 80087ae:	6879      	ldr	r1, [r7, #4]
 80087b0:	4620      	mov	r0, r4
 80087b2:	f000 f9fb 	bl	8008bac <_Balloc>
 80087b6:	4605      	mov	r5, r0
 80087b8:	b928      	cbnz	r0, 80087c6 <_dtoa_r+0x9be>
 80087ba:	4b87      	ldr	r3, [pc, #540]	; (80089d8 <_dtoa_r+0xbd0>)
 80087bc:	4602      	mov	r2, r0
 80087be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80087c2:	f7ff bb3b 	b.w	8007e3c <_dtoa_r+0x34>
 80087c6:	693a      	ldr	r2, [r7, #16]
 80087c8:	3202      	adds	r2, #2
 80087ca:	0092      	lsls	r2, r2, #2
 80087cc:	f107 010c 	add.w	r1, r7, #12
 80087d0:	300c      	adds	r0, #12
 80087d2:	f7fe fc17 	bl	8007004 <memcpy>
 80087d6:	2201      	movs	r2, #1
 80087d8:	4629      	mov	r1, r5
 80087da:	4620      	mov	r0, r4
 80087dc:	f000 fbf8 	bl	8008fd0 <__lshift>
 80087e0:	9b01      	ldr	r3, [sp, #4]
 80087e2:	f103 0901 	add.w	r9, r3, #1
 80087e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80087ea:	4413      	add	r3, r2
 80087ec:	9305      	str	r3, [sp, #20]
 80087ee:	f00a 0301 	and.w	r3, sl, #1
 80087f2:	46b8      	mov	r8, r7
 80087f4:	9304      	str	r3, [sp, #16]
 80087f6:	4607      	mov	r7, r0
 80087f8:	4631      	mov	r1, r6
 80087fa:	ee18 0a10 	vmov	r0, s16
 80087fe:	f7ff fa75 	bl	8007cec <quorem>
 8008802:	4641      	mov	r1, r8
 8008804:	9002      	str	r0, [sp, #8]
 8008806:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800880a:	ee18 0a10 	vmov	r0, s16
 800880e:	f000 fc4f 	bl	80090b0 <__mcmp>
 8008812:	463a      	mov	r2, r7
 8008814:	9003      	str	r0, [sp, #12]
 8008816:	4631      	mov	r1, r6
 8008818:	4620      	mov	r0, r4
 800881a:	f000 fc65 	bl	80090e8 <__mdiff>
 800881e:	68c2      	ldr	r2, [r0, #12]
 8008820:	f109 3bff 	add.w	fp, r9, #4294967295
 8008824:	4605      	mov	r5, r0
 8008826:	bb02      	cbnz	r2, 800886a <_dtoa_r+0xa62>
 8008828:	4601      	mov	r1, r0
 800882a:	ee18 0a10 	vmov	r0, s16
 800882e:	f000 fc3f 	bl	80090b0 <__mcmp>
 8008832:	4602      	mov	r2, r0
 8008834:	4629      	mov	r1, r5
 8008836:	4620      	mov	r0, r4
 8008838:	9207      	str	r2, [sp, #28]
 800883a:	f000 f9f7 	bl	8008c2c <_Bfree>
 800883e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008842:	ea43 0102 	orr.w	r1, r3, r2
 8008846:	9b04      	ldr	r3, [sp, #16]
 8008848:	430b      	orrs	r3, r1
 800884a:	464d      	mov	r5, r9
 800884c:	d10f      	bne.n	800886e <_dtoa_r+0xa66>
 800884e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008852:	d02a      	beq.n	80088aa <_dtoa_r+0xaa2>
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	2b00      	cmp	r3, #0
 8008858:	dd02      	ble.n	8008860 <_dtoa_r+0xa58>
 800885a:	9b02      	ldr	r3, [sp, #8]
 800885c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008860:	f88b a000 	strb.w	sl, [fp]
 8008864:	e775      	b.n	8008752 <_dtoa_r+0x94a>
 8008866:	4638      	mov	r0, r7
 8008868:	e7ba      	b.n	80087e0 <_dtoa_r+0x9d8>
 800886a:	2201      	movs	r2, #1
 800886c:	e7e2      	b.n	8008834 <_dtoa_r+0xa2c>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	2b00      	cmp	r3, #0
 8008872:	db04      	blt.n	800887e <_dtoa_r+0xa76>
 8008874:	9906      	ldr	r1, [sp, #24]
 8008876:	430b      	orrs	r3, r1
 8008878:	9904      	ldr	r1, [sp, #16]
 800887a:	430b      	orrs	r3, r1
 800887c:	d122      	bne.n	80088c4 <_dtoa_r+0xabc>
 800887e:	2a00      	cmp	r2, #0
 8008880:	ddee      	ble.n	8008860 <_dtoa_r+0xa58>
 8008882:	ee18 1a10 	vmov	r1, s16
 8008886:	2201      	movs	r2, #1
 8008888:	4620      	mov	r0, r4
 800888a:	f000 fba1 	bl	8008fd0 <__lshift>
 800888e:	4631      	mov	r1, r6
 8008890:	ee08 0a10 	vmov	s16, r0
 8008894:	f000 fc0c 	bl	80090b0 <__mcmp>
 8008898:	2800      	cmp	r0, #0
 800889a:	dc03      	bgt.n	80088a4 <_dtoa_r+0xa9c>
 800889c:	d1e0      	bne.n	8008860 <_dtoa_r+0xa58>
 800889e:	f01a 0f01 	tst.w	sl, #1
 80088a2:	d0dd      	beq.n	8008860 <_dtoa_r+0xa58>
 80088a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80088a8:	d1d7      	bne.n	800885a <_dtoa_r+0xa52>
 80088aa:	2339      	movs	r3, #57	; 0x39
 80088ac:	f88b 3000 	strb.w	r3, [fp]
 80088b0:	462b      	mov	r3, r5
 80088b2:	461d      	mov	r5, r3
 80088b4:	3b01      	subs	r3, #1
 80088b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80088ba:	2a39      	cmp	r2, #57	; 0x39
 80088bc:	d071      	beq.n	80089a2 <_dtoa_r+0xb9a>
 80088be:	3201      	adds	r2, #1
 80088c0:	701a      	strb	r2, [r3, #0]
 80088c2:	e746      	b.n	8008752 <_dtoa_r+0x94a>
 80088c4:	2a00      	cmp	r2, #0
 80088c6:	dd07      	ble.n	80088d8 <_dtoa_r+0xad0>
 80088c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80088cc:	d0ed      	beq.n	80088aa <_dtoa_r+0xaa2>
 80088ce:	f10a 0301 	add.w	r3, sl, #1
 80088d2:	f88b 3000 	strb.w	r3, [fp]
 80088d6:	e73c      	b.n	8008752 <_dtoa_r+0x94a>
 80088d8:	9b05      	ldr	r3, [sp, #20]
 80088da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80088de:	4599      	cmp	r9, r3
 80088e0:	d047      	beq.n	8008972 <_dtoa_r+0xb6a>
 80088e2:	ee18 1a10 	vmov	r1, s16
 80088e6:	2300      	movs	r3, #0
 80088e8:	220a      	movs	r2, #10
 80088ea:	4620      	mov	r0, r4
 80088ec:	f000 f9c0 	bl	8008c70 <__multadd>
 80088f0:	45b8      	cmp	r8, r7
 80088f2:	ee08 0a10 	vmov	s16, r0
 80088f6:	f04f 0300 	mov.w	r3, #0
 80088fa:	f04f 020a 	mov.w	r2, #10
 80088fe:	4641      	mov	r1, r8
 8008900:	4620      	mov	r0, r4
 8008902:	d106      	bne.n	8008912 <_dtoa_r+0xb0a>
 8008904:	f000 f9b4 	bl	8008c70 <__multadd>
 8008908:	4680      	mov	r8, r0
 800890a:	4607      	mov	r7, r0
 800890c:	f109 0901 	add.w	r9, r9, #1
 8008910:	e772      	b.n	80087f8 <_dtoa_r+0x9f0>
 8008912:	f000 f9ad 	bl	8008c70 <__multadd>
 8008916:	4639      	mov	r1, r7
 8008918:	4680      	mov	r8, r0
 800891a:	2300      	movs	r3, #0
 800891c:	220a      	movs	r2, #10
 800891e:	4620      	mov	r0, r4
 8008920:	f000 f9a6 	bl	8008c70 <__multadd>
 8008924:	4607      	mov	r7, r0
 8008926:	e7f1      	b.n	800890c <_dtoa_r+0xb04>
 8008928:	9b03      	ldr	r3, [sp, #12]
 800892a:	9302      	str	r3, [sp, #8]
 800892c:	9d01      	ldr	r5, [sp, #4]
 800892e:	ee18 0a10 	vmov	r0, s16
 8008932:	4631      	mov	r1, r6
 8008934:	f7ff f9da 	bl	8007cec <quorem>
 8008938:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800893c:	9b01      	ldr	r3, [sp, #4]
 800893e:	f805 ab01 	strb.w	sl, [r5], #1
 8008942:	1aea      	subs	r2, r5, r3
 8008944:	9b02      	ldr	r3, [sp, #8]
 8008946:	4293      	cmp	r3, r2
 8008948:	dd09      	ble.n	800895e <_dtoa_r+0xb56>
 800894a:	ee18 1a10 	vmov	r1, s16
 800894e:	2300      	movs	r3, #0
 8008950:	220a      	movs	r2, #10
 8008952:	4620      	mov	r0, r4
 8008954:	f000 f98c 	bl	8008c70 <__multadd>
 8008958:	ee08 0a10 	vmov	s16, r0
 800895c:	e7e7      	b.n	800892e <_dtoa_r+0xb26>
 800895e:	9b02      	ldr	r3, [sp, #8]
 8008960:	2b00      	cmp	r3, #0
 8008962:	bfc8      	it	gt
 8008964:	461d      	movgt	r5, r3
 8008966:	9b01      	ldr	r3, [sp, #4]
 8008968:	bfd8      	it	le
 800896a:	2501      	movle	r5, #1
 800896c:	441d      	add	r5, r3
 800896e:	f04f 0800 	mov.w	r8, #0
 8008972:	ee18 1a10 	vmov	r1, s16
 8008976:	2201      	movs	r2, #1
 8008978:	4620      	mov	r0, r4
 800897a:	f000 fb29 	bl	8008fd0 <__lshift>
 800897e:	4631      	mov	r1, r6
 8008980:	ee08 0a10 	vmov	s16, r0
 8008984:	f000 fb94 	bl	80090b0 <__mcmp>
 8008988:	2800      	cmp	r0, #0
 800898a:	dc91      	bgt.n	80088b0 <_dtoa_r+0xaa8>
 800898c:	d102      	bne.n	8008994 <_dtoa_r+0xb8c>
 800898e:	f01a 0f01 	tst.w	sl, #1
 8008992:	d18d      	bne.n	80088b0 <_dtoa_r+0xaa8>
 8008994:	462b      	mov	r3, r5
 8008996:	461d      	mov	r5, r3
 8008998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800899c:	2a30      	cmp	r2, #48	; 0x30
 800899e:	d0fa      	beq.n	8008996 <_dtoa_r+0xb8e>
 80089a0:	e6d7      	b.n	8008752 <_dtoa_r+0x94a>
 80089a2:	9a01      	ldr	r2, [sp, #4]
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d184      	bne.n	80088b2 <_dtoa_r+0xaaa>
 80089a8:	9b00      	ldr	r3, [sp, #0]
 80089aa:	3301      	adds	r3, #1
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	2331      	movs	r3, #49	; 0x31
 80089b0:	7013      	strb	r3, [r2, #0]
 80089b2:	e6ce      	b.n	8008752 <_dtoa_r+0x94a>
 80089b4:	4b09      	ldr	r3, [pc, #36]	; (80089dc <_dtoa_r+0xbd4>)
 80089b6:	f7ff ba95 	b.w	8007ee4 <_dtoa_r+0xdc>
 80089ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f47f aa6e 	bne.w	8007e9e <_dtoa_r+0x96>
 80089c2:	4b07      	ldr	r3, [pc, #28]	; (80089e0 <_dtoa_r+0xbd8>)
 80089c4:	f7ff ba8e 	b.w	8007ee4 <_dtoa_r+0xdc>
 80089c8:	9b02      	ldr	r3, [sp, #8]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	dcae      	bgt.n	800892c <_dtoa_r+0xb24>
 80089ce:	9b06      	ldr	r3, [sp, #24]
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	f73f aea8 	bgt.w	8008726 <_dtoa_r+0x91e>
 80089d6:	e7a9      	b.n	800892c <_dtoa_r+0xb24>
 80089d8:	0800a043 	.word	0x0800a043
 80089dc:	08009fa0 	.word	0x08009fa0
 80089e0:	08009fc4 	.word	0x08009fc4

080089e4 <__sflush_r>:
 80089e4:	898a      	ldrh	r2, [r1, #12]
 80089e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089ea:	4605      	mov	r5, r0
 80089ec:	0710      	lsls	r0, r2, #28
 80089ee:	460c      	mov	r4, r1
 80089f0:	d458      	bmi.n	8008aa4 <__sflush_r+0xc0>
 80089f2:	684b      	ldr	r3, [r1, #4]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	dc05      	bgt.n	8008a04 <__sflush_r+0x20>
 80089f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dc02      	bgt.n	8008a04 <__sflush_r+0x20>
 80089fe:	2000      	movs	r0, #0
 8008a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a06:	2e00      	cmp	r6, #0
 8008a08:	d0f9      	beq.n	80089fe <__sflush_r+0x1a>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a10:	682f      	ldr	r7, [r5, #0]
 8008a12:	602b      	str	r3, [r5, #0]
 8008a14:	d032      	beq.n	8008a7c <__sflush_r+0x98>
 8008a16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a18:	89a3      	ldrh	r3, [r4, #12]
 8008a1a:	075a      	lsls	r2, r3, #29
 8008a1c:	d505      	bpl.n	8008a2a <__sflush_r+0x46>
 8008a1e:	6863      	ldr	r3, [r4, #4]
 8008a20:	1ac0      	subs	r0, r0, r3
 8008a22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a24:	b10b      	cbz	r3, 8008a2a <__sflush_r+0x46>
 8008a26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a28:	1ac0      	subs	r0, r0, r3
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a30:	6a21      	ldr	r1, [r4, #32]
 8008a32:	4628      	mov	r0, r5
 8008a34:	47b0      	blx	r6
 8008a36:	1c43      	adds	r3, r0, #1
 8008a38:	89a3      	ldrh	r3, [r4, #12]
 8008a3a:	d106      	bne.n	8008a4a <__sflush_r+0x66>
 8008a3c:	6829      	ldr	r1, [r5, #0]
 8008a3e:	291d      	cmp	r1, #29
 8008a40:	d82c      	bhi.n	8008a9c <__sflush_r+0xb8>
 8008a42:	4a2a      	ldr	r2, [pc, #168]	; (8008aec <__sflush_r+0x108>)
 8008a44:	40ca      	lsrs	r2, r1
 8008a46:	07d6      	lsls	r6, r2, #31
 8008a48:	d528      	bpl.n	8008a9c <__sflush_r+0xb8>
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	6062      	str	r2, [r4, #4]
 8008a4e:	04d9      	lsls	r1, r3, #19
 8008a50:	6922      	ldr	r2, [r4, #16]
 8008a52:	6022      	str	r2, [r4, #0]
 8008a54:	d504      	bpl.n	8008a60 <__sflush_r+0x7c>
 8008a56:	1c42      	adds	r2, r0, #1
 8008a58:	d101      	bne.n	8008a5e <__sflush_r+0x7a>
 8008a5a:	682b      	ldr	r3, [r5, #0]
 8008a5c:	b903      	cbnz	r3, 8008a60 <__sflush_r+0x7c>
 8008a5e:	6560      	str	r0, [r4, #84]	; 0x54
 8008a60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a62:	602f      	str	r7, [r5, #0]
 8008a64:	2900      	cmp	r1, #0
 8008a66:	d0ca      	beq.n	80089fe <__sflush_r+0x1a>
 8008a68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a6c:	4299      	cmp	r1, r3
 8008a6e:	d002      	beq.n	8008a76 <__sflush_r+0x92>
 8008a70:	4628      	mov	r0, r5
 8008a72:	f7fe fadd 	bl	8007030 <_free_r>
 8008a76:	2000      	movs	r0, #0
 8008a78:	6360      	str	r0, [r4, #52]	; 0x34
 8008a7a:	e7c1      	b.n	8008a00 <__sflush_r+0x1c>
 8008a7c:	6a21      	ldr	r1, [r4, #32]
 8008a7e:	2301      	movs	r3, #1
 8008a80:	4628      	mov	r0, r5
 8008a82:	47b0      	blx	r6
 8008a84:	1c41      	adds	r1, r0, #1
 8008a86:	d1c7      	bne.n	8008a18 <__sflush_r+0x34>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d0c4      	beq.n	8008a18 <__sflush_r+0x34>
 8008a8e:	2b1d      	cmp	r3, #29
 8008a90:	d001      	beq.n	8008a96 <__sflush_r+0xb2>
 8008a92:	2b16      	cmp	r3, #22
 8008a94:	d101      	bne.n	8008a9a <__sflush_r+0xb6>
 8008a96:	602f      	str	r7, [r5, #0]
 8008a98:	e7b1      	b.n	80089fe <__sflush_r+0x1a>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aa0:	81a3      	strh	r3, [r4, #12]
 8008aa2:	e7ad      	b.n	8008a00 <__sflush_r+0x1c>
 8008aa4:	690f      	ldr	r7, [r1, #16]
 8008aa6:	2f00      	cmp	r7, #0
 8008aa8:	d0a9      	beq.n	80089fe <__sflush_r+0x1a>
 8008aaa:	0793      	lsls	r3, r2, #30
 8008aac:	680e      	ldr	r6, [r1, #0]
 8008aae:	bf08      	it	eq
 8008ab0:	694b      	ldreq	r3, [r1, #20]
 8008ab2:	600f      	str	r7, [r1, #0]
 8008ab4:	bf18      	it	ne
 8008ab6:	2300      	movne	r3, #0
 8008ab8:	eba6 0807 	sub.w	r8, r6, r7
 8008abc:	608b      	str	r3, [r1, #8]
 8008abe:	f1b8 0f00 	cmp.w	r8, #0
 8008ac2:	dd9c      	ble.n	80089fe <__sflush_r+0x1a>
 8008ac4:	6a21      	ldr	r1, [r4, #32]
 8008ac6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ac8:	4643      	mov	r3, r8
 8008aca:	463a      	mov	r2, r7
 8008acc:	4628      	mov	r0, r5
 8008ace:	47b0      	blx	r6
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	dc06      	bgt.n	8008ae2 <__sflush_r+0xfe>
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	e78e      	b.n	8008a00 <__sflush_r+0x1c>
 8008ae2:	4407      	add	r7, r0
 8008ae4:	eba8 0800 	sub.w	r8, r8, r0
 8008ae8:	e7e9      	b.n	8008abe <__sflush_r+0xda>
 8008aea:	bf00      	nop
 8008aec:	20400001 	.word	0x20400001

08008af0 <_fflush_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	690b      	ldr	r3, [r1, #16]
 8008af4:	4605      	mov	r5, r0
 8008af6:	460c      	mov	r4, r1
 8008af8:	b913      	cbnz	r3, 8008b00 <_fflush_r+0x10>
 8008afa:	2500      	movs	r5, #0
 8008afc:	4628      	mov	r0, r5
 8008afe:	bd38      	pop	{r3, r4, r5, pc}
 8008b00:	b118      	cbz	r0, 8008b0a <_fflush_r+0x1a>
 8008b02:	6983      	ldr	r3, [r0, #24]
 8008b04:	b90b      	cbnz	r3, 8008b0a <_fflush_r+0x1a>
 8008b06:	f7fe f9af 	bl	8006e68 <__sinit>
 8008b0a:	4b14      	ldr	r3, [pc, #80]	; (8008b5c <_fflush_r+0x6c>)
 8008b0c:	429c      	cmp	r4, r3
 8008b0e:	d11b      	bne.n	8008b48 <_fflush_r+0x58>
 8008b10:	686c      	ldr	r4, [r5, #4]
 8008b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d0ef      	beq.n	8008afa <_fflush_r+0xa>
 8008b1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b1c:	07d0      	lsls	r0, r2, #31
 8008b1e:	d404      	bmi.n	8008b2a <_fflush_r+0x3a>
 8008b20:	0599      	lsls	r1, r3, #22
 8008b22:	d402      	bmi.n	8008b2a <_fflush_r+0x3a>
 8008b24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b26:	f7fe fa62 	bl	8006fee <__retarget_lock_acquire_recursive>
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	f7ff ff59 	bl	80089e4 <__sflush_r>
 8008b32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b34:	07da      	lsls	r2, r3, #31
 8008b36:	4605      	mov	r5, r0
 8008b38:	d4e0      	bmi.n	8008afc <_fflush_r+0xc>
 8008b3a:	89a3      	ldrh	r3, [r4, #12]
 8008b3c:	059b      	lsls	r3, r3, #22
 8008b3e:	d4dd      	bmi.n	8008afc <_fflush_r+0xc>
 8008b40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b42:	f7fe fa55 	bl	8006ff0 <__retarget_lock_release_recursive>
 8008b46:	e7d9      	b.n	8008afc <_fflush_r+0xc>
 8008b48:	4b05      	ldr	r3, [pc, #20]	; (8008b60 <_fflush_r+0x70>)
 8008b4a:	429c      	cmp	r4, r3
 8008b4c:	d101      	bne.n	8008b52 <_fflush_r+0x62>
 8008b4e:	68ac      	ldr	r4, [r5, #8]
 8008b50:	e7df      	b.n	8008b12 <_fflush_r+0x22>
 8008b52:	4b04      	ldr	r3, [pc, #16]	; (8008b64 <_fflush_r+0x74>)
 8008b54:	429c      	cmp	r4, r3
 8008b56:	bf08      	it	eq
 8008b58:	68ec      	ldreq	r4, [r5, #12]
 8008b5a:	e7da      	b.n	8008b12 <_fflush_r+0x22>
 8008b5c:	08009f4c 	.word	0x08009f4c
 8008b60:	08009f6c 	.word	0x08009f6c
 8008b64:	08009f2c 	.word	0x08009f2c

08008b68 <_localeconv_r>:
 8008b68:	4800      	ldr	r0, [pc, #0]	; (8008b6c <_localeconv_r+0x4>)
 8008b6a:	4770      	bx	lr
 8008b6c:	20000178 	.word	0x20000178

08008b70 <_lseek_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d07      	ldr	r5, [pc, #28]	; (8008b90 <_lseek_r+0x20>)
 8008b74:	4604      	mov	r4, r0
 8008b76:	4608      	mov	r0, r1
 8008b78:	4611      	mov	r1, r2
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	602a      	str	r2, [r5, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f7f8 ff7c 	bl	8001a7c <_lseek>
 8008b84:	1c43      	adds	r3, r0, #1
 8008b86:	d102      	bne.n	8008b8e <_lseek_r+0x1e>
 8008b88:	682b      	ldr	r3, [r5, #0]
 8008b8a:	b103      	cbz	r3, 8008b8e <_lseek_r+0x1e>
 8008b8c:	6023      	str	r3, [r4, #0]
 8008b8e:	bd38      	pop	{r3, r4, r5, pc}
 8008b90:	200111ac 	.word	0x200111ac

08008b94 <__malloc_lock>:
 8008b94:	4801      	ldr	r0, [pc, #4]	; (8008b9c <__malloc_lock+0x8>)
 8008b96:	f7fe ba2a 	b.w	8006fee <__retarget_lock_acquire_recursive>
 8008b9a:	bf00      	nop
 8008b9c:	200111a0 	.word	0x200111a0

08008ba0 <__malloc_unlock>:
 8008ba0:	4801      	ldr	r0, [pc, #4]	; (8008ba8 <__malloc_unlock+0x8>)
 8008ba2:	f7fe ba25 	b.w	8006ff0 <__retarget_lock_release_recursive>
 8008ba6:	bf00      	nop
 8008ba8:	200111a0 	.word	0x200111a0

08008bac <_Balloc>:
 8008bac:	b570      	push	{r4, r5, r6, lr}
 8008bae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	460d      	mov	r5, r1
 8008bb4:	b976      	cbnz	r6, 8008bd4 <_Balloc+0x28>
 8008bb6:	2010      	movs	r0, #16
 8008bb8:	f7fe fa1c 	bl	8006ff4 <malloc>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	6260      	str	r0, [r4, #36]	; 0x24
 8008bc0:	b920      	cbnz	r0, 8008bcc <_Balloc+0x20>
 8008bc2:	4b18      	ldr	r3, [pc, #96]	; (8008c24 <_Balloc+0x78>)
 8008bc4:	4818      	ldr	r0, [pc, #96]	; (8008c28 <_Balloc+0x7c>)
 8008bc6:	2166      	movs	r1, #102	; 0x66
 8008bc8:	f000 fcf8 	bl	80095bc <__assert_func>
 8008bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bd0:	6006      	str	r6, [r0, #0]
 8008bd2:	60c6      	str	r6, [r0, #12]
 8008bd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bd6:	68f3      	ldr	r3, [r6, #12]
 8008bd8:	b183      	cbz	r3, 8008bfc <_Balloc+0x50>
 8008bda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008be2:	b9b8      	cbnz	r0, 8008c14 <_Balloc+0x68>
 8008be4:	2101      	movs	r1, #1
 8008be6:	fa01 f605 	lsl.w	r6, r1, r5
 8008bea:	1d72      	adds	r2, r6, #5
 8008bec:	0092      	lsls	r2, r2, #2
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f000 fb60 	bl	80092b4 <_calloc_r>
 8008bf4:	b160      	cbz	r0, 8008c10 <_Balloc+0x64>
 8008bf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bfa:	e00e      	b.n	8008c1a <_Balloc+0x6e>
 8008bfc:	2221      	movs	r2, #33	; 0x21
 8008bfe:	2104      	movs	r1, #4
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 fb57 	bl	80092b4 <_calloc_r>
 8008c06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c08:	60f0      	str	r0, [r6, #12]
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e4      	bne.n	8008bda <_Balloc+0x2e>
 8008c10:	2000      	movs	r0, #0
 8008c12:	bd70      	pop	{r4, r5, r6, pc}
 8008c14:	6802      	ldr	r2, [r0, #0]
 8008c16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c20:	e7f7      	b.n	8008c12 <_Balloc+0x66>
 8008c22:	bf00      	nop
 8008c24:	08009fd1 	.word	0x08009fd1
 8008c28:	0800a054 	.word	0x0800a054

08008c2c <_Bfree>:
 8008c2c:	b570      	push	{r4, r5, r6, lr}
 8008c2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c30:	4605      	mov	r5, r0
 8008c32:	460c      	mov	r4, r1
 8008c34:	b976      	cbnz	r6, 8008c54 <_Bfree+0x28>
 8008c36:	2010      	movs	r0, #16
 8008c38:	f7fe f9dc 	bl	8006ff4 <malloc>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	6268      	str	r0, [r5, #36]	; 0x24
 8008c40:	b920      	cbnz	r0, 8008c4c <_Bfree+0x20>
 8008c42:	4b09      	ldr	r3, [pc, #36]	; (8008c68 <_Bfree+0x3c>)
 8008c44:	4809      	ldr	r0, [pc, #36]	; (8008c6c <_Bfree+0x40>)
 8008c46:	218a      	movs	r1, #138	; 0x8a
 8008c48:	f000 fcb8 	bl	80095bc <__assert_func>
 8008c4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c50:	6006      	str	r6, [r0, #0]
 8008c52:	60c6      	str	r6, [r0, #12]
 8008c54:	b13c      	cbz	r4, 8008c66 <_Bfree+0x3a>
 8008c56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c58:	6862      	ldr	r2, [r4, #4]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c60:	6021      	str	r1, [r4, #0]
 8008c62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c66:	bd70      	pop	{r4, r5, r6, pc}
 8008c68:	08009fd1 	.word	0x08009fd1
 8008c6c:	0800a054 	.word	0x0800a054

08008c70 <__multadd>:
 8008c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c74:	690d      	ldr	r5, [r1, #16]
 8008c76:	4607      	mov	r7, r0
 8008c78:	460c      	mov	r4, r1
 8008c7a:	461e      	mov	r6, r3
 8008c7c:	f101 0c14 	add.w	ip, r1, #20
 8008c80:	2000      	movs	r0, #0
 8008c82:	f8dc 3000 	ldr.w	r3, [ip]
 8008c86:	b299      	uxth	r1, r3
 8008c88:	fb02 6101 	mla	r1, r2, r1, r6
 8008c8c:	0c1e      	lsrs	r6, r3, #16
 8008c8e:	0c0b      	lsrs	r3, r1, #16
 8008c90:	fb02 3306 	mla	r3, r2, r6, r3
 8008c94:	b289      	uxth	r1, r1
 8008c96:	3001      	adds	r0, #1
 8008c98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c9c:	4285      	cmp	r5, r0
 8008c9e:	f84c 1b04 	str.w	r1, [ip], #4
 8008ca2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ca6:	dcec      	bgt.n	8008c82 <__multadd+0x12>
 8008ca8:	b30e      	cbz	r6, 8008cee <__multadd+0x7e>
 8008caa:	68a3      	ldr	r3, [r4, #8]
 8008cac:	42ab      	cmp	r3, r5
 8008cae:	dc19      	bgt.n	8008ce4 <__multadd+0x74>
 8008cb0:	6861      	ldr	r1, [r4, #4]
 8008cb2:	4638      	mov	r0, r7
 8008cb4:	3101      	adds	r1, #1
 8008cb6:	f7ff ff79 	bl	8008bac <_Balloc>
 8008cba:	4680      	mov	r8, r0
 8008cbc:	b928      	cbnz	r0, 8008cca <__multadd+0x5a>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	4b0c      	ldr	r3, [pc, #48]	; (8008cf4 <__multadd+0x84>)
 8008cc2:	480d      	ldr	r0, [pc, #52]	; (8008cf8 <__multadd+0x88>)
 8008cc4:	21b5      	movs	r1, #181	; 0xb5
 8008cc6:	f000 fc79 	bl	80095bc <__assert_func>
 8008cca:	6922      	ldr	r2, [r4, #16]
 8008ccc:	3202      	adds	r2, #2
 8008cce:	f104 010c 	add.w	r1, r4, #12
 8008cd2:	0092      	lsls	r2, r2, #2
 8008cd4:	300c      	adds	r0, #12
 8008cd6:	f7fe f995 	bl	8007004 <memcpy>
 8008cda:	4621      	mov	r1, r4
 8008cdc:	4638      	mov	r0, r7
 8008cde:	f7ff ffa5 	bl	8008c2c <_Bfree>
 8008ce2:	4644      	mov	r4, r8
 8008ce4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ce8:	3501      	adds	r5, #1
 8008cea:	615e      	str	r6, [r3, #20]
 8008cec:	6125      	str	r5, [r4, #16]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cf4:	0800a043 	.word	0x0800a043
 8008cf8:	0800a054 	.word	0x0800a054

08008cfc <__hi0bits>:
 8008cfc:	0c03      	lsrs	r3, r0, #16
 8008cfe:	041b      	lsls	r3, r3, #16
 8008d00:	b9d3      	cbnz	r3, 8008d38 <__hi0bits+0x3c>
 8008d02:	0400      	lsls	r0, r0, #16
 8008d04:	2310      	movs	r3, #16
 8008d06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d0a:	bf04      	itt	eq
 8008d0c:	0200      	lsleq	r0, r0, #8
 8008d0e:	3308      	addeq	r3, #8
 8008d10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d14:	bf04      	itt	eq
 8008d16:	0100      	lsleq	r0, r0, #4
 8008d18:	3304      	addeq	r3, #4
 8008d1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d1e:	bf04      	itt	eq
 8008d20:	0080      	lsleq	r0, r0, #2
 8008d22:	3302      	addeq	r3, #2
 8008d24:	2800      	cmp	r0, #0
 8008d26:	db05      	blt.n	8008d34 <__hi0bits+0x38>
 8008d28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d2c:	f103 0301 	add.w	r3, r3, #1
 8008d30:	bf08      	it	eq
 8008d32:	2320      	moveq	r3, #32
 8008d34:	4618      	mov	r0, r3
 8008d36:	4770      	bx	lr
 8008d38:	2300      	movs	r3, #0
 8008d3a:	e7e4      	b.n	8008d06 <__hi0bits+0xa>

08008d3c <__lo0bits>:
 8008d3c:	6803      	ldr	r3, [r0, #0]
 8008d3e:	f013 0207 	ands.w	r2, r3, #7
 8008d42:	4601      	mov	r1, r0
 8008d44:	d00b      	beq.n	8008d5e <__lo0bits+0x22>
 8008d46:	07da      	lsls	r2, r3, #31
 8008d48:	d423      	bmi.n	8008d92 <__lo0bits+0x56>
 8008d4a:	0798      	lsls	r0, r3, #30
 8008d4c:	bf49      	itett	mi
 8008d4e:	085b      	lsrmi	r3, r3, #1
 8008d50:	089b      	lsrpl	r3, r3, #2
 8008d52:	2001      	movmi	r0, #1
 8008d54:	600b      	strmi	r3, [r1, #0]
 8008d56:	bf5c      	itt	pl
 8008d58:	600b      	strpl	r3, [r1, #0]
 8008d5a:	2002      	movpl	r0, #2
 8008d5c:	4770      	bx	lr
 8008d5e:	b298      	uxth	r0, r3
 8008d60:	b9a8      	cbnz	r0, 8008d8e <__lo0bits+0x52>
 8008d62:	0c1b      	lsrs	r3, r3, #16
 8008d64:	2010      	movs	r0, #16
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	b90a      	cbnz	r2, 8008d6e <__lo0bits+0x32>
 8008d6a:	3008      	adds	r0, #8
 8008d6c:	0a1b      	lsrs	r3, r3, #8
 8008d6e:	071a      	lsls	r2, r3, #28
 8008d70:	bf04      	itt	eq
 8008d72:	091b      	lsreq	r3, r3, #4
 8008d74:	3004      	addeq	r0, #4
 8008d76:	079a      	lsls	r2, r3, #30
 8008d78:	bf04      	itt	eq
 8008d7a:	089b      	lsreq	r3, r3, #2
 8008d7c:	3002      	addeq	r0, #2
 8008d7e:	07da      	lsls	r2, r3, #31
 8008d80:	d403      	bmi.n	8008d8a <__lo0bits+0x4e>
 8008d82:	085b      	lsrs	r3, r3, #1
 8008d84:	f100 0001 	add.w	r0, r0, #1
 8008d88:	d005      	beq.n	8008d96 <__lo0bits+0x5a>
 8008d8a:	600b      	str	r3, [r1, #0]
 8008d8c:	4770      	bx	lr
 8008d8e:	4610      	mov	r0, r2
 8008d90:	e7e9      	b.n	8008d66 <__lo0bits+0x2a>
 8008d92:	2000      	movs	r0, #0
 8008d94:	4770      	bx	lr
 8008d96:	2020      	movs	r0, #32
 8008d98:	4770      	bx	lr
	...

08008d9c <__i2b>:
 8008d9c:	b510      	push	{r4, lr}
 8008d9e:	460c      	mov	r4, r1
 8008da0:	2101      	movs	r1, #1
 8008da2:	f7ff ff03 	bl	8008bac <_Balloc>
 8008da6:	4602      	mov	r2, r0
 8008da8:	b928      	cbnz	r0, 8008db6 <__i2b+0x1a>
 8008daa:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <__i2b+0x24>)
 8008dac:	4805      	ldr	r0, [pc, #20]	; (8008dc4 <__i2b+0x28>)
 8008dae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008db2:	f000 fc03 	bl	80095bc <__assert_func>
 8008db6:	2301      	movs	r3, #1
 8008db8:	6144      	str	r4, [r0, #20]
 8008dba:	6103      	str	r3, [r0, #16]
 8008dbc:	bd10      	pop	{r4, pc}
 8008dbe:	bf00      	nop
 8008dc0:	0800a043 	.word	0x0800a043
 8008dc4:	0800a054 	.word	0x0800a054

08008dc8 <__multiply>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	4691      	mov	r9, r2
 8008dce:	690a      	ldr	r2, [r1, #16]
 8008dd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	bfb8      	it	lt
 8008dd8:	460b      	movlt	r3, r1
 8008dda:	460c      	mov	r4, r1
 8008ddc:	bfbc      	itt	lt
 8008dde:	464c      	movlt	r4, r9
 8008de0:	4699      	movlt	r9, r3
 8008de2:	6927      	ldr	r7, [r4, #16]
 8008de4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	6861      	ldr	r1, [r4, #4]
 8008dec:	eb07 060a 	add.w	r6, r7, sl
 8008df0:	42b3      	cmp	r3, r6
 8008df2:	b085      	sub	sp, #20
 8008df4:	bfb8      	it	lt
 8008df6:	3101      	addlt	r1, #1
 8008df8:	f7ff fed8 	bl	8008bac <_Balloc>
 8008dfc:	b930      	cbnz	r0, 8008e0c <__multiply+0x44>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	4b44      	ldr	r3, [pc, #272]	; (8008f14 <__multiply+0x14c>)
 8008e02:	4845      	ldr	r0, [pc, #276]	; (8008f18 <__multiply+0x150>)
 8008e04:	f240 115d 	movw	r1, #349	; 0x15d
 8008e08:	f000 fbd8 	bl	80095bc <__assert_func>
 8008e0c:	f100 0514 	add.w	r5, r0, #20
 8008e10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e14:	462b      	mov	r3, r5
 8008e16:	2200      	movs	r2, #0
 8008e18:	4543      	cmp	r3, r8
 8008e1a:	d321      	bcc.n	8008e60 <__multiply+0x98>
 8008e1c:	f104 0314 	add.w	r3, r4, #20
 8008e20:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e24:	f109 0314 	add.w	r3, r9, #20
 8008e28:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e2c:	9202      	str	r2, [sp, #8]
 8008e2e:	1b3a      	subs	r2, r7, r4
 8008e30:	3a15      	subs	r2, #21
 8008e32:	f022 0203 	bic.w	r2, r2, #3
 8008e36:	3204      	adds	r2, #4
 8008e38:	f104 0115 	add.w	r1, r4, #21
 8008e3c:	428f      	cmp	r7, r1
 8008e3e:	bf38      	it	cc
 8008e40:	2204      	movcc	r2, #4
 8008e42:	9201      	str	r2, [sp, #4]
 8008e44:	9a02      	ldr	r2, [sp, #8]
 8008e46:	9303      	str	r3, [sp, #12]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d80c      	bhi.n	8008e66 <__multiply+0x9e>
 8008e4c:	2e00      	cmp	r6, #0
 8008e4e:	dd03      	ble.n	8008e58 <__multiply+0x90>
 8008e50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d05a      	beq.n	8008f0e <__multiply+0x146>
 8008e58:	6106      	str	r6, [r0, #16]
 8008e5a:	b005      	add	sp, #20
 8008e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e60:	f843 2b04 	str.w	r2, [r3], #4
 8008e64:	e7d8      	b.n	8008e18 <__multiply+0x50>
 8008e66:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e6a:	f1ba 0f00 	cmp.w	sl, #0
 8008e6e:	d024      	beq.n	8008eba <__multiply+0xf2>
 8008e70:	f104 0e14 	add.w	lr, r4, #20
 8008e74:	46a9      	mov	r9, r5
 8008e76:	f04f 0c00 	mov.w	ip, #0
 8008e7a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e7e:	f8d9 1000 	ldr.w	r1, [r9]
 8008e82:	fa1f fb82 	uxth.w	fp, r2
 8008e86:	b289      	uxth	r1, r1
 8008e88:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e8c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e90:	f8d9 2000 	ldr.w	r2, [r9]
 8008e94:	4461      	add	r1, ip
 8008e96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e9a:	fb0a c20b 	mla	r2, sl, fp, ip
 8008e9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ea2:	b289      	uxth	r1, r1
 8008ea4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ea8:	4577      	cmp	r7, lr
 8008eaa:	f849 1b04 	str.w	r1, [r9], #4
 8008eae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008eb2:	d8e2      	bhi.n	8008e7a <__multiply+0xb2>
 8008eb4:	9a01      	ldr	r2, [sp, #4]
 8008eb6:	f845 c002 	str.w	ip, [r5, r2]
 8008eba:	9a03      	ldr	r2, [sp, #12]
 8008ebc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ec0:	3304      	adds	r3, #4
 8008ec2:	f1b9 0f00 	cmp.w	r9, #0
 8008ec6:	d020      	beq.n	8008f0a <__multiply+0x142>
 8008ec8:	6829      	ldr	r1, [r5, #0]
 8008eca:	f104 0c14 	add.w	ip, r4, #20
 8008ece:	46ae      	mov	lr, r5
 8008ed0:	f04f 0a00 	mov.w	sl, #0
 8008ed4:	f8bc b000 	ldrh.w	fp, [ip]
 8008ed8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008edc:	fb09 220b 	mla	r2, r9, fp, r2
 8008ee0:	4492      	add	sl, r2
 8008ee2:	b289      	uxth	r1, r1
 8008ee4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ee8:	f84e 1b04 	str.w	r1, [lr], #4
 8008eec:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ef0:	f8be 1000 	ldrh.w	r1, [lr]
 8008ef4:	0c12      	lsrs	r2, r2, #16
 8008ef6:	fb09 1102 	mla	r1, r9, r2, r1
 8008efa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008efe:	4567      	cmp	r7, ip
 8008f00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f04:	d8e6      	bhi.n	8008ed4 <__multiply+0x10c>
 8008f06:	9a01      	ldr	r2, [sp, #4]
 8008f08:	50a9      	str	r1, [r5, r2]
 8008f0a:	3504      	adds	r5, #4
 8008f0c:	e79a      	b.n	8008e44 <__multiply+0x7c>
 8008f0e:	3e01      	subs	r6, #1
 8008f10:	e79c      	b.n	8008e4c <__multiply+0x84>
 8008f12:	bf00      	nop
 8008f14:	0800a043 	.word	0x0800a043
 8008f18:	0800a054 	.word	0x0800a054

08008f1c <__pow5mult>:
 8008f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f20:	4615      	mov	r5, r2
 8008f22:	f012 0203 	ands.w	r2, r2, #3
 8008f26:	4606      	mov	r6, r0
 8008f28:	460f      	mov	r7, r1
 8008f2a:	d007      	beq.n	8008f3c <__pow5mult+0x20>
 8008f2c:	4c25      	ldr	r4, [pc, #148]	; (8008fc4 <__pow5mult+0xa8>)
 8008f2e:	3a01      	subs	r2, #1
 8008f30:	2300      	movs	r3, #0
 8008f32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f36:	f7ff fe9b 	bl	8008c70 <__multadd>
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	10ad      	asrs	r5, r5, #2
 8008f3e:	d03d      	beq.n	8008fbc <__pow5mult+0xa0>
 8008f40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f42:	b97c      	cbnz	r4, 8008f64 <__pow5mult+0x48>
 8008f44:	2010      	movs	r0, #16
 8008f46:	f7fe f855 	bl	8006ff4 <malloc>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	6270      	str	r0, [r6, #36]	; 0x24
 8008f4e:	b928      	cbnz	r0, 8008f5c <__pow5mult+0x40>
 8008f50:	4b1d      	ldr	r3, [pc, #116]	; (8008fc8 <__pow5mult+0xac>)
 8008f52:	481e      	ldr	r0, [pc, #120]	; (8008fcc <__pow5mult+0xb0>)
 8008f54:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f58:	f000 fb30 	bl	80095bc <__assert_func>
 8008f5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f60:	6004      	str	r4, [r0, #0]
 8008f62:	60c4      	str	r4, [r0, #12]
 8008f64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f6c:	b94c      	cbnz	r4, 8008f82 <__pow5mult+0x66>
 8008f6e:	f240 2171 	movw	r1, #625	; 0x271
 8008f72:	4630      	mov	r0, r6
 8008f74:	f7ff ff12 	bl	8008d9c <__i2b>
 8008f78:	2300      	movs	r3, #0
 8008f7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f7e:	4604      	mov	r4, r0
 8008f80:	6003      	str	r3, [r0, #0]
 8008f82:	f04f 0900 	mov.w	r9, #0
 8008f86:	07eb      	lsls	r3, r5, #31
 8008f88:	d50a      	bpl.n	8008fa0 <__pow5mult+0x84>
 8008f8a:	4639      	mov	r1, r7
 8008f8c:	4622      	mov	r2, r4
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff ff1a 	bl	8008dc8 <__multiply>
 8008f94:	4639      	mov	r1, r7
 8008f96:	4680      	mov	r8, r0
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7ff fe47 	bl	8008c2c <_Bfree>
 8008f9e:	4647      	mov	r7, r8
 8008fa0:	106d      	asrs	r5, r5, #1
 8008fa2:	d00b      	beq.n	8008fbc <__pow5mult+0xa0>
 8008fa4:	6820      	ldr	r0, [r4, #0]
 8008fa6:	b938      	cbnz	r0, 8008fb8 <__pow5mult+0x9c>
 8008fa8:	4622      	mov	r2, r4
 8008faa:	4621      	mov	r1, r4
 8008fac:	4630      	mov	r0, r6
 8008fae:	f7ff ff0b 	bl	8008dc8 <__multiply>
 8008fb2:	6020      	str	r0, [r4, #0]
 8008fb4:	f8c0 9000 	str.w	r9, [r0]
 8008fb8:	4604      	mov	r4, r0
 8008fba:	e7e4      	b.n	8008f86 <__pow5mult+0x6a>
 8008fbc:	4638      	mov	r0, r7
 8008fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fc2:	bf00      	nop
 8008fc4:	0800a1a0 	.word	0x0800a1a0
 8008fc8:	08009fd1 	.word	0x08009fd1
 8008fcc:	0800a054 	.word	0x0800a054

08008fd0 <__lshift>:
 8008fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd4:	460c      	mov	r4, r1
 8008fd6:	6849      	ldr	r1, [r1, #4]
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fde:	68a3      	ldr	r3, [r4, #8]
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	4691      	mov	r9, r2
 8008fe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fe8:	f108 0601 	add.w	r6, r8, #1
 8008fec:	42b3      	cmp	r3, r6
 8008fee:	db0b      	blt.n	8009008 <__lshift+0x38>
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff fddb 	bl	8008bac <_Balloc>
 8008ff6:	4605      	mov	r5, r0
 8008ff8:	b948      	cbnz	r0, 800900e <__lshift+0x3e>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	4b2a      	ldr	r3, [pc, #168]	; (80090a8 <__lshift+0xd8>)
 8008ffe:	482b      	ldr	r0, [pc, #172]	; (80090ac <__lshift+0xdc>)
 8009000:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009004:	f000 fada 	bl	80095bc <__assert_func>
 8009008:	3101      	adds	r1, #1
 800900a:	005b      	lsls	r3, r3, #1
 800900c:	e7ee      	b.n	8008fec <__lshift+0x1c>
 800900e:	2300      	movs	r3, #0
 8009010:	f100 0114 	add.w	r1, r0, #20
 8009014:	f100 0210 	add.w	r2, r0, #16
 8009018:	4618      	mov	r0, r3
 800901a:	4553      	cmp	r3, sl
 800901c:	db37      	blt.n	800908e <__lshift+0xbe>
 800901e:	6920      	ldr	r0, [r4, #16]
 8009020:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009024:	f104 0314 	add.w	r3, r4, #20
 8009028:	f019 091f 	ands.w	r9, r9, #31
 800902c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009030:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009034:	d02f      	beq.n	8009096 <__lshift+0xc6>
 8009036:	f1c9 0e20 	rsb	lr, r9, #32
 800903a:	468a      	mov	sl, r1
 800903c:	f04f 0c00 	mov.w	ip, #0
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	fa02 f209 	lsl.w	r2, r2, r9
 8009046:	ea42 020c 	orr.w	r2, r2, ip
 800904a:	f84a 2b04 	str.w	r2, [sl], #4
 800904e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009052:	4298      	cmp	r0, r3
 8009054:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009058:	d8f2      	bhi.n	8009040 <__lshift+0x70>
 800905a:	1b03      	subs	r3, r0, r4
 800905c:	3b15      	subs	r3, #21
 800905e:	f023 0303 	bic.w	r3, r3, #3
 8009062:	3304      	adds	r3, #4
 8009064:	f104 0215 	add.w	r2, r4, #21
 8009068:	4290      	cmp	r0, r2
 800906a:	bf38      	it	cc
 800906c:	2304      	movcc	r3, #4
 800906e:	f841 c003 	str.w	ip, [r1, r3]
 8009072:	f1bc 0f00 	cmp.w	ip, #0
 8009076:	d001      	beq.n	800907c <__lshift+0xac>
 8009078:	f108 0602 	add.w	r6, r8, #2
 800907c:	3e01      	subs	r6, #1
 800907e:	4638      	mov	r0, r7
 8009080:	612e      	str	r6, [r5, #16]
 8009082:	4621      	mov	r1, r4
 8009084:	f7ff fdd2 	bl	8008c2c <_Bfree>
 8009088:	4628      	mov	r0, r5
 800908a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009092:	3301      	adds	r3, #1
 8009094:	e7c1      	b.n	800901a <__lshift+0x4a>
 8009096:	3904      	subs	r1, #4
 8009098:	f853 2b04 	ldr.w	r2, [r3], #4
 800909c:	f841 2f04 	str.w	r2, [r1, #4]!
 80090a0:	4298      	cmp	r0, r3
 80090a2:	d8f9      	bhi.n	8009098 <__lshift+0xc8>
 80090a4:	e7ea      	b.n	800907c <__lshift+0xac>
 80090a6:	bf00      	nop
 80090a8:	0800a043 	.word	0x0800a043
 80090ac:	0800a054 	.word	0x0800a054

080090b0 <__mcmp>:
 80090b0:	b530      	push	{r4, r5, lr}
 80090b2:	6902      	ldr	r2, [r0, #16]
 80090b4:	690c      	ldr	r4, [r1, #16]
 80090b6:	1b12      	subs	r2, r2, r4
 80090b8:	d10e      	bne.n	80090d8 <__mcmp+0x28>
 80090ba:	f100 0314 	add.w	r3, r0, #20
 80090be:	3114      	adds	r1, #20
 80090c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090d0:	42a5      	cmp	r5, r4
 80090d2:	d003      	beq.n	80090dc <__mcmp+0x2c>
 80090d4:	d305      	bcc.n	80090e2 <__mcmp+0x32>
 80090d6:	2201      	movs	r2, #1
 80090d8:	4610      	mov	r0, r2
 80090da:	bd30      	pop	{r4, r5, pc}
 80090dc:	4283      	cmp	r3, r0
 80090de:	d3f3      	bcc.n	80090c8 <__mcmp+0x18>
 80090e0:	e7fa      	b.n	80090d8 <__mcmp+0x28>
 80090e2:	f04f 32ff 	mov.w	r2, #4294967295
 80090e6:	e7f7      	b.n	80090d8 <__mcmp+0x28>

080090e8 <__mdiff>:
 80090e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ec:	460c      	mov	r4, r1
 80090ee:	4606      	mov	r6, r0
 80090f0:	4611      	mov	r1, r2
 80090f2:	4620      	mov	r0, r4
 80090f4:	4690      	mov	r8, r2
 80090f6:	f7ff ffdb 	bl	80090b0 <__mcmp>
 80090fa:	1e05      	subs	r5, r0, #0
 80090fc:	d110      	bne.n	8009120 <__mdiff+0x38>
 80090fe:	4629      	mov	r1, r5
 8009100:	4630      	mov	r0, r6
 8009102:	f7ff fd53 	bl	8008bac <_Balloc>
 8009106:	b930      	cbnz	r0, 8009116 <__mdiff+0x2e>
 8009108:	4b3a      	ldr	r3, [pc, #232]	; (80091f4 <__mdiff+0x10c>)
 800910a:	4602      	mov	r2, r0
 800910c:	f240 2132 	movw	r1, #562	; 0x232
 8009110:	4839      	ldr	r0, [pc, #228]	; (80091f8 <__mdiff+0x110>)
 8009112:	f000 fa53 	bl	80095bc <__assert_func>
 8009116:	2301      	movs	r3, #1
 8009118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800911c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009120:	bfa4      	itt	ge
 8009122:	4643      	movge	r3, r8
 8009124:	46a0      	movge	r8, r4
 8009126:	4630      	mov	r0, r6
 8009128:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800912c:	bfa6      	itte	ge
 800912e:	461c      	movge	r4, r3
 8009130:	2500      	movge	r5, #0
 8009132:	2501      	movlt	r5, #1
 8009134:	f7ff fd3a 	bl	8008bac <_Balloc>
 8009138:	b920      	cbnz	r0, 8009144 <__mdiff+0x5c>
 800913a:	4b2e      	ldr	r3, [pc, #184]	; (80091f4 <__mdiff+0x10c>)
 800913c:	4602      	mov	r2, r0
 800913e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009142:	e7e5      	b.n	8009110 <__mdiff+0x28>
 8009144:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009148:	6926      	ldr	r6, [r4, #16]
 800914a:	60c5      	str	r5, [r0, #12]
 800914c:	f104 0914 	add.w	r9, r4, #20
 8009150:	f108 0514 	add.w	r5, r8, #20
 8009154:	f100 0e14 	add.w	lr, r0, #20
 8009158:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800915c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009160:	f108 0210 	add.w	r2, r8, #16
 8009164:	46f2      	mov	sl, lr
 8009166:	2100      	movs	r1, #0
 8009168:	f859 3b04 	ldr.w	r3, [r9], #4
 800916c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009170:	fa1f f883 	uxth.w	r8, r3
 8009174:	fa11 f18b 	uxtah	r1, r1, fp
 8009178:	0c1b      	lsrs	r3, r3, #16
 800917a:	eba1 0808 	sub.w	r8, r1, r8
 800917e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009182:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009186:	fa1f f888 	uxth.w	r8, r8
 800918a:	1419      	asrs	r1, r3, #16
 800918c:	454e      	cmp	r6, r9
 800918e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009192:	f84a 3b04 	str.w	r3, [sl], #4
 8009196:	d8e7      	bhi.n	8009168 <__mdiff+0x80>
 8009198:	1b33      	subs	r3, r6, r4
 800919a:	3b15      	subs	r3, #21
 800919c:	f023 0303 	bic.w	r3, r3, #3
 80091a0:	3304      	adds	r3, #4
 80091a2:	3415      	adds	r4, #21
 80091a4:	42a6      	cmp	r6, r4
 80091a6:	bf38      	it	cc
 80091a8:	2304      	movcc	r3, #4
 80091aa:	441d      	add	r5, r3
 80091ac:	4473      	add	r3, lr
 80091ae:	469e      	mov	lr, r3
 80091b0:	462e      	mov	r6, r5
 80091b2:	4566      	cmp	r6, ip
 80091b4:	d30e      	bcc.n	80091d4 <__mdiff+0xec>
 80091b6:	f10c 0203 	add.w	r2, ip, #3
 80091ba:	1b52      	subs	r2, r2, r5
 80091bc:	f022 0203 	bic.w	r2, r2, #3
 80091c0:	3d03      	subs	r5, #3
 80091c2:	45ac      	cmp	ip, r5
 80091c4:	bf38      	it	cc
 80091c6:	2200      	movcc	r2, #0
 80091c8:	441a      	add	r2, r3
 80091ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80091ce:	b17b      	cbz	r3, 80091f0 <__mdiff+0x108>
 80091d0:	6107      	str	r7, [r0, #16]
 80091d2:	e7a3      	b.n	800911c <__mdiff+0x34>
 80091d4:	f856 8b04 	ldr.w	r8, [r6], #4
 80091d8:	fa11 f288 	uxtah	r2, r1, r8
 80091dc:	1414      	asrs	r4, r2, #16
 80091de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091e2:	b292      	uxth	r2, r2
 80091e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091e8:	f84e 2b04 	str.w	r2, [lr], #4
 80091ec:	1421      	asrs	r1, r4, #16
 80091ee:	e7e0      	b.n	80091b2 <__mdiff+0xca>
 80091f0:	3f01      	subs	r7, #1
 80091f2:	e7ea      	b.n	80091ca <__mdiff+0xe2>
 80091f4:	0800a043 	.word	0x0800a043
 80091f8:	0800a054 	.word	0x0800a054

080091fc <__d2b>:
 80091fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009200:	4689      	mov	r9, r1
 8009202:	2101      	movs	r1, #1
 8009204:	ec57 6b10 	vmov	r6, r7, d0
 8009208:	4690      	mov	r8, r2
 800920a:	f7ff fccf 	bl	8008bac <_Balloc>
 800920e:	4604      	mov	r4, r0
 8009210:	b930      	cbnz	r0, 8009220 <__d2b+0x24>
 8009212:	4602      	mov	r2, r0
 8009214:	4b25      	ldr	r3, [pc, #148]	; (80092ac <__d2b+0xb0>)
 8009216:	4826      	ldr	r0, [pc, #152]	; (80092b0 <__d2b+0xb4>)
 8009218:	f240 310a 	movw	r1, #778	; 0x30a
 800921c:	f000 f9ce 	bl	80095bc <__assert_func>
 8009220:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009224:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009228:	bb35      	cbnz	r5, 8009278 <__d2b+0x7c>
 800922a:	2e00      	cmp	r6, #0
 800922c:	9301      	str	r3, [sp, #4]
 800922e:	d028      	beq.n	8009282 <__d2b+0x86>
 8009230:	4668      	mov	r0, sp
 8009232:	9600      	str	r6, [sp, #0]
 8009234:	f7ff fd82 	bl	8008d3c <__lo0bits>
 8009238:	9900      	ldr	r1, [sp, #0]
 800923a:	b300      	cbz	r0, 800927e <__d2b+0x82>
 800923c:	9a01      	ldr	r2, [sp, #4]
 800923e:	f1c0 0320 	rsb	r3, r0, #32
 8009242:	fa02 f303 	lsl.w	r3, r2, r3
 8009246:	430b      	orrs	r3, r1
 8009248:	40c2      	lsrs	r2, r0
 800924a:	6163      	str	r3, [r4, #20]
 800924c:	9201      	str	r2, [sp, #4]
 800924e:	9b01      	ldr	r3, [sp, #4]
 8009250:	61a3      	str	r3, [r4, #24]
 8009252:	2b00      	cmp	r3, #0
 8009254:	bf14      	ite	ne
 8009256:	2202      	movne	r2, #2
 8009258:	2201      	moveq	r2, #1
 800925a:	6122      	str	r2, [r4, #16]
 800925c:	b1d5      	cbz	r5, 8009294 <__d2b+0x98>
 800925e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009262:	4405      	add	r5, r0
 8009264:	f8c9 5000 	str.w	r5, [r9]
 8009268:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800926c:	f8c8 0000 	str.w	r0, [r8]
 8009270:	4620      	mov	r0, r4
 8009272:	b003      	add	sp, #12
 8009274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009278:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800927c:	e7d5      	b.n	800922a <__d2b+0x2e>
 800927e:	6161      	str	r1, [r4, #20]
 8009280:	e7e5      	b.n	800924e <__d2b+0x52>
 8009282:	a801      	add	r0, sp, #4
 8009284:	f7ff fd5a 	bl	8008d3c <__lo0bits>
 8009288:	9b01      	ldr	r3, [sp, #4]
 800928a:	6163      	str	r3, [r4, #20]
 800928c:	2201      	movs	r2, #1
 800928e:	6122      	str	r2, [r4, #16]
 8009290:	3020      	adds	r0, #32
 8009292:	e7e3      	b.n	800925c <__d2b+0x60>
 8009294:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009298:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800929c:	f8c9 0000 	str.w	r0, [r9]
 80092a0:	6918      	ldr	r0, [r3, #16]
 80092a2:	f7ff fd2b 	bl	8008cfc <__hi0bits>
 80092a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092aa:	e7df      	b.n	800926c <__d2b+0x70>
 80092ac:	0800a043 	.word	0x0800a043
 80092b0:	0800a054 	.word	0x0800a054

080092b4 <_calloc_r>:
 80092b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092b6:	fba1 2402 	umull	r2, r4, r1, r2
 80092ba:	b94c      	cbnz	r4, 80092d0 <_calloc_r+0x1c>
 80092bc:	4611      	mov	r1, r2
 80092be:	9201      	str	r2, [sp, #4]
 80092c0:	f7fd ff22 	bl	8007108 <_malloc_r>
 80092c4:	9a01      	ldr	r2, [sp, #4]
 80092c6:	4605      	mov	r5, r0
 80092c8:	b930      	cbnz	r0, 80092d8 <_calloc_r+0x24>
 80092ca:	4628      	mov	r0, r5
 80092cc:	b003      	add	sp, #12
 80092ce:	bd30      	pop	{r4, r5, pc}
 80092d0:	220c      	movs	r2, #12
 80092d2:	6002      	str	r2, [r0, #0]
 80092d4:	2500      	movs	r5, #0
 80092d6:	e7f8      	b.n	80092ca <_calloc_r+0x16>
 80092d8:	4621      	mov	r1, r4
 80092da:	f7fd fea1 	bl	8007020 <memset>
 80092de:	e7f4      	b.n	80092ca <_calloc_r+0x16>

080092e0 <__ssputs_r>:
 80092e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e4:	688e      	ldr	r6, [r1, #8]
 80092e6:	429e      	cmp	r6, r3
 80092e8:	4682      	mov	sl, r0
 80092ea:	460c      	mov	r4, r1
 80092ec:	4690      	mov	r8, r2
 80092ee:	461f      	mov	r7, r3
 80092f0:	d838      	bhi.n	8009364 <__ssputs_r+0x84>
 80092f2:	898a      	ldrh	r2, [r1, #12]
 80092f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092f8:	d032      	beq.n	8009360 <__ssputs_r+0x80>
 80092fa:	6825      	ldr	r5, [r4, #0]
 80092fc:	6909      	ldr	r1, [r1, #16]
 80092fe:	eba5 0901 	sub.w	r9, r5, r1
 8009302:	6965      	ldr	r5, [r4, #20]
 8009304:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009308:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800930c:	3301      	adds	r3, #1
 800930e:	444b      	add	r3, r9
 8009310:	106d      	asrs	r5, r5, #1
 8009312:	429d      	cmp	r5, r3
 8009314:	bf38      	it	cc
 8009316:	461d      	movcc	r5, r3
 8009318:	0553      	lsls	r3, r2, #21
 800931a:	d531      	bpl.n	8009380 <__ssputs_r+0xa0>
 800931c:	4629      	mov	r1, r5
 800931e:	f7fd fef3 	bl	8007108 <_malloc_r>
 8009322:	4606      	mov	r6, r0
 8009324:	b950      	cbnz	r0, 800933c <__ssputs_r+0x5c>
 8009326:	230c      	movs	r3, #12
 8009328:	f8ca 3000 	str.w	r3, [sl]
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009332:	81a3      	strh	r3, [r4, #12]
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933c:	6921      	ldr	r1, [r4, #16]
 800933e:	464a      	mov	r2, r9
 8009340:	f7fd fe60 	bl	8007004 <memcpy>
 8009344:	89a3      	ldrh	r3, [r4, #12]
 8009346:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800934a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800934e:	81a3      	strh	r3, [r4, #12]
 8009350:	6126      	str	r6, [r4, #16]
 8009352:	6165      	str	r5, [r4, #20]
 8009354:	444e      	add	r6, r9
 8009356:	eba5 0509 	sub.w	r5, r5, r9
 800935a:	6026      	str	r6, [r4, #0]
 800935c:	60a5      	str	r5, [r4, #8]
 800935e:	463e      	mov	r6, r7
 8009360:	42be      	cmp	r6, r7
 8009362:	d900      	bls.n	8009366 <__ssputs_r+0x86>
 8009364:	463e      	mov	r6, r7
 8009366:	6820      	ldr	r0, [r4, #0]
 8009368:	4632      	mov	r2, r6
 800936a:	4641      	mov	r1, r8
 800936c:	f000 f968 	bl	8009640 <memmove>
 8009370:	68a3      	ldr	r3, [r4, #8]
 8009372:	1b9b      	subs	r3, r3, r6
 8009374:	60a3      	str	r3, [r4, #8]
 8009376:	6823      	ldr	r3, [r4, #0]
 8009378:	4433      	add	r3, r6
 800937a:	6023      	str	r3, [r4, #0]
 800937c:	2000      	movs	r0, #0
 800937e:	e7db      	b.n	8009338 <__ssputs_r+0x58>
 8009380:	462a      	mov	r2, r5
 8009382:	f000 f977 	bl	8009674 <_realloc_r>
 8009386:	4606      	mov	r6, r0
 8009388:	2800      	cmp	r0, #0
 800938a:	d1e1      	bne.n	8009350 <__ssputs_r+0x70>
 800938c:	6921      	ldr	r1, [r4, #16]
 800938e:	4650      	mov	r0, sl
 8009390:	f7fd fe4e 	bl	8007030 <_free_r>
 8009394:	e7c7      	b.n	8009326 <__ssputs_r+0x46>
	...

08009398 <_svfiprintf_r>:
 8009398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939c:	4698      	mov	r8, r3
 800939e:	898b      	ldrh	r3, [r1, #12]
 80093a0:	061b      	lsls	r3, r3, #24
 80093a2:	b09d      	sub	sp, #116	; 0x74
 80093a4:	4607      	mov	r7, r0
 80093a6:	460d      	mov	r5, r1
 80093a8:	4614      	mov	r4, r2
 80093aa:	d50e      	bpl.n	80093ca <_svfiprintf_r+0x32>
 80093ac:	690b      	ldr	r3, [r1, #16]
 80093ae:	b963      	cbnz	r3, 80093ca <_svfiprintf_r+0x32>
 80093b0:	2140      	movs	r1, #64	; 0x40
 80093b2:	f7fd fea9 	bl	8007108 <_malloc_r>
 80093b6:	6028      	str	r0, [r5, #0]
 80093b8:	6128      	str	r0, [r5, #16]
 80093ba:	b920      	cbnz	r0, 80093c6 <_svfiprintf_r+0x2e>
 80093bc:	230c      	movs	r3, #12
 80093be:	603b      	str	r3, [r7, #0]
 80093c0:	f04f 30ff 	mov.w	r0, #4294967295
 80093c4:	e0d1      	b.n	800956a <_svfiprintf_r+0x1d2>
 80093c6:	2340      	movs	r3, #64	; 0x40
 80093c8:	616b      	str	r3, [r5, #20]
 80093ca:	2300      	movs	r3, #0
 80093cc:	9309      	str	r3, [sp, #36]	; 0x24
 80093ce:	2320      	movs	r3, #32
 80093d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80093d8:	2330      	movs	r3, #48	; 0x30
 80093da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009584 <_svfiprintf_r+0x1ec>
 80093de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093e2:	f04f 0901 	mov.w	r9, #1
 80093e6:	4623      	mov	r3, r4
 80093e8:	469a      	mov	sl, r3
 80093ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093ee:	b10a      	cbz	r2, 80093f4 <_svfiprintf_r+0x5c>
 80093f0:	2a25      	cmp	r2, #37	; 0x25
 80093f2:	d1f9      	bne.n	80093e8 <_svfiprintf_r+0x50>
 80093f4:	ebba 0b04 	subs.w	fp, sl, r4
 80093f8:	d00b      	beq.n	8009412 <_svfiprintf_r+0x7a>
 80093fa:	465b      	mov	r3, fp
 80093fc:	4622      	mov	r2, r4
 80093fe:	4629      	mov	r1, r5
 8009400:	4638      	mov	r0, r7
 8009402:	f7ff ff6d 	bl	80092e0 <__ssputs_r>
 8009406:	3001      	adds	r0, #1
 8009408:	f000 80aa 	beq.w	8009560 <_svfiprintf_r+0x1c8>
 800940c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800940e:	445a      	add	r2, fp
 8009410:	9209      	str	r2, [sp, #36]	; 0x24
 8009412:	f89a 3000 	ldrb.w	r3, [sl]
 8009416:	2b00      	cmp	r3, #0
 8009418:	f000 80a2 	beq.w	8009560 <_svfiprintf_r+0x1c8>
 800941c:	2300      	movs	r3, #0
 800941e:	f04f 32ff 	mov.w	r2, #4294967295
 8009422:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009426:	f10a 0a01 	add.w	sl, sl, #1
 800942a:	9304      	str	r3, [sp, #16]
 800942c:	9307      	str	r3, [sp, #28]
 800942e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009432:	931a      	str	r3, [sp, #104]	; 0x68
 8009434:	4654      	mov	r4, sl
 8009436:	2205      	movs	r2, #5
 8009438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800943c:	4851      	ldr	r0, [pc, #324]	; (8009584 <_svfiprintf_r+0x1ec>)
 800943e:	f7f6 fed7 	bl	80001f0 <memchr>
 8009442:	9a04      	ldr	r2, [sp, #16]
 8009444:	b9d8      	cbnz	r0, 800947e <_svfiprintf_r+0xe6>
 8009446:	06d0      	lsls	r0, r2, #27
 8009448:	bf44      	itt	mi
 800944a:	2320      	movmi	r3, #32
 800944c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009450:	0711      	lsls	r1, r2, #28
 8009452:	bf44      	itt	mi
 8009454:	232b      	movmi	r3, #43	; 0x2b
 8009456:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800945a:	f89a 3000 	ldrb.w	r3, [sl]
 800945e:	2b2a      	cmp	r3, #42	; 0x2a
 8009460:	d015      	beq.n	800948e <_svfiprintf_r+0xf6>
 8009462:	9a07      	ldr	r2, [sp, #28]
 8009464:	4654      	mov	r4, sl
 8009466:	2000      	movs	r0, #0
 8009468:	f04f 0c0a 	mov.w	ip, #10
 800946c:	4621      	mov	r1, r4
 800946e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009472:	3b30      	subs	r3, #48	; 0x30
 8009474:	2b09      	cmp	r3, #9
 8009476:	d94e      	bls.n	8009516 <_svfiprintf_r+0x17e>
 8009478:	b1b0      	cbz	r0, 80094a8 <_svfiprintf_r+0x110>
 800947a:	9207      	str	r2, [sp, #28]
 800947c:	e014      	b.n	80094a8 <_svfiprintf_r+0x110>
 800947e:	eba0 0308 	sub.w	r3, r0, r8
 8009482:	fa09 f303 	lsl.w	r3, r9, r3
 8009486:	4313      	orrs	r3, r2
 8009488:	9304      	str	r3, [sp, #16]
 800948a:	46a2      	mov	sl, r4
 800948c:	e7d2      	b.n	8009434 <_svfiprintf_r+0x9c>
 800948e:	9b03      	ldr	r3, [sp, #12]
 8009490:	1d19      	adds	r1, r3, #4
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	9103      	str	r1, [sp, #12]
 8009496:	2b00      	cmp	r3, #0
 8009498:	bfbb      	ittet	lt
 800949a:	425b      	neglt	r3, r3
 800949c:	f042 0202 	orrlt.w	r2, r2, #2
 80094a0:	9307      	strge	r3, [sp, #28]
 80094a2:	9307      	strlt	r3, [sp, #28]
 80094a4:	bfb8      	it	lt
 80094a6:	9204      	strlt	r2, [sp, #16]
 80094a8:	7823      	ldrb	r3, [r4, #0]
 80094aa:	2b2e      	cmp	r3, #46	; 0x2e
 80094ac:	d10c      	bne.n	80094c8 <_svfiprintf_r+0x130>
 80094ae:	7863      	ldrb	r3, [r4, #1]
 80094b0:	2b2a      	cmp	r3, #42	; 0x2a
 80094b2:	d135      	bne.n	8009520 <_svfiprintf_r+0x188>
 80094b4:	9b03      	ldr	r3, [sp, #12]
 80094b6:	1d1a      	adds	r2, r3, #4
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	9203      	str	r2, [sp, #12]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	bfb8      	it	lt
 80094c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80094c4:	3402      	adds	r4, #2
 80094c6:	9305      	str	r3, [sp, #20]
 80094c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009594 <_svfiprintf_r+0x1fc>
 80094cc:	7821      	ldrb	r1, [r4, #0]
 80094ce:	2203      	movs	r2, #3
 80094d0:	4650      	mov	r0, sl
 80094d2:	f7f6 fe8d 	bl	80001f0 <memchr>
 80094d6:	b140      	cbz	r0, 80094ea <_svfiprintf_r+0x152>
 80094d8:	2340      	movs	r3, #64	; 0x40
 80094da:	eba0 000a 	sub.w	r0, r0, sl
 80094de:	fa03 f000 	lsl.w	r0, r3, r0
 80094e2:	9b04      	ldr	r3, [sp, #16]
 80094e4:	4303      	orrs	r3, r0
 80094e6:	3401      	adds	r4, #1
 80094e8:	9304      	str	r3, [sp, #16]
 80094ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ee:	4826      	ldr	r0, [pc, #152]	; (8009588 <_svfiprintf_r+0x1f0>)
 80094f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094f4:	2206      	movs	r2, #6
 80094f6:	f7f6 fe7b 	bl	80001f0 <memchr>
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d038      	beq.n	8009570 <_svfiprintf_r+0x1d8>
 80094fe:	4b23      	ldr	r3, [pc, #140]	; (800958c <_svfiprintf_r+0x1f4>)
 8009500:	bb1b      	cbnz	r3, 800954a <_svfiprintf_r+0x1b2>
 8009502:	9b03      	ldr	r3, [sp, #12]
 8009504:	3307      	adds	r3, #7
 8009506:	f023 0307 	bic.w	r3, r3, #7
 800950a:	3308      	adds	r3, #8
 800950c:	9303      	str	r3, [sp, #12]
 800950e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009510:	4433      	add	r3, r6
 8009512:	9309      	str	r3, [sp, #36]	; 0x24
 8009514:	e767      	b.n	80093e6 <_svfiprintf_r+0x4e>
 8009516:	fb0c 3202 	mla	r2, ip, r2, r3
 800951a:	460c      	mov	r4, r1
 800951c:	2001      	movs	r0, #1
 800951e:	e7a5      	b.n	800946c <_svfiprintf_r+0xd4>
 8009520:	2300      	movs	r3, #0
 8009522:	3401      	adds	r4, #1
 8009524:	9305      	str	r3, [sp, #20]
 8009526:	4619      	mov	r1, r3
 8009528:	f04f 0c0a 	mov.w	ip, #10
 800952c:	4620      	mov	r0, r4
 800952e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009532:	3a30      	subs	r2, #48	; 0x30
 8009534:	2a09      	cmp	r2, #9
 8009536:	d903      	bls.n	8009540 <_svfiprintf_r+0x1a8>
 8009538:	2b00      	cmp	r3, #0
 800953a:	d0c5      	beq.n	80094c8 <_svfiprintf_r+0x130>
 800953c:	9105      	str	r1, [sp, #20]
 800953e:	e7c3      	b.n	80094c8 <_svfiprintf_r+0x130>
 8009540:	fb0c 2101 	mla	r1, ip, r1, r2
 8009544:	4604      	mov	r4, r0
 8009546:	2301      	movs	r3, #1
 8009548:	e7f0      	b.n	800952c <_svfiprintf_r+0x194>
 800954a:	ab03      	add	r3, sp, #12
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	462a      	mov	r2, r5
 8009550:	4b0f      	ldr	r3, [pc, #60]	; (8009590 <_svfiprintf_r+0x1f8>)
 8009552:	a904      	add	r1, sp, #16
 8009554:	4638      	mov	r0, r7
 8009556:	f7fd feeb 	bl	8007330 <_printf_float>
 800955a:	1c42      	adds	r2, r0, #1
 800955c:	4606      	mov	r6, r0
 800955e:	d1d6      	bne.n	800950e <_svfiprintf_r+0x176>
 8009560:	89ab      	ldrh	r3, [r5, #12]
 8009562:	065b      	lsls	r3, r3, #25
 8009564:	f53f af2c 	bmi.w	80093c0 <_svfiprintf_r+0x28>
 8009568:	9809      	ldr	r0, [sp, #36]	; 0x24
 800956a:	b01d      	add	sp, #116	; 0x74
 800956c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009570:	ab03      	add	r3, sp, #12
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	462a      	mov	r2, r5
 8009576:	4b06      	ldr	r3, [pc, #24]	; (8009590 <_svfiprintf_r+0x1f8>)
 8009578:	a904      	add	r1, sp, #16
 800957a:	4638      	mov	r0, r7
 800957c:	f7fe f97c 	bl	8007878 <_printf_i>
 8009580:	e7eb      	b.n	800955a <_svfiprintf_r+0x1c2>
 8009582:	bf00      	nop
 8009584:	0800a1ac 	.word	0x0800a1ac
 8009588:	0800a1b6 	.word	0x0800a1b6
 800958c:	08007331 	.word	0x08007331
 8009590:	080092e1 	.word	0x080092e1
 8009594:	0800a1b2 	.word	0x0800a1b2

08009598 <_read_r>:
 8009598:	b538      	push	{r3, r4, r5, lr}
 800959a:	4d07      	ldr	r5, [pc, #28]	; (80095b8 <_read_r+0x20>)
 800959c:	4604      	mov	r4, r0
 800959e:	4608      	mov	r0, r1
 80095a0:	4611      	mov	r1, r2
 80095a2:	2200      	movs	r2, #0
 80095a4:	602a      	str	r2, [r5, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	f7f8 fa08 	bl	80019bc <_read>
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d102      	bne.n	80095b6 <_read_r+0x1e>
 80095b0:	682b      	ldr	r3, [r5, #0]
 80095b2:	b103      	cbz	r3, 80095b6 <_read_r+0x1e>
 80095b4:	6023      	str	r3, [r4, #0]
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	200111ac 	.word	0x200111ac

080095bc <__assert_func>:
 80095bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095be:	4614      	mov	r4, r2
 80095c0:	461a      	mov	r2, r3
 80095c2:	4b09      	ldr	r3, [pc, #36]	; (80095e8 <__assert_func+0x2c>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4605      	mov	r5, r0
 80095c8:	68d8      	ldr	r0, [r3, #12]
 80095ca:	b14c      	cbz	r4, 80095e0 <__assert_func+0x24>
 80095cc:	4b07      	ldr	r3, [pc, #28]	; (80095ec <__assert_func+0x30>)
 80095ce:	9100      	str	r1, [sp, #0]
 80095d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095d4:	4906      	ldr	r1, [pc, #24]	; (80095f0 <__assert_func+0x34>)
 80095d6:	462b      	mov	r3, r5
 80095d8:	f000 f80e 	bl	80095f8 <fiprintf>
 80095dc:	f000 faa0 	bl	8009b20 <abort>
 80095e0:	4b04      	ldr	r3, [pc, #16]	; (80095f4 <__assert_func+0x38>)
 80095e2:	461c      	mov	r4, r3
 80095e4:	e7f3      	b.n	80095ce <__assert_func+0x12>
 80095e6:	bf00      	nop
 80095e8:	20000024 	.word	0x20000024
 80095ec:	0800a1bd 	.word	0x0800a1bd
 80095f0:	0800a1ca 	.word	0x0800a1ca
 80095f4:	0800a1f8 	.word	0x0800a1f8

080095f8 <fiprintf>:
 80095f8:	b40e      	push	{r1, r2, r3}
 80095fa:	b503      	push	{r0, r1, lr}
 80095fc:	4601      	mov	r1, r0
 80095fe:	ab03      	add	r3, sp, #12
 8009600:	4805      	ldr	r0, [pc, #20]	; (8009618 <fiprintf+0x20>)
 8009602:	f853 2b04 	ldr.w	r2, [r3], #4
 8009606:	6800      	ldr	r0, [r0, #0]
 8009608:	9301      	str	r3, [sp, #4]
 800960a:	f000 f88b 	bl	8009724 <_vfiprintf_r>
 800960e:	b002      	add	sp, #8
 8009610:	f85d eb04 	ldr.w	lr, [sp], #4
 8009614:	b003      	add	sp, #12
 8009616:	4770      	bx	lr
 8009618:	20000024 	.word	0x20000024

0800961c <__ascii_mbtowc>:
 800961c:	b082      	sub	sp, #8
 800961e:	b901      	cbnz	r1, 8009622 <__ascii_mbtowc+0x6>
 8009620:	a901      	add	r1, sp, #4
 8009622:	b142      	cbz	r2, 8009636 <__ascii_mbtowc+0x1a>
 8009624:	b14b      	cbz	r3, 800963a <__ascii_mbtowc+0x1e>
 8009626:	7813      	ldrb	r3, [r2, #0]
 8009628:	600b      	str	r3, [r1, #0]
 800962a:	7812      	ldrb	r2, [r2, #0]
 800962c:	1e10      	subs	r0, r2, #0
 800962e:	bf18      	it	ne
 8009630:	2001      	movne	r0, #1
 8009632:	b002      	add	sp, #8
 8009634:	4770      	bx	lr
 8009636:	4610      	mov	r0, r2
 8009638:	e7fb      	b.n	8009632 <__ascii_mbtowc+0x16>
 800963a:	f06f 0001 	mvn.w	r0, #1
 800963e:	e7f8      	b.n	8009632 <__ascii_mbtowc+0x16>

08009640 <memmove>:
 8009640:	4288      	cmp	r0, r1
 8009642:	b510      	push	{r4, lr}
 8009644:	eb01 0402 	add.w	r4, r1, r2
 8009648:	d902      	bls.n	8009650 <memmove+0x10>
 800964a:	4284      	cmp	r4, r0
 800964c:	4623      	mov	r3, r4
 800964e:	d807      	bhi.n	8009660 <memmove+0x20>
 8009650:	1e43      	subs	r3, r0, #1
 8009652:	42a1      	cmp	r1, r4
 8009654:	d008      	beq.n	8009668 <memmove+0x28>
 8009656:	f811 2b01 	ldrb.w	r2, [r1], #1
 800965a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800965e:	e7f8      	b.n	8009652 <memmove+0x12>
 8009660:	4402      	add	r2, r0
 8009662:	4601      	mov	r1, r0
 8009664:	428a      	cmp	r2, r1
 8009666:	d100      	bne.n	800966a <memmove+0x2a>
 8009668:	bd10      	pop	{r4, pc}
 800966a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800966e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009672:	e7f7      	b.n	8009664 <memmove+0x24>

08009674 <_realloc_r>:
 8009674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009678:	4680      	mov	r8, r0
 800967a:	4614      	mov	r4, r2
 800967c:	460e      	mov	r6, r1
 800967e:	b921      	cbnz	r1, 800968a <_realloc_r+0x16>
 8009680:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009684:	4611      	mov	r1, r2
 8009686:	f7fd bd3f 	b.w	8007108 <_malloc_r>
 800968a:	b92a      	cbnz	r2, 8009698 <_realloc_r+0x24>
 800968c:	f7fd fcd0 	bl	8007030 <_free_r>
 8009690:	4625      	mov	r5, r4
 8009692:	4628      	mov	r0, r5
 8009694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009698:	f000 faae 	bl	8009bf8 <_malloc_usable_size_r>
 800969c:	4284      	cmp	r4, r0
 800969e:	4607      	mov	r7, r0
 80096a0:	d802      	bhi.n	80096a8 <_realloc_r+0x34>
 80096a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80096a6:	d812      	bhi.n	80096ce <_realloc_r+0x5a>
 80096a8:	4621      	mov	r1, r4
 80096aa:	4640      	mov	r0, r8
 80096ac:	f7fd fd2c 	bl	8007108 <_malloc_r>
 80096b0:	4605      	mov	r5, r0
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d0ed      	beq.n	8009692 <_realloc_r+0x1e>
 80096b6:	42bc      	cmp	r4, r7
 80096b8:	4622      	mov	r2, r4
 80096ba:	4631      	mov	r1, r6
 80096bc:	bf28      	it	cs
 80096be:	463a      	movcs	r2, r7
 80096c0:	f7fd fca0 	bl	8007004 <memcpy>
 80096c4:	4631      	mov	r1, r6
 80096c6:	4640      	mov	r0, r8
 80096c8:	f7fd fcb2 	bl	8007030 <_free_r>
 80096cc:	e7e1      	b.n	8009692 <_realloc_r+0x1e>
 80096ce:	4635      	mov	r5, r6
 80096d0:	e7df      	b.n	8009692 <_realloc_r+0x1e>

080096d2 <__sfputc_r>:
 80096d2:	6893      	ldr	r3, [r2, #8]
 80096d4:	3b01      	subs	r3, #1
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	b410      	push	{r4}
 80096da:	6093      	str	r3, [r2, #8]
 80096dc:	da08      	bge.n	80096f0 <__sfputc_r+0x1e>
 80096de:	6994      	ldr	r4, [r2, #24]
 80096e0:	42a3      	cmp	r3, r4
 80096e2:	db01      	blt.n	80096e8 <__sfputc_r+0x16>
 80096e4:	290a      	cmp	r1, #10
 80096e6:	d103      	bne.n	80096f0 <__sfputc_r+0x1e>
 80096e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096ec:	f000 b94a 	b.w	8009984 <__swbuf_r>
 80096f0:	6813      	ldr	r3, [r2, #0]
 80096f2:	1c58      	adds	r0, r3, #1
 80096f4:	6010      	str	r0, [r2, #0]
 80096f6:	7019      	strb	r1, [r3, #0]
 80096f8:	4608      	mov	r0, r1
 80096fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <__sfputs_r>:
 8009700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009702:	4606      	mov	r6, r0
 8009704:	460f      	mov	r7, r1
 8009706:	4614      	mov	r4, r2
 8009708:	18d5      	adds	r5, r2, r3
 800970a:	42ac      	cmp	r4, r5
 800970c:	d101      	bne.n	8009712 <__sfputs_r+0x12>
 800970e:	2000      	movs	r0, #0
 8009710:	e007      	b.n	8009722 <__sfputs_r+0x22>
 8009712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009716:	463a      	mov	r2, r7
 8009718:	4630      	mov	r0, r6
 800971a:	f7ff ffda 	bl	80096d2 <__sfputc_r>
 800971e:	1c43      	adds	r3, r0, #1
 8009720:	d1f3      	bne.n	800970a <__sfputs_r+0xa>
 8009722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009724 <_vfiprintf_r>:
 8009724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009728:	460d      	mov	r5, r1
 800972a:	b09d      	sub	sp, #116	; 0x74
 800972c:	4614      	mov	r4, r2
 800972e:	4698      	mov	r8, r3
 8009730:	4606      	mov	r6, r0
 8009732:	b118      	cbz	r0, 800973c <_vfiprintf_r+0x18>
 8009734:	6983      	ldr	r3, [r0, #24]
 8009736:	b90b      	cbnz	r3, 800973c <_vfiprintf_r+0x18>
 8009738:	f7fd fb96 	bl	8006e68 <__sinit>
 800973c:	4b89      	ldr	r3, [pc, #548]	; (8009964 <_vfiprintf_r+0x240>)
 800973e:	429d      	cmp	r5, r3
 8009740:	d11b      	bne.n	800977a <_vfiprintf_r+0x56>
 8009742:	6875      	ldr	r5, [r6, #4]
 8009744:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009746:	07d9      	lsls	r1, r3, #31
 8009748:	d405      	bmi.n	8009756 <_vfiprintf_r+0x32>
 800974a:	89ab      	ldrh	r3, [r5, #12]
 800974c:	059a      	lsls	r2, r3, #22
 800974e:	d402      	bmi.n	8009756 <_vfiprintf_r+0x32>
 8009750:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009752:	f7fd fc4c 	bl	8006fee <__retarget_lock_acquire_recursive>
 8009756:	89ab      	ldrh	r3, [r5, #12]
 8009758:	071b      	lsls	r3, r3, #28
 800975a:	d501      	bpl.n	8009760 <_vfiprintf_r+0x3c>
 800975c:	692b      	ldr	r3, [r5, #16]
 800975e:	b9eb      	cbnz	r3, 800979c <_vfiprintf_r+0x78>
 8009760:	4629      	mov	r1, r5
 8009762:	4630      	mov	r0, r6
 8009764:	f000 f96e 	bl	8009a44 <__swsetup_r>
 8009768:	b1c0      	cbz	r0, 800979c <_vfiprintf_r+0x78>
 800976a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800976c:	07dc      	lsls	r4, r3, #31
 800976e:	d50e      	bpl.n	800978e <_vfiprintf_r+0x6a>
 8009770:	f04f 30ff 	mov.w	r0, #4294967295
 8009774:	b01d      	add	sp, #116	; 0x74
 8009776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800977a:	4b7b      	ldr	r3, [pc, #492]	; (8009968 <_vfiprintf_r+0x244>)
 800977c:	429d      	cmp	r5, r3
 800977e:	d101      	bne.n	8009784 <_vfiprintf_r+0x60>
 8009780:	68b5      	ldr	r5, [r6, #8]
 8009782:	e7df      	b.n	8009744 <_vfiprintf_r+0x20>
 8009784:	4b79      	ldr	r3, [pc, #484]	; (800996c <_vfiprintf_r+0x248>)
 8009786:	429d      	cmp	r5, r3
 8009788:	bf08      	it	eq
 800978a:	68f5      	ldreq	r5, [r6, #12]
 800978c:	e7da      	b.n	8009744 <_vfiprintf_r+0x20>
 800978e:	89ab      	ldrh	r3, [r5, #12]
 8009790:	0598      	lsls	r0, r3, #22
 8009792:	d4ed      	bmi.n	8009770 <_vfiprintf_r+0x4c>
 8009794:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009796:	f7fd fc2b 	bl	8006ff0 <__retarget_lock_release_recursive>
 800979a:	e7e9      	b.n	8009770 <_vfiprintf_r+0x4c>
 800979c:	2300      	movs	r3, #0
 800979e:	9309      	str	r3, [sp, #36]	; 0x24
 80097a0:	2320      	movs	r3, #32
 80097a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80097aa:	2330      	movs	r3, #48	; 0x30
 80097ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009970 <_vfiprintf_r+0x24c>
 80097b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097b4:	f04f 0901 	mov.w	r9, #1
 80097b8:	4623      	mov	r3, r4
 80097ba:	469a      	mov	sl, r3
 80097bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097c0:	b10a      	cbz	r2, 80097c6 <_vfiprintf_r+0xa2>
 80097c2:	2a25      	cmp	r2, #37	; 0x25
 80097c4:	d1f9      	bne.n	80097ba <_vfiprintf_r+0x96>
 80097c6:	ebba 0b04 	subs.w	fp, sl, r4
 80097ca:	d00b      	beq.n	80097e4 <_vfiprintf_r+0xc0>
 80097cc:	465b      	mov	r3, fp
 80097ce:	4622      	mov	r2, r4
 80097d0:	4629      	mov	r1, r5
 80097d2:	4630      	mov	r0, r6
 80097d4:	f7ff ff94 	bl	8009700 <__sfputs_r>
 80097d8:	3001      	adds	r0, #1
 80097da:	f000 80aa 	beq.w	8009932 <_vfiprintf_r+0x20e>
 80097de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097e0:	445a      	add	r2, fp
 80097e2:	9209      	str	r2, [sp, #36]	; 0x24
 80097e4:	f89a 3000 	ldrb.w	r3, [sl]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f000 80a2 	beq.w	8009932 <_vfiprintf_r+0x20e>
 80097ee:	2300      	movs	r3, #0
 80097f0:	f04f 32ff 	mov.w	r2, #4294967295
 80097f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097f8:	f10a 0a01 	add.w	sl, sl, #1
 80097fc:	9304      	str	r3, [sp, #16]
 80097fe:	9307      	str	r3, [sp, #28]
 8009800:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009804:	931a      	str	r3, [sp, #104]	; 0x68
 8009806:	4654      	mov	r4, sl
 8009808:	2205      	movs	r2, #5
 800980a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800980e:	4858      	ldr	r0, [pc, #352]	; (8009970 <_vfiprintf_r+0x24c>)
 8009810:	f7f6 fcee 	bl	80001f0 <memchr>
 8009814:	9a04      	ldr	r2, [sp, #16]
 8009816:	b9d8      	cbnz	r0, 8009850 <_vfiprintf_r+0x12c>
 8009818:	06d1      	lsls	r1, r2, #27
 800981a:	bf44      	itt	mi
 800981c:	2320      	movmi	r3, #32
 800981e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009822:	0713      	lsls	r3, r2, #28
 8009824:	bf44      	itt	mi
 8009826:	232b      	movmi	r3, #43	; 0x2b
 8009828:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800982c:	f89a 3000 	ldrb.w	r3, [sl]
 8009830:	2b2a      	cmp	r3, #42	; 0x2a
 8009832:	d015      	beq.n	8009860 <_vfiprintf_r+0x13c>
 8009834:	9a07      	ldr	r2, [sp, #28]
 8009836:	4654      	mov	r4, sl
 8009838:	2000      	movs	r0, #0
 800983a:	f04f 0c0a 	mov.w	ip, #10
 800983e:	4621      	mov	r1, r4
 8009840:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009844:	3b30      	subs	r3, #48	; 0x30
 8009846:	2b09      	cmp	r3, #9
 8009848:	d94e      	bls.n	80098e8 <_vfiprintf_r+0x1c4>
 800984a:	b1b0      	cbz	r0, 800987a <_vfiprintf_r+0x156>
 800984c:	9207      	str	r2, [sp, #28]
 800984e:	e014      	b.n	800987a <_vfiprintf_r+0x156>
 8009850:	eba0 0308 	sub.w	r3, r0, r8
 8009854:	fa09 f303 	lsl.w	r3, r9, r3
 8009858:	4313      	orrs	r3, r2
 800985a:	9304      	str	r3, [sp, #16]
 800985c:	46a2      	mov	sl, r4
 800985e:	e7d2      	b.n	8009806 <_vfiprintf_r+0xe2>
 8009860:	9b03      	ldr	r3, [sp, #12]
 8009862:	1d19      	adds	r1, r3, #4
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	9103      	str	r1, [sp, #12]
 8009868:	2b00      	cmp	r3, #0
 800986a:	bfbb      	ittet	lt
 800986c:	425b      	neglt	r3, r3
 800986e:	f042 0202 	orrlt.w	r2, r2, #2
 8009872:	9307      	strge	r3, [sp, #28]
 8009874:	9307      	strlt	r3, [sp, #28]
 8009876:	bfb8      	it	lt
 8009878:	9204      	strlt	r2, [sp, #16]
 800987a:	7823      	ldrb	r3, [r4, #0]
 800987c:	2b2e      	cmp	r3, #46	; 0x2e
 800987e:	d10c      	bne.n	800989a <_vfiprintf_r+0x176>
 8009880:	7863      	ldrb	r3, [r4, #1]
 8009882:	2b2a      	cmp	r3, #42	; 0x2a
 8009884:	d135      	bne.n	80098f2 <_vfiprintf_r+0x1ce>
 8009886:	9b03      	ldr	r3, [sp, #12]
 8009888:	1d1a      	adds	r2, r3, #4
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	9203      	str	r2, [sp, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	bfb8      	it	lt
 8009892:	f04f 33ff 	movlt.w	r3, #4294967295
 8009896:	3402      	adds	r4, #2
 8009898:	9305      	str	r3, [sp, #20]
 800989a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009980 <_vfiprintf_r+0x25c>
 800989e:	7821      	ldrb	r1, [r4, #0]
 80098a0:	2203      	movs	r2, #3
 80098a2:	4650      	mov	r0, sl
 80098a4:	f7f6 fca4 	bl	80001f0 <memchr>
 80098a8:	b140      	cbz	r0, 80098bc <_vfiprintf_r+0x198>
 80098aa:	2340      	movs	r3, #64	; 0x40
 80098ac:	eba0 000a 	sub.w	r0, r0, sl
 80098b0:	fa03 f000 	lsl.w	r0, r3, r0
 80098b4:	9b04      	ldr	r3, [sp, #16]
 80098b6:	4303      	orrs	r3, r0
 80098b8:	3401      	adds	r4, #1
 80098ba:	9304      	str	r3, [sp, #16]
 80098bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c0:	482c      	ldr	r0, [pc, #176]	; (8009974 <_vfiprintf_r+0x250>)
 80098c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098c6:	2206      	movs	r2, #6
 80098c8:	f7f6 fc92 	bl	80001f0 <memchr>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d03f      	beq.n	8009950 <_vfiprintf_r+0x22c>
 80098d0:	4b29      	ldr	r3, [pc, #164]	; (8009978 <_vfiprintf_r+0x254>)
 80098d2:	bb1b      	cbnz	r3, 800991c <_vfiprintf_r+0x1f8>
 80098d4:	9b03      	ldr	r3, [sp, #12]
 80098d6:	3307      	adds	r3, #7
 80098d8:	f023 0307 	bic.w	r3, r3, #7
 80098dc:	3308      	adds	r3, #8
 80098de:	9303      	str	r3, [sp, #12]
 80098e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e2:	443b      	add	r3, r7
 80098e4:	9309      	str	r3, [sp, #36]	; 0x24
 80098e6:	e767      	b.n	80097b8 <_vfiprintf_r+0x94>
 80098e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098ec:	460c      	mov	r4, r1
 80098ee:	2001      	movs	r0, #1
 80098f0:	e7a5      	b.n	800983e <_vfiprintf_r+0x11a>
 80098f2:	2300      	movs	r3, #0
 80098f4:	3401      	adds	r4, #1
 80098f6:	9305      	str	r3, [sp, #20]
 80098f8:	4619      	mov	r1, r3
 80098fa:	f04f 0c0a 	mov.w	ip, #10
 80098fe:	4620      	mov	r0, r4
 8009900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009904:	3a30      	subs	r2, #48	; 0x30
 8009906:	2a09      	cmp	r2, #9
 8009908:	d903      	bls.n	8009912 <_vfiprintf_r+0x1ee>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0c5      	beq.n	800989a <_vfiprintf_r+0x176>
 800990e:	9105      	str	r1, [sp, #20]
 8009910:	e7c3      	b.n	800989a <_vfiprintf_r+0x176>
 8009912:	fb0c 2101 	mla	r1, ip, r1, r2
 8009916:	4604      	mov	r4, r0
 8009918:	2301      	movs	r3, #1
 800991a:	e7f0      	b.n	80098fe <_vfiprintf_r+0x1da>
 800991c:	ab03      	add	r3, sp, #12
 800991e:	9300      	str	r3, [sp, #0]
 8009920:	462a      	mov	r2, r5
 8009922:	4b16      	ldr	r3, [pc, #88]	; (800997c <_vfiprintf_r+0x258>)
 8009924:	a904      	add	r1, sp, #16
 8009926:	4630      	mov	r0, r6
 8009928:	f7fd fd02 	bl	8007330 <_printf_float>
 800992c:	4607      	mov	r7, r0
 800992e:	1c78      	adds	r0, r7, #1
 8009930:	d1d6      	bne.n	80098e0 <_vfiprintf_r+0x1bc>
 8009932:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009934:	07d9      	lsls	r1, r3, #31
 8009936:	d405      	bmi.n	8009944 <_vfiprintf_r+0x220>
 8009938:	89ab      	ldrh	r3, [r5, #12]
 800993a:	059a      	lsls	r2, r3, #22
 800993c:	d402      	bmi.n	8009944 <_vfiprintf_r+0x220>
 800993e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009940:	f7fd fb56 	bl	8006ff0 <__retarget_lock_release_recursive>
 8009944:	89ab      	ldrh	r3, [r5, #12]
 8009946:	065b      	lsls	r3, r3, #25
 8009948:	f53f af12 	bmi.w	8009770 <_vfiprintf_r+0x4c>
 800994c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800994e:	e711      	b.n	8009774 <_vfiprintf_r+0x50>
 8009950:	ab03      	add	r3, sp, #12
 8009952:	9300      	str	r3, [sp, #0]
 8009954:	462a      	mov	r2, r5
 8009956:	4b09      	ldr	r3, [pc, #36]	; (800997c <_vfiprintf_r+0x258>)
 8009958:	a904      	add	r1, sp, #16
 800995a:	4630      	mov	r0, r6
 800995c:	f7fd ff8c 	bl	8007878 <_printf_i>
 8009960:	e7e4      	b.n	800992c <_vfiprintf_r+0x208>
 8009962:	bf00      	nop
 8009964:	08009f4c 	.word	0x08009f4c
 8009968:	08009f6c 	.word	0x08009f6c
 800996c:	08009f2c 	.word	0x08009f2c
 8009970:	0800a1ac 	.word	0x0800a1ac
 8009974:	0800a1b6 	.word	0x0800a1b6
 8009978:	08007331 	.word	0x08007331
 800997c:	08009701 	.word	0x08009701
 8009980:	0800a1b2 	.word	0x0800a1b2

08009984 <__swbuf_r>:
 8009984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009986:	460e      	mov	r6, r1
 8009988:	4614      	mov	r4, r2
 800998a:	4605      	mov	r5, r0
 800998c:	b118      	cbz	r0, 8009996 <__swbuf_r+0x12>
 800998e:	6983      	ldr	r3, [r0, #24]
 8009990:	b90b      	cbnz	r3, 8009996 <__swbuf_r+0x12>
 8009992:	f7fd fa69 	bl	8006e68 <__sinit>
 8009996:	4b21      	ldr	r3, [pc, #132]	; (8009a1c <__swbuf_r+0x98>)
 8009998:	429c      	cmp	r4, r3
 800999a:	d12b      	bne.n	80099f4 <__swbuf_r+0x70>
 800999c:	686c      	ldr	r4, [r5, #4]
 800999e:	69a3      	ldr	r3, [r4, #24]
 80099a0:	60a3      	str	r3, [r4, #8]
 80099a2:	89a3      	ldrh	r3, [r4, #12]
 80099a4:	071a      	lsls	r2, r3, #28
 80099a6:	d52f      	bpl.n	8009a08 <__swbuf_r+0x84>
 80099a8:	6923      	ldr	r3, [r4, #16]
 80099aa:	b36b      	cbz	r3, 8009a08 <__swbuf_r+0x84>
 80099ac:	6923      	ldr	r3, [r4, #16]
 80099ae:	6820      	ldr	r0, [r4, #0]
 80099b0:	1ac0      	subs	r0, r0, r3
 80099b2:	6963      	ldr	r3, [r4, #20]
 80099b4:	b2f6      	uxtb	r6, r6
 80099b6:	4283      	cmp	r3, r0
 80099b8:	4637      	mov	r7, r6
 80099ba:	dc04      	bgt.n	80099c6 <__swbuf_r+0x42>
 80099bc:	4621      	mov	r1, r4
 80099be:	4628      	mov	r0, r5
 80099c0:	f7ff f896 	bl	8008af0 <_fflush_r>
 80099c4:	bb30      	cbnz	r0, 8009a14 <__swbuf_r+0x90>
 80099c6:	68a3      	ldr	r3, [r4, #8]
 80099c8:	3b01      	subs	r3, #1
 80099ca:	60a3      	str	r3, [r4, #8]
 80099cc:	6823      	ldr	r3, [r4, #0]
 80099ce:	1c5a      	adds	r2, r3, #1
 80099d0:	6022      	str	r2, [r4, #0]
 80099d2:	701e      	strb	r6, [r3, #0]
 80099d4:	6963      	ldr	r3, [r4, #20]
 80099d6:	3001      	adds	r0, #1
 80099d8:	4283      	cmp	r3, r0
 80099da:	d004      	beq.n	80099e6 <__swbuf_r+0x62>
 80099dc:	89a3      	ldrh	r3, [r4, #12]
 80099de:	07db      	lsls	r3, r3, #31
 80099e0:	d506      	bpl.n	80099f0 <__swbuf_r+0x6c>
 80099e2:	2e0a      	cmp	r6, #10
 80099e4:	d104      	bne.n	80099f0 <__swbuf_r+0x6c>
 80099e6:	4621      	mov	r1, r4
 80099e8:	4628      	mov	r0, r5
 80099ea:	f7ff f881 	bl	8008af0 <_fflush_r>
 80099ee:	b988      	cbnz	r0, 8009a14 <__swbuf_r+0x90>
 80099f0:	4638      	mov	r0, r7
 80099f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099f4:	4b0a      	ldr	r3, [pc, #40]	; (8009a20 <__swbuf_r+0x9c>)
 80099f6:	429c      	cmp	r4, r3
 80099f8:	d101      	bne.n	80099fe <__swbuf_r+0x7a>
 80099fa:	68ac      	ldr	r4, [r5, #8]
 80099fc:	e7cf      	b.n	800999e <__swbuf_r+0x1a>
 80099fe:	4b09      	ldr	r3, [pc, #36]	; (8009a24 <__swbuf_r+0xa0>)
 8009a00:	429c      	cmp	r4, r3
 8009a02:	bf08      	it	eq
 8009a04:	68ec      	ldreq	r4, [r5, #12]
 8009a06:	e7ca      	b.n	800999e <__swbuf_r+0x1a>
 8009a08:	4621      	mov	r1, r4
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	f000 f81a 	bl	8009a44 <__swsetup_r>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d0cb      	beq.n	80099ac <__swbuf_r+0x28>
 8009a14:	f04f 37ff 	mov.w	r7, #4294967295
 8009a18:	e7ea      	b.n	80099f0 <__swbuf_r+0x6c>
 8009a1a:	bf00      	nop
 8009a1c:	08009f4c 	.word	0x08009f4c
 8009a20:	08009f6c 	.word	0x08009f6c
 8009a24:	08009f2c 	.word	0x08009f2c

08009a28 <__ascii_wctomb>:
 8009a28:	b149      	cbz	r1, 8009a3e <__ascii_wctomb+0x16>
 8009a2a:	2aff      	cmp	r2, #255	; 0xff
 8009a2c:	bf85      	ittet	hi
 8009a2e:	238a      	movhi	r3, #138	; 0x8a
 8009a30:	6003      	strhi	r3, [r0, #0]
 8009a32:	700a      	strbls	r2, [r1, #0]
 8009a34:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a38:	bf98      	it	ls
 8009a3a:	2001      	movls	r0, #1
 8009a3c:	4770      	bx	lr
 8009a3e:	4608      	mov	r0, r1
 8009a40:	4770      	bx	lr
	...

08009a44 <__swsetup_r>:
 8009a44:	4b32      	ldr	r3, [pc, #200]	; (8009b10 <__swsetup_r+0xcc>)
 8009a46:	b570      	push	{r4, r5, r6, lr}
 8009a48:	681d      	ldr	r5, [r3, #0]
 8009a4a:	4606      	mov	r6, r0
 8009a4c:	460c      	mov	r4, r1
 8009a4e:	b125      	cbz	r5, 8009a5a <__swsetup_r+0x16>
 8009a50:	69ab      	ldr	r3, [r5, #24]
 8009a52:	b913      	cbnz	r3, 8009a5a <__swsetup_r+0x16>
 8009a54:	4628      	mov	r0, r5
 8009a56:	f7fd fa07 	bl	8006e68 <__sinit>
 8009a5a:	4b2e      	ldr	r3, [pc, #184]	; (8009b14 <__swsetup_r+0xd0>)
 8009a5c:	429c      	cmp	r4, r3
 8009a5e:	d10f      	bne.n	8009a80 <__swsetup_r+0x3c>
 8009a60:	686c      	ldr	r4, [r5, #4]
 8009a62:	89a3      	ldrh	r3, [r4, #12]
 8009a64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a68:	0719      	lsls	r1, r3, #28
 8009a6a:	d42c      	bmi.n	8009ac6 <__swsetup_r+0x82>
 8009a6c:	06dd      	lsls	r5, r3, #27
 8009a6e:	d411      	bmi.n	8009a94 <__swsetup_r+0x50>
 8009a70:	2309      	movs	r3, #9
 8009a72:	6033      	str	r3, [r6, #0]
 8009a74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7e:	e03e      	b.n	8009afe <__swsetup_r+0xba>
 8009a80:	4b25      	ldr	r3, [pc, #148]	; (8009b18 <__swsetup_r+0xd4>)
 8009a82:	429c      	cmp	r4, r3
 8009a84:	d101      	bne.n	8009a8a <__swsetup_r+0x46>
 8009a86:	68ac      	ldr	r4, [r5, #8]
 8009a88:	e7eb      	b.n	8009a62 <__swsetup_r+0x1e>
 8009a8a:	4b24      	ldr	r3, [pc, #144]	; (8009b1c <__swsetup_r+0xd8>)
 8009a8c:	429c      	cmp	r4, r3
 8009a8e:	bf08      	it	eq
 8009a90:	68ec      	ldreq	r4, [r5, #12]
 8009a92:	e7e6      	b.n	8009a62 <__swsetup_r+0x1e>
 8009a94:	0758      	lsls	r0, r3, #29
 8009a96:	d512      	bpl.n	8009abe <__swsetup_r+0x7a>
 8009a98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a9a:	b141      	cbz	r1, 8009aae <__swsetup_r+0x6a>
 8009a9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009aa0:	4299      	cmp	r1, r3
 8009aa2:	d002      	beq.n	8009aaa <__swsetup_r+0x66>
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f7fd fac3 	bl	8007030 <_free_r>
 8009aaa:	2300      	movs	r3, #0
 8009aac:	6363      	str	r3, [r4, #52]	; 0x34
 8009aae:	89a3      	ldrh	r3, [r4, #12]
 8009ab0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ab4:	81a3      	strh	r3, [r4, #12]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	6063      	str	r3, [r4, #4]
 8009aba:	6923      	ldr	r3, [r4, #16]
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	f043 0308 	orr.w	r3, r3, #8
 8009ac4:	81a3      	strh	r3, [r4, #12]
 8009ac6:	6923      	ldr	r3, [r4, #16]
 8009ac8:	b94b      	cbnz	r3, 8009ade <__swsetup_r+0x9a>
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ad4:	d003      	beq.n	8009ade <__swsetup_r+0x9a>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4630      	mov	r0, r6
 8009ada:	f000 f84d 	bl	8009b78 <__smakebuf_r>
 8009ade:	89a0      	ldrh	r0, [r4, #12]
 8009ae0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ae4:	f010 0301 	ands.w	r3, r0, #1
 8009ae8:	d00a      	beq.n	8009b00 <__swsetup_r+0xbc>
 8009aea:	2300      	movs	r3, #0
 8009aec:	60a3      	str	r3, [r4, #8]
 8009aee:	6963      	ldr	r3, [r4, #20]
 8009af0:	425b      	negs	r3, r3
 8009af2:	61a3      	str	r3, [r4, #24]
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	b943      	cbnz	r3, 8009b0a <__swsetup_r+0xc6>
 8009af8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009afc:	d1ba      	bne.n	8009a74 <__swsetup_r+0x30>
 8009afe:	bd70      	pop	{r4, r5, r6, pc}
 8009b00:	0781      	lsls	r1, r0, #30
 8009b02:	bf58      	it	pl
 8009b04:	6963      	ldrpl	r3, [r4, #20]
 8009b06:	60a3      	str	r3, [r4, #8]
 8009b08:	e7f4      	b.n	8009af4 <__swsetup_r+0xb0>
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	e7f7      	b.n	8009afe <__swsetup_r+0xba>
 8009b0e:	bf00      	nop
 8009b10:	20000024 	.word	0x20000024
 8009b14:	08009f4c 	.word	0x08009f4c
 8009b18:	08009f6c 	.word	0x08009f6c
 8009b1c:	08009f2c 	.word	0x08009f2c

08009b20 <abort>:
 8009b20:	b508      	push	{r3, lr}
 8009b22:	2006      	movs	r0, #6
 8009b24:	f000 f898 	bl	8009c58 <raise>
 8009b28:	2001      	movs	r0, #1
 8009b2a:	f7f7 ff3d 	bl	80019a8 <_exit>

08009b2e <__swhatbuf_r>:
 8009b2e:	b570      	push	{r4, r5, r6, lr}
 8009b30:	460e      	mov	r6, r1
 8009b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b36:	2900      	cmp	r1, #0
 8009b38:	b096      	sub	sp, #88	; 0x58
 8009b3a:	4614      	mov	r4, r2
 8009b3c:	461d      	mov	r5, r3
 8009b3e:	da08      	bge.n	8009b52 <__swhatbuf_r+0x24>
 8009b40:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	602a      	str	r2, [r5, #0]
 8009b48:	061a      	lsls	r2, r3, #24
 8009b4a:	d410      	bmi.n	8009b6e <__swhatbuf_r+0x40>
 8009b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b50:	e00e      	b.n	8009b70 <__swhatbuf_r+0x42>
 8009b52:	466a      	mov	r2, sp
 8009b54:	f000 f89c 	bl	8009c90 <_fstat_r>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	dbf1      	blt.n	8009b40 <__swhatbuf_r+0x12>
 8009b5c:	9a01      	ldr	r2, [sp, #4]
 8009b5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b62:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b66:	425a      	negs	r2, r3
 8009b68:	415a      	adcs	r2, r3
 8009b6a:	602a      	str	r2, [r5, #0]
 8009b6c:	e7ee      	b.n	8009b4c <__swhatbuf_r+0x1e>
 8009b6e:	2340      	movs	r3, #64	; 0x40
 8009b70:	2000      	movs	r0, #0
 8009b72:	6023      	str	r3, [r4, #0]
 8009b74:	b016      	add	sp, #88	; 0x58
 8009b76:	bd70      	pop	{r4, r5, r6, pc}

08009b78 <__smakebuf_r>:
 8009b78:	898b      	ldrh	r3, [r1, #12]
 8009b7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b7c:	079d      	lsls	r5, r3, #30
 8009b7e:	4606      	mov	r6, r0
 8009b80:	460c      	mov	r4, r1
 8009b82:	d507      	bpl.n	8009b94 <__smakebuf_r+0x1c>
 8009b84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b88:	6023      	str	r3, [r4, #0]
 8009b8a:	6123      	str	r3, [r4, #16]
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	6163      	str	r3, [r4, #20]
 8009b90:	b002      	add	sp, #8
 8009b92:	bd70      	pop	{r4, r5, r6, pc}
 8009b94:	ab01      	add	r3, sp, #4
 8009b96:	466a      	mov	r2, sp
 8009b98:	f7ff ffc9 	bl	8009b2e <__swhatbuf_r>
 8009b9c:	9900      	ldr	r1, [sp, #0]
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	4630      	mov	r0, r6
 8009ba2:	f7fd fab1 	bl	8007108 <_malloc_r>
 8009ba6:	b948      	cbnz	r0, 8009bbc <__smakebuf_r+0x44>
 8009ba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bac:	059a      	lsls	r2, r3, #22
 8009bae:	d4ef      	bmi.n	8009b90 <__smakebuf_r+0x18>
 8009bb0:	f023 0303 	bic.w	r3, r3, #3
 8009bb4:	f043 0302 	orr.w	r3, r3, #2
 8009bb8:	81a3      	strh	r3, [r4, #12]
 8009bba:	e7e3      	b.n	8009b84 <__smakebuf_r+0xc>
 8009bbc:	4b0d      	ldr	r3, [pc, #52]	; (8009bf4 <__smakebuf_r+0x7c>)
 8009bbe:	62b3      	str	r3, [r6, #40]	; 0x28
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	6020      	str	r0, [r4, #0]
 8009bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	9b00      	ldr	r3, [sp, #0]
 8009bcc:	6163      	str	r3, [r4, #20]
 8009bce:	9b01      	ldr	r3, [sp, #4]
 8009bd0:	6120      	str	r0, [r4, #16]
 8009bd2:	b15b      	cbz	r3, 8009bec <__smakebuf_r+0x74>
 8009bd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bd8:	4630      	mov	r0, r6
 8009bda:	f000 f86b 	bl	8009cb4 <_isatty_r>
 8009bde:	b128      	cbz	r0, 8009bec <__smakebuf_r+0x74>
 8009be0:	89a3      	ldrh	r3, [r4, #12]
 8009be2:	f023 0303 	bic.w	r3, r3, #3
 8009be6:	f043 0301 	orr.w	r3, r3, #1
 8009bea:	81a3      	strh	r3, [r4, #12]
 8009bec:	89a0      	ldrh	r0, [r4, #12]
 8009bee:	4305      	orrs	r5, r0
 8009bf0:	81a5      	strh	r5, [r4, #12]
 8009bf2:	e7cd      	b.n	8009b90 <__smakebuf_r+0x18>
 8009bf4:	08006e01 	.word	0x08006e01

08009bf8 <_malloc_usable_size_r>:
 8009bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bfc:	1f18      	subs	r0, r3, #4
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	bfbc      	itt	lt
 8009c02:	580b      	ldrlt	r3, [r1, r0]
 8009c04:	18c0      	addlt	r0, r0, r3
 8009c06:	4770      	bx	lr

08009c08 <_raise_r>:
 8009c08:	291f      	cmp	r1, #31
 8009c0a:	b538      	push	{r3, r4, r5, lr}
 8009c0c:	4604      	mov	r4, r0
 8009c0e:	460d      	mov	r5, r1
 8009c10:	d904      	bls.n	8009c1c <_raise_r+0x14>
 8009c12:	2316      	movs	r3, #22
 8009c14:	6003      	str	r3, [r0, #0]
 8009c16:	f04f 30ff 	mov.w	r0, #4294967295
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
 8009c1c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009c1e:	b112      	cbz	r2, 8009c26 <_raise_r+0x1e>
 8009c20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c24:	b94b      	cbnz	r3, 8009c3a <_raise_r+0x32>
 8009c26:	4620      	mov	r0, r4
 8009c28:	f000 f830 	bl	8009c8c <_getpid_r>
 8009c2c:	462a      	mov	r2, r5
 8009c2e:	4601      	mov	r1, r0
 8009c30:	4620      	mov	r0, r4
 8009c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c36:	f000 b817 	b.w	8009c68 <_kill_r>
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d00a      	beq.n	8009c54 <_raise_r+0x4c>
 8009c3e:	1c59      	adds	r1, r3, #1
 8009c40:	d103      	bne.n	8009c4a <_raise_r+0x42>
 8009c42:	2316      	movs	r3, #22
 8009c44:	6003      	str	r3, [r0, #0]
 8009c46:	2001      	movs	r0, #1
 8009c48:	e7e7      	b.n	8009c1a <_raise_r+0x12>
 8009c4a:	2400      	movs	r4, #0
 8009c4c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c50:	4628      	mov	r0, r5
 8009c52:	4798      	blx	r3
 8009c54:	2000      	movs	r0, #0
 8009c56:	e7e0      	b.n	8009c1a <_raise_r+0x12>

08009c58 <raise>:
 8009c58:	4b02      	ldr	r3, [pc, #8]	; (8009c64 <raise+0xc>)
 8009c5a:	4601      	mov	r1, r0
 8009c5c:	6818      	ldr	r0, [r3, #0]
 8009c5e:	f7ff bfd3 	b.w	8009c08 <_raise_r>
 8009c62:	bf00      	nop
 8009c64:	20000024 	.word	0x20000024

08009c68 <_kill_r>:
 8009c68:	b538      	push	{r3, r4, r5, lr}
 8009c6a:	4d07      	ldr	r5, [pc, #28]	; (8009c88 <_kill_r+0x20>)
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	4604      	mov	r4, r0
 8009c70:	4608      	mov	r0, r1
 8009c72:	4611      	mov	r1, r2
 8009c74:	602b      	str	r3, [r5, #0]
 8009c76:	f7f7 fe87 	bl	8001988 <_kill>
 8009c7a:	1c43      	adds	r3, r0, #1
 8009c7c:	d102      	bne.n	8009c84 <_kill_r+0x1c>
 8009c7e:	682b      	ldr	r3, [r5, #0]
 8009c80:	b103      	cbz	r3, 8009c84 <_kill_r+0x1c>
 8009c82:	6023      	str	r3, [r4, #0]
 8009c84:	bd38      	pop	{r3, r4, r5, pc}
 8009c86:	bf00      	nop
 8009c88:	200111ac 	.word	0x200111ac

08009c8c <_getpid_r>:
 8009c8c:	f7f7 be74 	b.w	8001978 <_getpid>

08009c90 <_fstat_r>:
 8009c90:	b538      	push	{r3, r4, r5, lr}
 8009c92:	4d07      	ldr	r5, [pc, #28]	; (8009cb0 <_fstat_r+0x20>)
 8009c94:	2300      	movs	r3, #0
 8009c96:	4604      	mov	r4, r0
 8009c98:	4608      	mov	r0, r1
 8009c9a:	4611      	mov	r1, r2
 8009c9c:	602b      	str	r3, [r5, #0]
 8009c9e:	f7f7 fed2 	bl	8001a46 <_fstat>
 8009ca2:	1c43      	adds	r3, r0, #1
 8009ca4:	d102      	bne.n	8009cac <_fstat_r+0x1c>
 8009ca6:	682b      	ldr	r3, [r5, #0]
 8009ca8:	b103      	cbz	r3, 8009cac <_fstat_r+0x1c>
 8009caa:	6023      	str	r3, [r4, #0]
 8009cac:	bd38      	pop	{r3, r4, r5, pc}
 8009cae:	bf00      	nop
 8009cb0:	200111ac 	.word	0x200111ac

08009cb4 <_isatty_r>:
 8009cb4:	b538      	push	{r3, r4, r5, lr}
 8009cb6:	4d06      	ldr	r5, [pc, #24]	; (8009cd0 <_isatty_r+0x1c>)
 8009cb8:	2300      	movs	r3, #0
 8009cba:	4604      	mov	r4, r0
 8009cbc:	4608      	mov	r0, r1
 8009cbe:	602b      	str	r3, [r5, #0]
 8009cc0:	f7f7 fed1 	bl	8001a66 <_isatty>
 8009cc4:	1c43      	adds	r3, r0, #1
 8009cc6:	d102      	bne.n	8009cce <_isatty_r+0x1a>
 8009cc8:	682b      	ldr	r3, [r5, #0]
 8009cca:	b103      	cbz	r3, 8009cce <_isatty_r+0x1a>
 8009ccc:	6023      	str	r3, [r4, #0]
 8009cce:	bd38      	pop	{r3, r4, r5, pc}
 8009cd0:	200111ac 	.word	0x200111ac

08009cd4 <_init>:
 8009cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd6:	bf00      	nop
 8009cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cda:	bc08      	pop	{r3}
 8009cdc:	469e      	mov	lr, r3
 8009cde:	4770      	bx	lr

08009ce0 <_fini>:
 8009ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce2:	bf00      	nop
 8009ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce6:	bc08      	pop	{r3}
 8009ce8:	469e      	mov	lr, r3
 8009cea:	4770      	bx	lr
