==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:47 ; elapsed = 00:04:02 . Memory (MB): peak = 928.066 ; gain = 521.035 ; free physical = 2503 ; free virtual = 66612
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:47 ; elapsed = 00:04:02 . Memory (MB): peak = 928.066 ; gain = 521.035 ; free physical = 2503 ; free virtual = 66612
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:51 ; elapsed = 00:04:06 . Memory (MB): peak = 997.812 ; gain = 590.781 ; free physical = 2403 ; free virtual = 66534
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >212' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >218' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:52 ; elapsed = 00:04:07 . Memory (MB): peak = 1140.824 ; gain = 733.793 ; free physical = 2736 ; free virtual = 66878
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'port_write_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:87) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'streams_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:79) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_1.cpp:38) in function 'Relu_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_loop' (partition_0/src/Conv_0.cpp:207) in function 'Conv_0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_bias_loop' (partition_0/src/Conv_0.cpp:236) in function 'Conv_0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in.V.V' (partition_0/src/single_layer_top.cpp:79) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_squeeze_Relu_1_Relu_1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_1_squeeze_Relu_1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out.V.V' (partition_0/src/single_layer_top.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:194) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer' .
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_wr.V' (partition_0/src/single_layer_top.cpp:143) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_in.V' (partition_0/src/single_layer_top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_out.V' (partition_0/src/single_layer_top.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_biases.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in.V.V' (partition_0/src/single_layer_top.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_squeeze_Relu_1_Relu_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Relu_1_squeeze_Relu_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.V.V' (partition_0/src/single_layer_top.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 5 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): 
	 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0', detected/extracted 11 process function(s): 
	 'Conv_0_sliding_window193'
	 'Conv_0_fork194'
	 'Conv_0_conv195'
	 'Conv_0_conv196'
	 'Conv_0_conv197'
	 'Conv_0_conv198'
	 'Conv_0_glue'
	 'Conv_0_bias199'
	 'Conv_0_bias200'
	 'Conv_0_bias201'
	 'Conv_0_bias202'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0_squeeze_Relu_1', detected/extracted 1 process function(s): 
	 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Relu_1', detected/extracted 16 process function(s): 
	 'Relu_1_relu203'
	 'Relu_1_relu204'
	 'Relu_1_relu205'
	 'Relu_1_relu206'
	 'Relu_1_relu207'
	 'Relu_1_relu208'
	 'Relu_1_relu209'
	 'Relu_1_relu210'
	 'Relu_1_relu211'
	 'Relu_1_relu212'
	 'Relu_1_relu213'
	 'Relu_1_relu214'
	 'Relu_1_relu215'
	 'Relu_1_relu216'
	 'Relu_1_relu217'
	 'Relu_1_relu218'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_Relu_1', detected/extracted 1 process function(s): 
	 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 6 process function(s): 
	 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >361'
	 'Conv_0'
	 'Conv_0_squeeze_Relu_1'
	 'Relu_1'
	 'squeeze_Relu_1'
	 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): 
	 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'
	 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): 
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:77:5) in function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68:77) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:29 ; elapsed = 00:04:45 . Memory (MB): peak = 1269.512 ; gain = 862.480 ; free physical = 1608 ; free virtual = 65767
WARNING: [XFORM 203-631] Renaming function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:61:11)
WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)
WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122:62)
WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:64:6)
WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:62)
WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)
WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)
WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:206:21)
WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)
WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)
WARNING: [XFORM 203-631] Renaming function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49:13)
WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' to 'mem_write' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:37:6)
WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >361' to 'mem_read361' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)
WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' to 'mem_read' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)
WARNING: [XFORM 203-631] Renaming function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)
WARNING: [XFORM 203-631] Renaming function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)
WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >369' to 'conv_intr369' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >367' to 'conv_intr367' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >365' to 'conv_intr365' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >368' to 'conv368' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >366' to 'conv366' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >364' to 'conv364' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >372' to 'bias372' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >371' to 'bias371' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >370' to 'bias370' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'Conv_0_squeeze_Relu_1' to 'Conv_0_squeeze_Relu_.16' (partition_0/src/Conv_0_squeeze_Relu_1.cpp:18:1)
WARNING: [XFORM 203-631] Renaming function 'Conv_0_sliding_window193' to 'Conv_0_sliding_windo' (partition_0/src/Conv_0.cpp:10:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.9'.
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[2].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[3].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].V.i.i' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'wr_hw.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 784 on port 'in_hw.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'Conv_0_weights.V.0.0.24' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75:88)
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.1'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.1'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in'.
INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out'.
INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_'.
INFO: [XFORM 203-531] Rewinding loop (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr369'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr367'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr365'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr'.
INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias372'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias371'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias370'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr369'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr367'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr365'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias372'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias371'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias370'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:13 ; elapsed = 00:05:29 . Memory (MB): peak = 1982.070 ; gain = 1575.039 ; free physical = 2294 ; free virtual = 66456
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.1' to 'squeeze_out_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv_0_squeeze_Relu_.16' to 'Conv_0_squeeze_Relu_16'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.1' to 'squeeze_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze.1' to 'squeeze_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 330.43 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weights_reloading' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'coarse_filter_kernel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reload_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read36130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_sliding_windo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fork_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_fork194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_squeeze_Relu_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 1.204 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_weights_reloading_U0' to 'start_for_weightsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read36130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read36130'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_sliding_window_out_U0' to 'start_for_slidingcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_sliding_windo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_sliding_windo'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_fork194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_fork194'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_mul_16s_16s_30_3_1' to 'fpgaconvnet_ip_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mudEe': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U0' to 'start_for_conv_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U0' to 'start_for_conv_acfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv195'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr369'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U1_1' to 'start_for_conv_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U1_1' to 'start_for_conv_achbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv368'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv196'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr367'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U2_2' to 'start_for_conv_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U2_2' to 'start_for_conv_acjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv366'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv197'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr365'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U3_3' to 'start_for_conv_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U3_3' to 'start_for_conv_aclbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv364'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv198'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_glue'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias_Conv_0_biases_V_0' to 'bias_Conv_0_biasemb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias199'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias372_Conv_0_biases_V_1' to 'bias372_Conv_0_bincg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias372'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias200'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias371_Conv_0_biases_V_2' to 'bias371_Conv_0_biocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias371'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias201'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias370_Conv_0_biases_V_3' to 'bias370_Conv_0_bipcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias370'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias202'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_fork194_U0' to 'start_for_Conv_0_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv195_U0' to 'start_for_Conv_0_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv196_U0' to 'start_for_Conv_0_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv197_U0' to 'start_for_Conv_0_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv198_U0' to 'start_for_Conv_0_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_glue_U0' to 'start_for_Conv_0_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias199_U0' to 'start_for_Conv_0_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias200_U0' to 'start_for_Conv_0_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias201_U0' to 'start_for_Conv_0_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias202_U0' to 'start_for_Conv_0_zec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_out_1_U0' to 'start_for_squeezeAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_squeeze_Relu_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_squeeze_Relu_16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_dcmp_64ns_64ns_1_4_1' to 'fpgaconvnet_ip_dcBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_lshr_32ns_32ns_32_2_1' to 'fpgaconvnet_ip_lsCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_shl_64ns_32ns_64_2_1' to 'fpgaconvnet_ip_shDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_lsCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu203'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu204'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu205'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu206'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu207'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu208'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu209'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu210'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu211'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu212'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu213'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu214'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu215'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu216'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu217'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu218'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_out_U0' to 'start_for_squeezeEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_Relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_mem_write_U0' to 'start_for_mem_wriFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_squeeze_Relu_16_U0' to 'start_for_Conv_0_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_Relu_1_U0' to 'start_for_squeezeHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_24' to 'Block_proc_Conv_0IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_23' to 'Block_proc_Conv_0JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_22' to 'Block_proc_Conv_0KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_21' to 'Block_proc_Conv_0Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_20' to 'Block_proc_Conv_0Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_19' to 'Block_proc_Conv_0Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_18' to 'Block_proc_Conv_0OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_17' to 'Block_proc_Conv_0PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_16' to 'Block_proc_Conv_0QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_15' to 'Block_proc_Conv_0Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_14' to 'Block_proc_Conv_0Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_13' to 'Block_proc_Conv_0Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_12' to 'Block_proc_Conv_0UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_11' to 'Block_proc_Conv_0VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_10' to 'Block_proc_Conv_0WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_9' to 'Block_proc_Conv_0Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_8' to 'Block_proc_Conv_0Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_7' to 'Block_proc_Conv_0Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_6' to 'Block_proc_Conv_00iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_5' to 'Block_proc_Conv_01iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_4' to 'Block_proc_Conv_02iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_3' to 'Block_proc_Conv_03i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_2' to 'Block_proc_Conv_04jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_1' to 'Block_proc_Conv_05jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0' to 'Block_proc_Conv_06jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_24' to 'Block_proc_Conv_07jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_23' to 'Block_proc_Conv_08jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_22' to 'Block_proc_Conv_09j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_21' to 'Block_proc_Conv_0bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_20' to 'Block_proc_Conv_0bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_19' to 'Block_proc_Conv_0bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_18' to 'Block_proc_Conv_0bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_17' to 'Block_proc_Conv_0bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_16' to 'Block_proc_Conv_0bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_15' to 'Block_proc_Conv_0bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_14' to 'Block_proc_Conv_0bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_13' to 'Block_proc_Conv_0bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_12' to 'Block_proc_Conv_0bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_11' to 'Block_proc_Conv_0bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_10' to 'Block_proc_Conv_0bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_9' to 'Block_proc_Conv_0bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_8' to 'Block_proc_Conv_0bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_7' to 'Block_proc_Conv_0bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_6' to 'Block_proc_Conv_0bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_5' to 'Block_proc_Conv_0bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_4' to 'Block_proc_Conv_0brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_3' to 'Block_proc_Conv_0bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_2' to 'Block_proc_Conv_0btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_1' to 'Block_proc_Conv_0bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1' to 'Block_proc_Conv_0bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_24' to 'Block_proc_Conv_0bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_23' to 'Block_proc_Conv_0bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_22' to 'Block_proc_Conv_0byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_21' to 'Block_proc_Conv_0bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_20' to 'Block_proc_Conv_0bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_19' to 'Block_proc_Conv_0bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_18' to 'Block_proc_Conv_0bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_17' to 'Block_proc_Conv_0bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_16' to 'Block_proc_Conv_0bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_15' to 'Block_proc_Conv_0bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_14' to 'Block_proc_Conv_0bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_13' to 'Block_proc_Conv_0bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_12' to 'Block_proc_Conv_0bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_11' to 'Block_proc_Conv_0bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_10' to 'Block_proc_Conv_0bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_9' to 'Block_proc_Conv_0bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_8' to 'Block_proc_Conv_0bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_7' to 'Block_proc_Conv_0bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_6' to 'Block_proc_Conv_0bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_5' to 'Block_proc_Conv_0bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_4' to 'Block_proc_Conv_0bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_3' to 'Block_proc_Conv_0bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_2' to 'Block_proc_Conv_0bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_1' to 'Block_proc_Conv_0bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2' to 'Block_proc_Conv_0bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_24' to 'Block_proc_Conv_0bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_23' to 'Block_proc_Conv_0bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_22' to 'Block_proc_Conv_0bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_21' to 'Block_proc_Conv_0bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_20' to 'Block_proc_Conv_0bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_19' to 'Block_proc_Conv_0b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_18' to 'Block_proc_Conv_0b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_17' to 'Block_proc_Conv_0b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_16' to 'Block_proc_Conv_0b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_15' to 'Block_proc_Conv_0b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_14' to 'Block_proc_Conv_0b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_13' to 'Block_proc_Conv_0b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_12' to 'Block_proc_Conv_0b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_11' to 'Block_proc_Conv_0b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_10' to 'Block_proc_Conv_0b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_9' to 'Block_proc_Conv_0cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_8' to 'Block_proc_Conv_0cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_7' to 'Block_proc_Conv_0ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_6' to 'Block_proc_Conv_0cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_5' to 'Block_proc_Conv_0ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_4' to 'Block_proc_Conv_0cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_3' to 'Block_proc_Conv_0cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_2' to 'Block_proc_Conv_0chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_1' to 'Block_proc_Conv_0civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3' to 'Block_proc_Conv_0cjv' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 7.64 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0_V', 'fpgaconvnet_in_0_V' and 'fpgaconvnet_out_0_V' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_weightsbkb_U(start_for_weightsbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_2_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_3_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_slidingcud_U(start_for_slidingcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mueOg_U(start_for_conv_mueOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acfYi_U(start_for_conv_acfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mug8j_U(start_for_conv_mug8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_achbi_U(start_for_conv_achbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_muibs_U(start_for_conv_muibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acjbC_U(start_for_conv_acjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mukbM_U(start_for_conv_mukbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_aclbW_U(start_for_conv_aclbW)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'bias_Conv_0_biasemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias372_Conv_0_bincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias371_Conv_0_biocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias370_Conv_0_bipcA_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_qcK_U(start_for_Conv_0_qcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_rcU_U(start_for_Conv_0_rcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_sc4_U(start_for_Conv_0_sc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_tde_U(start_for_Conv_0_tde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_udo_U(start_for_Conv_0_udo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_vdy_U(start_for_Conv_0_vdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_wdI_U(start_for_Conv_0_wdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_xdS_U(start_for_Conv_0_xdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_yd2_U(start_for_Conv_0_yd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_zec_U(start_for_Conv_0_zec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezeAem_U(start_for_squeezeAem)' using Shift Registers.
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_lsCeG'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shDeQ'
INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezeEe0_U(start_for_squeezeEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_hw_V_offset_c_U(fifo_w29_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_4_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_5_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_6_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_7_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_32_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_16_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_U0_U(start_for_Conv_0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_wriFfa_U(start_for_mem_wriFfa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_Gfk_U(start_for_Conv_0_Gfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_1_U0_U(start_for_Relu_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezeHfu_U(start_for_squeezeHfu)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0IfE_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0JfO_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0KfY_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Lf8_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Mgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Ngs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0OgC_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0PgM_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0QgW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Rg6_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Shg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Thq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0UhA_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0VhK_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0WhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Xh4_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Yie_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Zio_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_00iy_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_01iI_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_02iS_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_03i2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_04jc_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_05jm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_06jw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_07jG_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_08jQ_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_09j0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bak_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bbk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bck_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bdk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bek_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bfk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bgk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bhl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bil_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bjl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bkl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bll_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bml_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bnm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bom_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bpm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bqm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0brm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bsm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0btn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bun_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bvn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bwn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0byn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bzo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bAo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bBo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bCo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bDo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bEo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bFp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bGp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bHp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bIp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bJp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bKp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bLp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bMq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bNq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bOq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bPq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bQq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bRq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bSr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bUr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bVr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bWr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bXr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bYs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bZs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b0s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b1s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b2s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b3s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b4t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b5t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b6t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b7t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b8t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b9t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cau_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cbu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ccu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cdu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ceu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cfu_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:02:51 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 2924 ; free virtual = 67075
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:02:51 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 2924 ; free virtual = 67075
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:42 ; elapsed = 00:02:53 . Memory (MB): peak = 997.766 ; gain = 590.781 ; free physical = 3071 ; free virtual = 67221
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >212' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >218' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:43 ; elapsed = 00:02:54 . Memory (MB): peak = 1140.777 ; gain = 733.793 ; free physical = 3512 ; free virtual = 67663
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'port_write_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:87) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'streams_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:79) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_1.cpp:38) in function 'Relu_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_loop' (partition_0/src/Conv_0.cpp:207) in function 'Conv_0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_bias_loop' (partition_0/src/Conv_0.cpp:236) in function 'Conv_0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in.V.V' (partition_0/src/single_layer_top.cpp:79) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_squeeze_Relu_1_Relu_1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_1_squeeze_Relu_1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out.V.V' (partition_0/src/single_layer_top.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:194) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer' .
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_wr.V' (partition_0/src/single_layer_top.cpp:143) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_in.V' (partition_0/src/single_layer_top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_out.V' (partition_0/src/single_layer_top.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_biases.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in.V.V' (partition_0/src/single_layer_top.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_squeeze_Relu_1_Relu_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Relu_1_squeeze_Relu_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.V.V' (partition_0/src/single_layer_top.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 5 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][0].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][1].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][2].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][3].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][4].V' has read operations in process function 'Conv_0_conv195'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][0].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][1].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][2].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][3].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][4].V' has read operations in process function 'Conv_0_conv196'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][0].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][1].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][2].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][3].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][4].V' has read operations in process function 'Conv_0_conv197'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][0].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][1].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][2].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][3].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][4].V' has read operations in process function 'Conv_0_conv198'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): 
	 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0', detected/extracted 11 process function(s): 
	 'Conv_0_sliding_window193'
	 'Conv_0_fork194'
	 'Conv_0_conv195'
	 'Conv_0_conv196'
	 'Conv_0_conv197'
	 'Conv_0_conv198'
	 'Conv_0_glue'
	 'Conv_0_bias199'
	 'Conv_0_bias200'
	 'Conv_0_bias201'
	 'Conv_0_bias202'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0_squeeze_Relu_1', detected/extracted 1 process function(s): 
	 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Relu_1', detected/extracted 16 process function(s): 
	 'Relu_1_relu203'
	 'Relu_1_relu204'
	 'Relu_1_relu205'
	 'Relu_1_relu206'
	 'Relu_1_relu207'
	 'Relu_1_relu208'
	 'Relu_1_relu209'
	 'Relu_1_relu210'
	 'Relu_1_relu211'
	 'Relu_1_relu212'
	 'Relu_1_relu213'
	 'Relu_1_relu214'
	 'Relu_1_relu215'
	 'Relu_1_relu216'
	 'Relu_1_relu217'
	 'Relu_1_relu218'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_Relu_1', detected/extracted 1 process function(s): 
	 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 6 process function(s): 
	 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >361'
	 'Conv_0'
	 'Conv_0_squeeze_Relu_1'
	 'Relu_1'
	 'squeeze_Relu_1'
	 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): 
	 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'
	 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): 
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:77:5) in function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68:77) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1269.465 ; gain = 862.480 ; free physical = 3241 ; free virtual = 67392
WARNING: [XFORM 203-631] Renaming function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:61:11)
WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)
WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122:62)
WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:64:6)
WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:62)
WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)
WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)
WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:206:21)
WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)
WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)
WARNING: [XFORM 203-631] Renaming function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49:13)
WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' to 'mem_write' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:37:6)
WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >361' to 'mem_read361' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)
WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' to 'mem_read' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)
WARNING: [XFORM 203-631] Renaming function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)
WARNING: [XFORM 203-631] Renaming function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)
WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >369' to 'conv_intr369' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >367' to 'conv_intr367' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >365' to 'conv_intr365' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)
WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >368' to 'conv368' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >366' to 'conv366' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >364' to 'conv364' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >372' to 'bias372' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >371' to 'bias371' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >370' to 'bias370' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'Conv_0_squeeze_Relu_1' to 'Conv_0_squeeze_Relu_.16' (partition_0/src/Conv_0_squeeze_Relu_1.cpp:18:1)
WARNING: [XFORM 203-631] Renaming function 'Conv_0_sliding_window193' to 'Conv_0_sliding_windo' (partition_0/src/Conv_0.cpp:10:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.6'.
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[2].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[3].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].V.i.i' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'wr_hw.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 784 on port 'in_hw.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'Conv_0_weights.V.0.0.24' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75:88)
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.1'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.1'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in'.
INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out'.
INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_'.
INFO: [XFORM 203-531] Rewinding loop (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr369'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr367'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr365'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr'.
INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias372'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias371'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias370'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr369'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr367'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr365'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias372'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias371'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias370'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:36 ; elapsed = 00:03:49 . Memory (MB): peak = 1982.023 ; gain = 1575.039 ; free physical = 2691 ; free virtual = 66843
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.1' to 'squeeze_out_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv_0_squeeze_Relu_.16' to 'Conv_0_squeeze_Relu_16'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.1' to 'squeeze_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze.1' to 'squeeze_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 229.2 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weights_reloading' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'coarse_filter_kernel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reload_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read36130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_sliding_windo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fork_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_fork194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_squeeze_Relu_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.204 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_weights_reloading_U0' to 'start_for_weightsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read36130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read36130'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_sliding_window_out_U0' to 'start_for_slidingcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_sliding_windo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_sliding_windo'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_fork194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_fork194'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_mul_16s_16s_30_3_1' to 'fpgaconvnet_ip_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mudEe': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U0' to 'start_for_conv_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U0' to 'start_for_conv_acfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv195'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr369'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U1_1' to 'start_for_conv_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U1_1' to 'start_for_conv_achbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv368'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv196'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr367'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U2_2' to 'start_for_conv_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U2_2' to 'start_for_conv_acjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv366'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv197'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr365'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U3_3' to 'start_for_conv_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U3_3' to 'start_for_conv_aclbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv364'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv198'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_glue'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias_Conv_0_biases_V_0' to 'bias_Conv_0_biasemb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias199'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias372_Conv_0_biases_V_1' to 'bias372_Conv_0_bincg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias372'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias200'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias371_Conv_0_biases_V_2' to 'bias371_Conv_0_biocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias371'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias201'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias370_Conv_0_biases_V_3' to 'bias370_Conv_0_bipcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias370'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias202'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_fork194_U0' to 'start_for_Conv_0_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv195_U0' to 'start_for_Conv_0_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv196_U0' to 'start_for_Conv_0_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv197_U0' to 'start_for_Conv_0_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv198_U0' to 'start_for_Conv_0_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_glue_U0' to 'start_for_Conv_0_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias199_U0' to 'start_for_Conv_0_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias200_U0' to 'start_for_Conv_0_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias201_U0' to 'start_for_Conv_0_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias202_U0' to 'start_for_Conv_0_zec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_out_1_U0' to 'start_for_squeezeAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_squeeze_Relu_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_squeeze_Relu_16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_dcmp_64ns_64ns_1_4_1' to 'fpgaconvnet_ip_dcBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_lshr_32ns_32ns_32_2_1' to 'fpgaconvnet_ip_lsCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_shl_64ns_32ns_64_2_1' to 'fpgaconvnet_ip_shDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_lsCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu203'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu204'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu205'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu206'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu207'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu208'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu209'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu210'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu211'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu212'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu213'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu214'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu215'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu216'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu217'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu218'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_out_U0' to 'start_for_squeezeEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_Relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_mem_write_U0' to 'start_for_mem_wriFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_squeeze_Relu_16_U0' to 'start_for_Conv_0_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_Relu_1_U0' to 'start_for_squeezeHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_24' to 'Block_proc_Conv_0IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_23' to 'Block_proc_Conv_0JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_22' to 'Block_proc_Conv_0KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_21' to 'Block_proc_Conv_0Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_20' to 'Block_proc_Conv_0Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_19' to 'Block_proc_Conv_0Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_18' to 'Block_proc_Conv_0OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_17' to 'Block_proc_Conv_0PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_16' to 'Block_proc_Conv_0QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_15' to 'Block_proc_Conv_0Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_14' to 'Block_proc_Conv_0Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_13' to 'Block_proc_Conv_0Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_12' to 'Block_proc_Conv_0UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_11' to 'Block_proc_Conv_0VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_10' to 'Block_proc_Conv_0WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_9' to 'Block_proc_Conv_0Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_8' to 'Block_proc_Conv_0Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_7' to 'Block_proc_Conv_0Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_6' to 'Block_proc_Conv_00iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_5' to 'Block_proc_Conv_01iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_4' to 'Block_proc_Conv_02iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_3' to 'Block_proc_Conv_03i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_2' to 'Block_proc_Conv_04jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_1' to 'Block_proc_Conv_05jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0' to 'Block_proc_Conv_06jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_24' to 'Block_proc_Conv_07jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_23' to 'Block_proc_Conv_08jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_22' to 'Block_proc_Conv_09j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_21' to 'Block_proc_Conv_0bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_20' to 'Block_proc_Conv_0bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_19' to 'Block_proc_Conv_0bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_18' to 'Block_proc_Conv_0bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_17' to 'Block_proc_Conv_0bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_16' to 'Block_proc_Conv_0bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_15' to 'Block_proc_Conv_0bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_14' to 'Block_proc_Conv_0bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_13' to 'Block_proc_Conv_0bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_12' to 'Block_proc_Conv_0bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_11' to 'Block_proc_Conv_0bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_10' to 'Block_proc_Conv_0bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_9' to 'Block_proc_Conv_0bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_8' to 'Block_proc_Conv_0bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_7' to 'Block_proc_Conv_0bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_6' to 'Block_proc_Conv_0bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_5' to 'Block_proc_Conv_0bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_4' to 'Block_proc_Conv_0brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_3' to 'Block_proc_Conv_0bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_2' to 'Block_proc_Conv_0btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_1' to 'Block_proc_Conv_0bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1' to 'Block_proc_Conv_0bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_24' to 'Block_proc_Conv_0bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_23' to 'Block_proc_Conv_0bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_22' to 'Block_proc_Conv_0byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_21' to 'Block_proc_Conv_0bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_20' to 'Block_proc_Conv_0bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_19' to 'Block_proc_Conv_0bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_18' to 'Block_proc_Conv_0bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_17' to 'Block_proc_Conv_0bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_16' to 'Block_proc_Conv_0bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_15' to 'Block_proc_Conv_0bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_14' to 'Block_proc_Conv_0bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_13' to 'Block_proc_Conv_0bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_12' to 'Block_proc_Conv_0bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_11' to 'Block_proc_Conv_0bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_10' to 'Block_proc_Conv_0bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_9' to 'Block_proc_Conv_0bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_8' to 'Block_proc_Conv_0bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_7' to 'Block_proc_Conv_0bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_6' to 'Block_proc_Conv_0bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_5' to 'Block_proc_Conv_0bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_4' to 'Block_proc_Conv_0bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_3' to 'Block_proc_Conv_0bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_2' to 'Block_proc_Conv_0bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_1' to 'Block_proc_Conv_0bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2' to 'Block_proc_Conv_0bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_24' to 'Block_proc_Conv_0bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_23' to 'Block_proc_Conv_0bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_22' to 'Block_proc_Conv_0bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_21' to 'Block_proc_Conv_0bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_20' to 'Block_proc_Conv_0bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_19' to 'Block_proc_Conv_0b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_18' to 'Block_proc_Conv_0b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_17' to 'Block_proc_Conv_0b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_16' to 'Block_proc_Conv_0b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_15' to 'Block_proc_Conv_0b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_14' to 'Block_proc_Conv_0b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_13' to 'Block_proc_Conv_0b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_12' to 'Block_proc_Conv_0b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_11' to 'Block_proc_Conv_0b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_10' to 'Block_proc_Conv_0b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_9' to 'Block_proc_Conv_0cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_8' to 'Block_proc_Conv_0cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_7' to 'Block_proc_Conv_0ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_6' to 'Block_proc_Conv_0cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_5' to 'Block_proc_Conv_0ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_4' to 'Block_proc_Conv_0cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_3' to 'Block_proc_Conv_0cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_2' to 'Block_proc_Conv_0chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_1' to 'Block_proc_Conv_0civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3' to 'Block_proc_Conv_0cjv' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 8.21 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0_V', 'fpgaconvnet_in_0_V' and 'fpgaconvnet_out_0_V' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_weightsbkb_U(start_for_weightsbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_2_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_3_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_slidingcud_U(start_for_slidingcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mueOg_U(start_for_conv_mueOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acfYi_U(start_for_conv_acfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mug8j_U(start_for_conv_mug8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_achbi_U(start_for_conv_achbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_muibs_U(start_for_conv_muibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acjbC_U(start_for_conv_acjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mukbM_U(start_for_conv_mukbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_aclbW_U(start_for_conv_aclbW)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'bias_Conv_0_biasemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias372_Conv_0_bincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias371_Conv_0_biocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias370_Conv_0_bipcA_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_qcK_U(start_for_Conv_0_qcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_rcU_U(start_for_Conv_0_rcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_sc4_U(start_for_Conv_0_sc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_tde_U(start_for_Conv_0_tde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_udo_U(start_for_Conv_0_udo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_vdy_U(start_for_Conv_0_vdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_wdI_U(start_for_Conv_0_wdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_xdS_U(start_for_Conv_0_xdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_yd2_U(start_for_Conv_0_yd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_zec_U(start_for_Conv_0_zec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezeAem_U(start_for_squeezeAem)' using Shift Registers.
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_lsCeG'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shDeQ'
INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezeEe0_U(start_for_squeezeEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_hw_V_offset_c_U(fifo_w29_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_4_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_5_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_6_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_7_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_32_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_16_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_U0_U(start_for_Conv_0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_wriFfa_U(start_for_mem_wriFfa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_Gfk_U(start_for_Conv_0_Gfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_1_U0_U(start_for_Relu_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezeHfu_U(start_for_squeezeHfu)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0IfE_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0JfO_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0KfY_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Lf8_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Mgi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Ngs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0OgC_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0PgM_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0QgW_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Rg6_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Shg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Thq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0UhA_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0VhK_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0WhU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Xh4_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Yie_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0Zio_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_00iy_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_01iI_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_02iS_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_03i2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_04jc_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_05jm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_06jw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_07jG_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_08jQ_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_09j0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bak_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bbk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bck_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bdk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bek_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bfk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bgk_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bhl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bil_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bjl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bkl_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bll_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bml_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bnm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bom_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bpm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bqm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0brm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bsm_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0btn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bun_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bvn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bwn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bxn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0byn_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bzo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bAo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bBo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bCo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bDo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bEo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bFp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bGp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bHp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bIp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bJp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bKp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bLp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bMq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bNq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bOq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bPq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bQq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bRq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bSr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bUr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bVr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bWr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bXr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bYs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bZs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b0s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b1s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b2s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b3s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b4t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b5t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b6t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b7t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b8t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b9t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cau_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cbu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ccu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cdu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ceu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cfu_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 21561 ; free virtual = 55803
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 21561 ; free virtual = 55803
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:118).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:117).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:111).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:30 ; elapsed = 00:03:45 . Memory (MB): peak = 997.777 ; gain = 590.793 ; free physical = 21111 ; free virtual = 55380
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >216' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >222' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-71] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:34: function 'p16_mul' has no function body.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:27 ; elapsed = 00:03:41 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 20450 ; free virtual = 55158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:27 ; elapsed = 00:03:41 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 20450 ; free virtual = 55158
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:121).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:115).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:30 ; elapsed = 00:03:44 . Memory (MB): peak = 997.777 ; gain = 590.793 ; free physical = 21277 ; free virtual = 55987
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >216' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >222' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:115) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-71] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:38: function 'p16_mul' has no function body.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:35 ; elapsed = 00:03:48 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 20410 ; free virtual = 55139
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:35 ; elapsed = 00:03:48 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 20410 ; free virtual = 55139
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:121).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:115).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:38 ; elapsed = 00:03:52 . Memory (MB): peak = 997.777 ; gain = 590.793 ; free physical = 19795 ; free virtual = 54525
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >216' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >222' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:115) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-71] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:38: function 'p16_mul' has no function body.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:34 ; elapsed = 00:03:47 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 20272 ; free virtual = 55035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:34 ; elapsed = 00:03:47 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 20272 ; free virtual = 55035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:129).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:128).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:37 ; elapsed = 00:03:50 . Memory (MB): peak = 997.777 ; gain = 590.793 ; free physical = 19794 ; free virtual = 54558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >216' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >222' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-71] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:45: function 'p16_mul' has no function body.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:118:28
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:175:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file partition_0/src/single_layer_top.cpp
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:199:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/Conv_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:25 ; elapsed = 00:03:38 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 19601 ; free virtual = 55388
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:25 ; elapsed = 00:03:38 . Memory (MB): peak = 928.020 ; gain = 521.035 ; free physical = 19600 ; free virtual = 55387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:199) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:120).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:119).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).
INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).
INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:32 ; elapsed = 00:03:46 . Memory (MB): peak = 1200.715 ; gain = 793.730 ; free physical = 18237 ; free virtual = 54059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >315' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >321' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into '__isnan' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/isnandouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function '__isnan' into 'std::isnan' (/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:548) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'convertFractionP16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121) automatically.
INFO: [XFORM 203-602] Inlining function 'std::isnan' into 'double_to_posit16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<double>::quiet_NaN' into 'posit16_to_double' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'posit16_to_double' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'convertP16ToDouble' into 'p16_mul' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'p16_mul' into 'posit16_multiply' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'convertFloatToP16' into 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'convertP16ToDouble' into 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.
WARNING: [SYNCHK 200-23] /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:34 ; elapsed = 00:03:48 . Memory (MB): peak = 1355.230 ; gain = 948.246 ; free physical = 17876 ; free virtual = 53715
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'posit16_to_double' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'double_to_posit16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:134).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'port_write_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:87) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70) in function 'posit16_to_double' completely with a factor of 15.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97) in function 'posit16_to_double': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' in function 'double_to_posit16' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2' in function 'double_to_posit16' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'streams_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:79) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_1.cpp:38) in function 'Relu_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_loop' (partition_0/src/Conv_0.cpp:207) in function 'Conv_0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_bias_loop' (partition_0/src/Conv_0.cpp:236) in function 'Conv_0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:204) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:276) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:124) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:125) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 14 for loop 'Loop-0' in function 'posit16_to_double'.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in.V.V' (partition_0/src/single_layer_top.cpp:79) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_squeeze_Relu_1_Relu_1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_1_squeeze_Relu_1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out.V.V' (partition_0/src/single_layer_top.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:194) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer' .
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_wr.V' (partition_0/src/single_layer_top.cpp:143) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_in.V' (partition_0/src/single_layer_top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_out.V' (partition_0/src/single_layer_top.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_biases.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in.V.V' (partition_0/src/single_layer_top.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_squeeze_Relu_1_Relu_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Relu_1_squeeze_Relu_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.V.V' (partition_0/src/single_layer_top.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_stream'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'port_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 5 completely.
INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into '__isnan' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/isnandouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function '__isnan' into 'std::isnan' (/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:548) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'convertFractionP16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121) automatically.
INFO: [XFORM 203-602] Inlining function 'std::isnan' into 'double_to_posit16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'convertFractionP16' into 'double_to_posit16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'posit16_to_double' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'convertP16ToDouble' into 'p16_mul' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'p16_mul' into 'posit16_multiply' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'convertFloatToP16' into 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'convertP16ToDouble' into 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:216) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][0].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][1].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][2].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][3].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][0][4].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][0].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][1].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][2].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][3].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][1][4].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][0].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][1].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][2].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][3].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][2][4].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][0].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][1].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][2].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][3].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][3][4].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][0].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][1].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][2].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][3].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[0][4][4].V' has read operations in process function 'Conv_0_conv336'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][0].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][1].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][2].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][3].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][0][4].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][0].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][1].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][2].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][3].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][1][4].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][0].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][1].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][2].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][3].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][2][4].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][0].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][1].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][2].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][3].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][3][4].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][0].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][1].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][2].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][3].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[1][4][4].V' has read operations in process function 'Conv_0_conv337'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][0].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][1].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][2].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][3].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][0][4].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][0].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][1].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][2].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][3].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][1][4].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][0].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][1].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][2].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][3].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][2][4].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][0].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][1].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][2].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][3].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][3][4].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][0].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][1].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][2].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][3].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[2][4][4].V' has read operations in process function 'Conv_0_conv338'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][0].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][1].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][2].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][3].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][0][4].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][0].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][1].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][2].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][3].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][1][4].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][0].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][1].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][2].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][3].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][2][4].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][0].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][1].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][2].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][3].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][3][4].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][0].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][1].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][2].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][3].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights[3][4][4].V' has read operations in process function 'Conv_0_conv339'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.0'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.0' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.1'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.1' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.2'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.2' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.3'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.3' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.4' has read operations in process function 'Conv_0'.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): 
	 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0', detected/extracted 11 process function(s): 
	 'Conv_0_sliding_window334'
	 'Conv_0_fork335'
	 'Conv_0_conv336'
	 'Conv_0_conv337'
	 'Conv_0_conv338'
	 'Conv_0_conv339'
	 'Conv_0_glue'
	 'Conv_0_bias340'
	 'Conv_0_bias341'
	 'Conv_0_bias342'
	 'Conv_0_bias343'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0_squeeze_Relu_1', detected/extracted 1 process function(s): 
	 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'Relu_1', detected/extracted 16 process function(s): 
	 'Relu_1_relu344'
	 'Relu_1_relu345'
	 'Relu_1_relu346'
	 'Relu_1_relu347'
	 'Relu_1_relu348'
	 'Relu_1_relu349'
	 'Relu_1_relu350'
	 'Relu_1_relu351'
	 'Relu_1_relu352'
	 'Relu_1_relu353'
	 'Relu_1_relu354'
	 'Relu_1_relu355'
	 'Relu_1_relu356'
	 'Relu_1_relu357'
	 'Relu_1_relu358'
	 'Relu_1_relu359'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): 
	 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'
	 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_Relu_1', detected/extracted 1 process function(s): 
	 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 6 process function(s): 
	 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >502'
	 'Conv_0'
	 'Conv_0_squeeze_Relu_1'
	 'Relu_1'
	 'squeeze_Relu_1'
	 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): 
	 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'
	 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): 
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:77:5) in function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320:19) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407:5) in function 'pow_reduce::pow_generic<double>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:442:29) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:456:5) in function 'pow_reduce::pow_generic<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:488:26) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:98:9) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97:36) in function 'posit16_to_double'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:58:34) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:81:5) in function 'posit16_to_double'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:88:5) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97:19) in function 'posit16_to_double'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68:77) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:134:49) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140:5) in function 'double_to_posit16'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169:9) in function 'double_to_posit16'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189:9) in function 'double_to_posit16'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202:120) to (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:202:104) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 751 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'double_to_posit16' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:134)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273:129)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:23 ; elapsed = 00:04:38 . Memory (MB): peak = 1664.023 ; gain = 1257.039 ; free physical = 18685 ; free virtual = 54561
WARNING: [XFORM 203-631] Renaming function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:61:11)
WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)
WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122:62)
WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:64:6)
WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:62)
WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)
WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.1' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)
WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:206:21)
WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)
WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)
WARNING: [XFORM 203-631] Renaming function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49:13)
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' to 'mem_write' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:37:6)
WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >502' to 'mem_read502' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)
WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, ap_uint<64> >' to 'mem_read' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)
WARNING: [XFORM 203-631] Renaming function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)
WARNING: [XFORM 203-631] Renaming function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)
WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:36:57)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >510' to 'conv_intr510' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:97:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >508' to 'conv_intr508' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:97:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >506' to 'conv_intr506' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:97:6)
WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:97:6)
WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273:129)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >509' to 'conv509' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:309:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >507' to 'conv507' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:309:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >505' to 'conv505' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:309:1)
WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:309:1)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >513' to 'bias513' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >512' to 'bias512' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >511' to 'bias511' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)
WARNING: [XFORM 203-631] Renaming function 'Conv_0_squeeze_Relu_1' to 'Conv_0_squeeze_Relu_.16' (partition_0/src/Conv_0_squeeze_Relu_1.cpp:18:1)
WARNING: [XFORM 203-631] Renaming function 'Conv_0_sliding_window334' to 'Conv_0_sliding_windo' (partition_0/src/Conv_0.cpp:10:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.3'.
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[2].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[3].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][1].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][2].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][3].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:97).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].V.i.i' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'wr_hw.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 784 on port 'in_hw.V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'Conv_0_weights.V.0.0.24' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75:88)
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.1'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.1'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in'.
INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out'.
INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_'.
INFO: [XFORM 203-531] Rewinding loop (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) in function 'conv_intr510'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) in function 'conv_intr508'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) in function 'conv_intr506'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:113) in function 'conv_intr'.
INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273) in function 'conv_acc'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias513'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias512'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias511'.
INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr510'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr508'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr506'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias513'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias512'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias511'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:18 ; elapsed = 00:05:34 . Memory (MB): peak = 2432.023 ; gain = 2025.039 ; free physical = 17927 ; free virtual = 53814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.1' to 'squeeze_out_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv_0_squeeze_Relu_.16' to 'Conv_0_squeeze_Relu_16'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.1' to 'squeeze_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'squeeze.1' to 'squeeze_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 335.27 seconds; current allocated memory: 1.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weights_reloading' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'coarse_filter_kernel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.559 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reload_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read50230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sliding_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_sliding_windo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fork_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_fork335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'double_to_posit16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.56ns) of 'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
WARNING: [SCHED 204-21] Estimated clock period (6.562ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'double_to_posit16' consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (5.46ns) of 'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:287->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 182.
WARNING: [SCHED 204-21] Estimated clock period (5.4615ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:287->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) [386]  (5.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 1.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'posit16_to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.56ns) of 'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
WARNING: [SCHED 204-21] Estimated clock period (6.562ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'posit16_to_double' consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.586 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'posit16_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'posit16_to_double' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'double_to_posit16' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.32 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.31 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 63.62 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.04 seconds; current allocated memory: 1.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.35 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.94 seconds; current allocated memory: 1.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv509' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 52.72 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.03 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.34 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr508' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.19 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv507' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.918 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.5 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.55 seconds; current allocated memory: 1.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.79 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_intr506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.36 seconds; current allocated memory: 2.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv505' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 66.08 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.31 seconds; current allocated memory: 2.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.04 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.13 seconds; current allocated memory: 2.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 451.81 seconds; current allocated memory: 2.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.43 seconds; current allocated memory: 2.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 2.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_0_squeeze_Relu_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 380.23 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 237.35 seconds; current allocated memory: 2.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 155.94 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.04 seconds; current allocated memory: 3.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 77.71 seconds; current allocated memory: 3.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.
INFO: [HLS 200-111]  Elapsed time: 222.76 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_weights_reloading_U0' to 'start_for_weightsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read50230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read50230'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 3.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 3.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_sliding_window_out_U0' to 'start_for_slidingcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 3.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_sliding_windo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_sliding_windo'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 3.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_fork335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_fork335'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 3.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'double_to_posit16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_dadddsub_64ns_64ns_64_14_full_dsp_1' to 'fpgaconvnet_ip_dadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_dmul_64ns_64ns_64_10_max_dsp_1' to 'fpgaconvnet_ip_dmeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_dcmp_64ns_64ns_1_4_1' to 'fpgaconvnet_ip_dcfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sitodp_32ns_64_8_1' to 'fpgaconvnet_ip_sig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_lshr_54ns_32ns_54_2_1' to 'fpgaconvnet_ip_lshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_shl_121ns_32ns_121_2_1' to 'fpgaconvnet_ip_shibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dadEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dmeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_lshbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_sig8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'double_to_posit16'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 3.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doublrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doubludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_54s_6ns_54_6_1' to 'fpgaconvnet_ip_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_71ns_4ns_75_12_1' to 'fpgaconvnet_ip_muwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_73ns_6ns_79_12_1' to 'fpgaconvnet_ip_muxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_102ns_102ns_102_2_1' to 'fpgaconvnet_ip_adyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_83ns_6ns_89_12_1' to 'fpgaconvnet_ip_muzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sub_103ns_103ns_103_2_1' to 'fpgaconvnet_ip_suAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_121ns_121ns_121_2_1' to 'fpgaconvnet_ip_adBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_92ns_6ns_98_12_1' to 'fpgaconvnet_ip_muCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sub_122ns_122ns_122_2_1' to 'fpgaconvnet_ip_suDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_126ns_126ns_126_2_1' to 'fpgaconvnet_ip_adEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_87ns_6ns_93_12_1' to 'fpgaconvnet_ip_muFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sub_127ns_127ns_127_2_1' to 'fpgaconvnet_ip_suGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_131ns_131ns_131_2_1' to 'fpgaconvnet_ip_adHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_82ns_6ns_88_12_1' to 'fpgaconvnet_ip_muIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sub_132ns_132ns_132_2_1' to 'fpgaconvnet_ip_suJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_136ns_136ns_136_2_1' to 'fpgaconvnet_ip_adKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_77ns_6ns_83_12_1' to 'fpgaconvnet_ip_muLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_80ns_12s_90_12_1' to 'fpgaconvnet_ip_muMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sub_136ns_136ns_136_2_1' to 'fpgaconvnet_ip_suNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_109ns_109ns_109_2_1' to 'fpgaconvnet_ip_adOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_103ns_103ns_103_2_1' to 'fpgaconvnet_ip_adPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_40ns_40ns_80_6_1' to 'fpgaconvnet_ip_muQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sub_118ns_118ns_118_2_1' to 'fpgaconvnet_ip_suRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_122ns_122s_122_2_1' to 'fpgaconvnet_ip_adShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_123ns_123ns_123_2_1' to 'fpgaconvnet_ip_adThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_78s_54s_131_12_1' to 'fpgaconvnet_ip_muUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_ashr_131ns_32ns_131_6_1' to 'fpgaconvnet_ip_asVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_shl_131ns_32ns_131_6_1' to 'fpgaconvnet_ip_shWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_shl_130ns_32ns_130_6_1' to 'fpgaconvnet_ip_shXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_ashr_130ns_32ns_130_6_1' to 'fpgaconvnet_ip_asYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_72ns_13s_83_12_1' to 'fpgaconvnet_ip_muZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_43ns_36ns_79_7_1' to 'fpgaconvnet_ip_mu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_49ns_44ns_93_6_1' to 'fpgaconvnet_ip_mu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mul_50ns_50ns_100_6_1' to 'fpgaconvnet_ip_mu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_108ns_108ns_108_2_1' to 'fpgaconvnet_ip_ad3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_add_107ns_107ns_107_2_1' to 'fpgaconvnet_ip_ad4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_mac_muladd_16ns_16s_19s_31_3_1' to 'fpgaconvnet_ip_ma5jm' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 38769 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_ad3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_ad4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adKfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adOgC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_adyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_asVhK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_asYie': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_ma5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mu0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mu1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mu2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muZio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_muzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shWhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shXh4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_suAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_suDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_suGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_suJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_suNgs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_suRg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 3.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'posit16_to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_dadd_64ns_64ns_64_14_full_dsp_1' to 'fpgaconvnet_ip_da6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_sitodp_32s_64_8_1' to 'fpgaconvnet_ip_si7jG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_da6jw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dmeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_si7jG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_sig8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'posit16_to_double'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'posit16_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dmeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'posit16_multiply'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_fpext_32ns_64_3_1' to 'fpgaconvnet_ip_fp8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_lshr_32ns_32ns_32_2_1' to 'fpgaconvnet_ip_ls9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_shl_64ns_32ns_64_2_1' to 'fpgaconvnet_ip_shbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fpgaconvnet_ip_ashr_54ns_32ns_54_2_1' to 'fpgaconvnet_ip_asbbk' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_mul' is 7680 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_asbbk': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_fp8jQ': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_ls9j0': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shbak': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.
INFO: [HLS 200-111]  Elapsed time: 5.62 seconds; current allocated memory: 3.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.
INFO: [HLS 200-111]  Elapsed time: 78.73 seconds; current allocated memory: 3.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U0' to 'start_for_conv_mubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U0' to 'start_for_conv_acbdk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 3.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv336'.
INFO: [HLS 200-111]  Elapsed time: 57.3 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr510'.
INFO: [HLS 200-111]  Elapsed time: 55.92 seconds; current allocated memory: 3.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv509' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U1_1' to 'start_for_conv_mubek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U1_1' to 'start_for_conv_acbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv509'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 3.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv337'.
INFO: [HLS 200-111]  Elapsed time: 60.12 seconds; current allocated memory: 3.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr508' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr508'.
INFO: [HLS 200-111]  Elapsed time: 65.12 seconds; current allocated memory: 3.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv507' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U2_2' to 'start_for_conv_mubgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U2_2' to 'start_for_conv_acbhl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv507'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 3.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv338'.
INFO: [HLS 200-111]  Elapsed time: 62.49 seconds; current allocated memory: 3.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr506'.
INFO: [HLS 200-111]  Elapsed time: 52.2 seconds; current allocated memory: 3.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv505' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_mul_U3_3' to 'start_for_conv_mubil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_acc_U3_3' to 'start_for_conv_acbjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv505'.
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 3.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv339'.
INFO: [HLS 200-111]  Elapsed time: 63.43 seconds; current allocated memory: 3.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.
INFO: [HLS 200-111]  Elapsed time: 57.99 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_glue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_glue'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias_Conv_0_biases_V_0' to 'bias_Conv_0_biasebkl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 3.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias340'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias513_Conv_0_biases_V_1' to 'bias513_Conv_0_bibll' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias513'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias341'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 3.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias512_Conv_0_biases_V_2' to 'bias512_Conv_0_bibml' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias512'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 3.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias342'.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 3.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bias511_Conv_0_biases_V_3' to 'bias511_Conv_0_bibnm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias511'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 3.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias343'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 3.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_fork335_U0' to 'start_for_Conv_0_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv336_U0' to 'start_for_Conv_0_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv337_U0' to 'start_for_Conv_0_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv338_U0' to 'start_for_Conv_0_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_conv339_U0' to 'start_for_Conv_0_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_glue_U0' to 'start_for_Conv_0_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias340_U0' to 'start_for_Conv_0_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias341_U0' to 'start_for_Conv_0_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias342_U0' to 'start_for_Conv_0_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_bias343_U0' to 'start_for_Conv_0_bxn' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0'.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 3.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.
INFO: [HLS 200-111]  Elapsed time: 225.7 seconds; current allocated memory: 60.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_1'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 61.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_out_1_U0' to 'start_for_squeezebyn' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 63.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_squeeze_Relu_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_squeeze_Relu_16'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 64.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_ls9j0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shbak': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 66.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu344'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 67.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu345'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 68.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu346'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 68.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu347'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 69.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu348'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 69.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu349'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 69.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu350'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 70.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu351'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 70.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu352'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 71.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu353'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 71.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu354'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 71.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu355'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 72.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu356'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 72.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu357'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 73.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu358'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 73.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu359'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 73.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 75.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_1'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 77.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 79.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_out_U0' to 'start_for_squeezebzo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_1'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 81.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_Relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_Relu_1'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 82.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 83.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_mem_write_U0' to 'start_for_mem_wribAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_0_squeeze_Relu_16_U0' to 'start_for_Conv_0_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_squeeze_Relu_1_U0' to 'start_for_squeezebCo' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 92.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_24' to 'Block_proc_Conv_0bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_23' to 'Block_proc_Conv_0bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_22' to 'Block_proc_Conv_0bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_21' to 'Block_proc_Conv_0bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_20' to 'Block_proc_Conv_0bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_19' to 'Block_proc_Conv_0bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_18' to 'Block_proc_Conv_0bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_17' to 'Block_proc_Conv_0bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_16' to 'Block_proc_Conv_0bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_15' to 'Block_proc_Conv_0bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_14' to 'Block_proc_Conv_0bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_13' to 'Block_proc_Conv_0bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_12' to 'Block_proc_Conv_0bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_11' to 'Block_proc_Conv_0bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_10' to 'Block_proc_Conv_0bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_9' to 'Block_proc_Conv_0bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_8' to 'Block_proc_Conv_0bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_7' to 'Block_proc_Conv_0bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_6' to 'Block_proc_Conv_0bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_5' to 'Block_proc_Conv_0bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_4' to 'Block_proc_Conv_0bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_3' to 'Block_proc_Conv_0bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_2' to 'Block_proc_Conv_0bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0_1' to 'Block_proc_Conv_0b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_0' to 'Block_proc_Conv_0b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_24' to 'Block_proc_Conv_0b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_23' to 'Block_proc_Conv_0b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_22' to 'Block_proc_Conv_0b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_21' to 'Block_proc_Conv_0b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_20' to 'Block_proc_Conv_0b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_19' to 'Block_proc_Conv_0b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_18' to 'Block_proc_Conv_0b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_17' to 'Block_proc_Conv_0b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_16' to 'Block_proc_Conv_0cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_15' to 'Block_proc_Conv_0cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_14' to 'Block_proc_Conv_0ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_13' to 'Block_proc_Conv_0cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_12' to 'Block_proc_Conv_0ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_11' to 'Block_proc_Conv_0cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_10' to 'Block_proc_Conv_0cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_9' to 'Block_proc_Conv_0chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_8' to 'Block_proc_Conv_0civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_7' to 'Block_proc_Conv_0cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_6' to 'Block_proc_Conv_0ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_5' to 'Block_proc_Conv_0clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_4' to 'Block_proc_Conv_0cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_3' to 'Block_proc_Conv_0cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_2' to 'Block_proc_Conv_0cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1_1' to 'Block_proc_Conv_0cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_1' to 'Block_proc_Conv_0cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_24' to 'Block_proc_Conv_0crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_23' to 'Block_proc_Conv_0csw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_22' to 'Block_proc_Conv_0ctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_21' to 'Block_proc_Conv_0cux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_20' to 'Block_proc_Conv_0cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_19' to 'Block_proc_Conv_0cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_18' to 'Block_proc_Conv_0cxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_17' to 'Block_proc_Conv_0cyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_16' to 'Block_proc_Conv_0czy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_15' to 'Block_proc_Conv_0cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_14' to 'Block_proc_Conv_0cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_13' to 'Block_proc_Conv_0cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_12' to 'Block_proc_Conv_0cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_11' to 'Block_proc_Conv_0cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_10' to 'Block_proc_Conv_0cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_9' to 'Block_proc_Conv_0cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_8' to 'Block_proc_Conv_0cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_7' to 'Block_proc_Conv_0cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_6' to 'Block_proc_Conv_0cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_5' to 'Block_proc_Conv_0cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_4' to 'Block_proc_Conv_0cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_3' to 'Block_proc_Conv_0cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_2' to 'Block_proc_Conv_0cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2_1' to 'Block_proc_Conv_0cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_2' to 'Block_proc_Conv_0cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_24' to 'Block_proc_Conv_0cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_23' to 'Block_proc_Conv_0cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_22' to 'Block_proc_Conv_0cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_21' to 'Block_proc_Conv_0cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_20' to 'Block_proc_Conv_0cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_19' to 'Block_proc_Conv_0cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_18' to 'Block_proc_Conv_0cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_17' to 'Block_proc_Conv_0cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_16' to 'Block_proc_Conv_0cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_15' to 'Block_proc_Conv_0cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_14' to 'Block_proc_Conv_0c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_13' to 'Block_proc_Conv_0c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_12' to 'Block_proc_Conv_0c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_11' to 'Block_proc_Conv_0c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_10' to 'Block_proc_Conv_0c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_9' to 'Block_proc_Conv_0c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_8' to 'Block_proc_Conv_0c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_7' to 'Block_proc_Conv_0c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_6' to 'Block_proc_Conv_0c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_5' to 'Block_proc_Conv_0c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_4' to 'Block_proc_Conv_0daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_3' to 'Block_proc_Conv_0dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_2' to 'Block_proc_Conv_0dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3_1' to 'Block_proc_Conv_0ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc_Conv_0_weights_V_0_3' to 'Block_proc_Conv_0deE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 247.05 seconds; current allocated memory: 246.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0_V', 'fpgaconvnet_in_0_V' and 'fpgaconvnet_out_0_V' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.
INFO: [HLS 200-111]  Elapsed time: 236.52 seconds; current allocated memory: 391.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 152.39 MHz
INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_weightsbkb_U(start_for_weightsbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_2_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_3_V_V_U(fifo_w16_d29_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_0_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_1_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_2_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_3_s_U(fifo_w16_d2_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_slidingcud_U(start_for_slidingcud)' using Shift Registers.
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_lshbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shibs'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muvdy_Mul6S_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muwdI_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muxdS_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adyd2_AddSubnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muzec_MulnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_suAem_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adBew_AddSubnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muCeG_MulnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_suDeQ_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adEe0_AddSubnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muFfa_MulnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_suGfk_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adHfu_AddSubnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muIfE_MulnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_suJfO_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adKfY_AddSubnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muLf8_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muMgi_MulnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_suNgs_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adOgC_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adPgM_AddSubnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muQgW_MulnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_suRg6_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adShg_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_adThq_AddSubnS_14'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muUhA_MulnS_9'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_asVhK'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shWhU'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shXh4'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_asYie'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_muZio_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_mu0iy_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_mu1iI_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'fpgaconvnet_ip_mu2iS_MulnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_ad3i2_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fpgaconvnet_ip_ad4jc_AddSubnS_16'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubltde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubludo_rom' using auto ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_ls9j0'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shbak'
INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_asbbk'
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mubck_U(start_for_conv_mubck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acbdk_U(start_for_conv_acbdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mubek_U(start_for_conv_mubek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acbfk_U(start_for_conv_acbfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mubgk_U(start_for_conv_mubgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acbhl_U(start_for_conv_acbhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mubil_U(start_for_conv_mubil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acbjl_U(start_for_conv_acbjl)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'bias_Conv_0_biasebkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias513_Conv_0_bibll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias512_Conv_0_bibml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bias511_Conv_0_bibnm_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bom_U(start_for_Conv_0_bom)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bpm_U(start_for_Conv_0_bpm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bqm_U(start_for_Conv_0_bqm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_brm_U(start_for_Conv_0_brm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bsm_U(start_for_Conv_0_bsm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_btn_U(start_for_Conv_0_btn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bun_U(start_for_Conv_0_bun)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bvn_U(start_for_Conv_0_bvn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bwn_U(start_for_Conv_0_bwn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bxn_U(start_for_Conv_0_bxn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezebyn_U(start_for_squeezebyn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezebzo_U(start_for_squeezebzo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_hw_V_offset_c_U(fifo_w29_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_4_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_5_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_6_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_7_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_32_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_16_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_U0_U(start_for_Conv_0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_wribAo_U(start_for_mem_wribAo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bBo_U(start_for_Conv_0_bBo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_1_U0_U(start_for_Relu_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeezebCo_U(start_for_squeezebCo)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bDo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bEo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bFp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bGp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bHp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bIp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bJp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bKp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bLp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bMq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bNq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bOq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bPq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bQq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bRq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bSr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bTr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bUr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bVr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bWr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bXr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bYs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0bZs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b0s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b1s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b2s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b3s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b4t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b5t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b6t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b7t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b8t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0b9t_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cau_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cbu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ccu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cdu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ceu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cfu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cgu_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0chv_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0civ_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cjv_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ckv_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0clv_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cmv_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cnw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cow_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cpw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cqw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0crw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0csw_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0ctx_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cux_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cvx_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cwx_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cxx_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0cyx_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
