
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000962                       # Number of seconds simulated
sim_ticks                                   961804245                       # Number of ticks simulated
final_tick                               391061117982                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194780                       # Simulator instruction rate (inst/s)
host_op_rate                                   255420                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32789                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345580                       # Number of bytes of host memory used
host_seconds                                 29333.35                       # Real time elapsed on the host
sim_insts                                  5713536562                       # Number of instructions simulated
sim_ops                                    7492319934                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        32000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        57216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        13312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        17152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        30848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        31744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        16896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        58496                       # Number of bytes read from this memory
system.physmem.bytes_read::total               271488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           13824                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       105472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            105472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          250                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          134                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          248                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          457                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2121                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             824                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  824                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1863165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33270803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1730082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59488197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1863165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13840654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1730082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17833151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1863165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32073055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1863165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33004637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1730082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17566984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1730082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     60819029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               282269497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1863165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1730082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1863165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1730082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1863165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1863165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1730082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1730082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14372987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         109660568                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              109660568                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         109660568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1863165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33270803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1730082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59488197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1863165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13840654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1730082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17833151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1863165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32073055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1863165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33004637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1730082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17566984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1730082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     60819029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              391930065                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180491                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162426                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11336                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        80094                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62750                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9854                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          524                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1896587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130821                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180491                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72604                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35928                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         40031                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110679                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2184064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.608361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.941063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1960953     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7863      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16382      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6835      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36173      1.66%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32622      1.49%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6390      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13342      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103504      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2184064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078254                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490279                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1885804                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        51210                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222158                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          728                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24156                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16066                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325769                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24156                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888264                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          32837                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        11861                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220510                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6428                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323857                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2372                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2548                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           97                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1564179                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6228662                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6228662                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          215202                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          161                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            18217                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1445                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7497                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1319106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1256729                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          931                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2184064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.371557                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1736688     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       134314      6.15%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110096      5.04%     90.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47663      2.18%     92.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60321      2.76%     95.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57842      2.65%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32807      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2766      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1567      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2184064                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3116     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24491     86.43%     97.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          729      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792976     63.10%     63.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10990      0.87%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298607     23.76%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154081     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1256729                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544867                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28336                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022547                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4726788                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1443078                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1285065                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2272                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15941                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1657                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24156                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29451                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1580                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1319266                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           15                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308640                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154748                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12919                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1246476                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297427                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10252                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451464                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163213                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154037                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.540422                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243968                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243846                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673394                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331682                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.539282                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505672                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143845                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11375                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2159908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.544263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1732690     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156461      7.24%     87.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73168      3.39%     90.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72051      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19593      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83897      3.88%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6526      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4581      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10941      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2159908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10941                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3468370                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2662977                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.306486                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.306486                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.433560                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.433560                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6151856                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1451246                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1568335                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          180734                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       147325                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19149                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        73887                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           68639                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           17977                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          839                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1751421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1069019                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             180734                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        86616                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               219216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59952                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         54924                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           109422                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2065670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.996821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1846454     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11543      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18166      0.88%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           27663      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11591      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13627      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           14211      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10070      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          112345      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2065670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078359                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463484                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1729778                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        77206                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           217614                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1267                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39802                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        29396                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          311                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1296029                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39802                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1734050                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          34908                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        29107                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           214747                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13053                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1293397                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          542                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2568                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          860                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1770541                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6030061                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6030061                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1457749                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          312756                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          283                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38413                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       130822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        72170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3578                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1288785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1202012                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1820                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       199803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       461469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2065670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581899                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1553991     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       207624     10.05%     85.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       114375      5.54%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        75001      3.63%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        69115      3.35%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        21477      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15252      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5402      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3433      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2065670                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            329     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1214     41.24%     52.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1401     47.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       989988     82.36%     82.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        22091      1.84%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       119025      9.90%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        70775      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1202012                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.521144                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2944                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002449                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4474453                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1488940                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1179732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1204956                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5619                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27624                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          947                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39802                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25096                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1289067                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       130822                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        72170                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          150                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           654                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22089                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1184263                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       112487                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17744                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              183127                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          160483                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             70640                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.513449                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1179831                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1179732                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           698039                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1773444                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.511485                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393606                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       873137                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1064954                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       225068                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19483                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2025868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.376301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1594235     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       205656     10.15%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        85219      4.21%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        43666      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        32731      1.62%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        18544      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11444      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9430      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24943      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2025868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       873137                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1064954                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                170676                       # Number of memory references committed
system.switch_cpus1.commit.loads               103195                       # Number of loads committed
system.switch_cpus1.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            147921                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           962824                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20778                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24943                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3290947                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2619877                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 240816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             873137                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1064954                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       873137                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.641608                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.641608                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.378557                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.378557                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5375118                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1613287                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1227330                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          190738                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       156232                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20142                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        77077                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           73091                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19237                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          910                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1824805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1068091                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             190738                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        92328                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               221756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56197                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         39847                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           113077                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2122230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.618380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.966683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1900474     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10163      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16108      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           21610      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           22890      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19310      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10160      0.48%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16055      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          105460      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2122230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082696                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463082                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1806118                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        58934                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           221161                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          360                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35655                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        31109                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1309479                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35655                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1811544                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          12849                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        34391                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           216080                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        11709                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1307748                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1544                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5144                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1826168                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6081028                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6081028                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1549424                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          276729                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            36996                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       123071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        65200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          757                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14486                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1304587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1227351                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          249                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       163556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       402327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2122230                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578331                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271880                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1604641     75.61%     75.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       211658      9.97%     85.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       107695      5.07%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        81944      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        64179      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        25822      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16586      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8511      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1194      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2122230                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            301     13.64%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           790     35.80%     49.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1116     50.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1032873     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18290      1.49%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       111096      9.05%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        64940      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1227351                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532130                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2207                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001798                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4579387                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1468454                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1206975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1229558                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2475                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        22412                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1167                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35655                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10159                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1165                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1304891                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       123071                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        65200                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22906                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1208828                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104273                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18522                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              169199                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          171371                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             64926                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524099                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1207041                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1206975                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           693891                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1871553                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523296                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370757                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       903351                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1111668                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       193219                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20203                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2086575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532772                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.381275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1631010     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       225600     10.81%     88.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        85389      4.09%     93.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        40567      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        33930      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19826      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        17789      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         7707      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24757      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2086575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       903351                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1111668                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                164689                       # Number of memory references committed
system.switch_cpus2.commit.loads               100656                       # Number of loads committed
system.switch_cpus2.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            160378                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1001538                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22896                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24757                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3366705                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2645442                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 184256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             903351                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1111668                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       903351                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.553256                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.553256                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391657                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391657                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5438438                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1683238                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1212202                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          174866                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       156726                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        15379                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       117830                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          114605                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS            9569                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          457                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1854868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                997702                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             174866                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       124174                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               221120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          50937                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         20913                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           113477                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        14881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2132383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.521016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.763404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1911263     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           34513      1.62%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16316      0.77%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           33883      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            9276      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           31704      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            4551      0.21%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            7734      0.36%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           83143      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2132383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075815                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432564                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1843020                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        33451                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           220517                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          247                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         35142                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        15537                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1106646                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         35142                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1844749                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          18295                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        10355                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           218862                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         4974                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1104244                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           826                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1439594                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      4990689                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      4990689                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1134218                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          305376                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          135                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            13422                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       207408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        29899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          333                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         6308                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1096729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1015155                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          910                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       219965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       468514                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2132383                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.476066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.087538                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1690018     79.25%     79.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       132444      6.21%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       153866      7.22%     92.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        87173      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        44548      2.09%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        11564      0.54%     99.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        12199      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          314      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          257      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2132383                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1680     57.81%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           668     22.99%     80.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          558     19.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       790821     77.90%     77.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         7359      0.72%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           67      0.01%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       187436     18.46%     97.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        29472      2.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1015155                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.440131                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2906                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002863                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4166509                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1316839                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       986789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1018061                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          750                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        45595                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1202                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         35142                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13587                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          613                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1096865                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           47                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       207408                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        29899                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           68                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         9438                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        16142                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1001544                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       184789                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        13611                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214253                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          152503                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             29464                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.434229                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                987268                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               986789                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           598761                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1272019                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.427832                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.470717                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       783815                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       874679                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       222234                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        15108                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2097241                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.417062                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.288223                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1775173     84.64%     84.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       124022      5.91%     90.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        81831      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        25389      1.21%     95.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44289      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         7894      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5181      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4580      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        28882      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2097241                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       783815                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        874679                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                190510                       # Number of memory references committed
system.switch_cpus3.commit.loads               161813                       # Number of loads committed
system.switch_cpus3.commit.membars                 68                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            134827                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           762206                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        10231                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        28882                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3165272                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2228979                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 174103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             783815                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               874679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       783815                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.942641                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.942641                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.339831                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.339831                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         4665767                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1279297                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1185900                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           136                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          180297                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       162238                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        11443                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82322                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           62751                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS            9903                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          514                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1895669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1130873                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             180297                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        72654                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               223247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          36411                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         39997                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           110725                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        11325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2183615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.608635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.941574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1960368     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            8024      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16420      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            6765      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           36152      1.66%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           32534      1.49%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6509      0.30%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           13211      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          103632      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2183615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078170                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490301                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1885092                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        50977                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           222289                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          726                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         24523                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        16050                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1326106                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         24523                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1887547                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          31798                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        12674                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           220628                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6437                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1324037                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2367                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          145                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1564370                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6230545                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6230545                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1345977                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          218387                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            18125                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       308822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       154798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1405                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         7450                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1319031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1256273                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          964                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       125885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       304023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2183615                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575318                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.371389                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1736178     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       134620      6.17%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       109929      5.03%     90.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        47784      2.19%     92.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        60131      2.75%     95.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        57874      2.65%     98.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        32735      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2773      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1591      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2183615                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3170     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         24487     86.25%     97.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          733      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       792499     63.08%     63.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        10999      0.88%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       298604     23.77%     87.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       154096     12.27%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1256273                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.544670                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28390                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022599                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4725515                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1445128                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1243227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1284663                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2299                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16317                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1833                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         24523                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28589                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1531                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1319193                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       308822                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       154798                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         5987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        13040                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1245899                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       297424                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        10374                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              451459                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          162992                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            154035                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540172                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1243340                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1243227                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           673058                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1331059                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.539013                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505656                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       998266                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1173404                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       145934                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        11491                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2159092                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543471                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.364808                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1732613     80.25%     80.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       156235      7.24%     87.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        73081      3.38%     90.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        71801      3.33%     94.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        19609      0.91%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        83757      3.88%     98.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6524      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4537      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        10935      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2159092                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       998266                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1173404                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                445466                       # Number of memory references committed
system.switch_cpus4.commit.loads               292501                       # Number of loads committed
system.switch_cpus4.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            155053                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1043454                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        11415                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        10935                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3467495                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2663213                       # The number of ROB writes
system.switch_cpus4.timesIdled                  43139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 122871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             998266                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1173404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       998266                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.310492                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.310492                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.432808                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.432808                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6149896                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1450064                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1568379                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          180427                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162401                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11355                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        81379                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           62695                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS            9869                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          524                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1896331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1130355                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             180427                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        72564                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               223029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          35915                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         41114                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           110645                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2184782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.607878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.940422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1961753     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            7878      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16440      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6810      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           36093      1.65%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32656      1.49%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6311      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13354      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          103487      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2184782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078226                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490077                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1885668                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        52162                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           222066                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          749                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24129                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16031                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1325234                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24129                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1888156                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          33481                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        12152                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           220400                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6456                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1323346                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          2419                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           45                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1563662                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6226141                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6226141                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1349338                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          214324                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          161                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            18295                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       308496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       154711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1432                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7463                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1318728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1256594                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          951                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       123249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       300407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2184782                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575158                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.371172                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1737386     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       134339      6.15%     85.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110112      5.04%     90.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        47712      2.18%     92.89% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        60287      2.76%     95.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        57756      2.64%     98.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        32910      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2733      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1547      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2184782                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3149     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         24480     86.29%     97.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          742      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       792921     63.10%     63.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        10965      0.87%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       298561     23.76%     87.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       154072     12.26%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1256594                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.544809                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28371                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022578                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4727292                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1442184                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1243729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1284965                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2262                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15778                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1610                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24129                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          30143                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1578                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1318888                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       308496                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       154711                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5921                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        12978                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1246377                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       297372                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10217                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              451393                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163149                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            154021                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.540379                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1243843                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1243729                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           673239                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1331438                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.539231                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505648                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000210                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1175812                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       143221                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11393                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2160653                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544193                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.365667                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1733335     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       156571      7.25%     87.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        73160      3.39%     90.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        71923      3.33%     94.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        19732      0.91%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        83850      3.88%     98.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6543      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4596      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        10943      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2160653                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000210                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1175812                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                445819                       # Number of memory references committed
system.switch_cpus5.commit.loads               292718                       # Number of loads committed
system.switch_cpus5.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            155390                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1045625                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11463                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        10943                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3468743                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2662206                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 121704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000210                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1175812                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000210                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.306002                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.306002                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.433651                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.433651                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6151245                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1451004                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1567762                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2306486                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          174992                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       156868                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        15348                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       117968                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          114674                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS            9604                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          462                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1853469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts                997991                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             174992                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       124278                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               221247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          50957                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         21535                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           113441                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        14859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2131784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.521333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.763849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1910537     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           34568      1.62%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16330      0.77%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           33952      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4            9222      0.43%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           31754      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            4510      0.21%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            7720      0.36%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           83191      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2131784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075870                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432689                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1841341                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        34352                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           220650                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          241                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         35194                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        15561                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          339                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1107018                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         35194                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1843082                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          19068                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        10429                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           218965                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5040                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1104550                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           847                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1440315                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      4992243                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      4992243                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1134295                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          306009                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          136                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            13636                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       207340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        29893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          284                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         6315                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1097074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1015177                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          939                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       220241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       469891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2131784                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.476210                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.087698                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1689510     79.25%     79.25% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       132195      6.20%     85.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       154048      7.23%     92.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        87196      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        44500      2.09%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        11528      0.54%     99.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        12247      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          304      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          256      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2131784                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1695     57.99%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           670     22.92%     80.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          558     19.09%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       790840     77.90%     77.90% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         7371      0.73%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           67      0.01%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       187413     18.46%     97.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        29486      2.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1015177                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.440140                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2923                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002879                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4165999                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1317460                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses       987041                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1018100                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          856                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        45519                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1193                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         35194                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          14263                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          618                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1097211                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       207340                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        29893                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           69                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         9402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         6716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        16118                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1001659                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       184697                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        13517                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              214175                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          152574                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             29478                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.434279                       # Inst execution rate
system.switch_cpus6.iew.wb_sent                987492                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count               987041                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           599047                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1272636                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.427941                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.470714                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       783860                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       874735                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       222521                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        15079                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2096590                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.417218                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.288660                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1774559     84.64%     84.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       123994      5.91%     90.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        81829      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        25389      1.21%     95.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44292      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         7854      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5166      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4574      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28933      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2096590                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       783860                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        874735                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                190518                       # Number of memory references committed
system.switch_cpus6.commit.loads               161818                       # Number of loads committed
system.switch_cpus6.commit.membars                 68                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            134835                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           762256                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        10232                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28933                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3164913                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2229727                       # The number of ROB writes
system.switch_cpus6.timesIdled                  43512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 174702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             783860                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               874735                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       783860                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.942472                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.942472                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.339850                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.339850                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         4666321                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1279798                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1186251                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           136                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2306485                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          180716                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       147351                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        19056                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        73988                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           68886                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           17968                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          842                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1750503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1067326                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             180716                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        86854                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               219115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          59352                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         58556                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           109392                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2067787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.627525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.993451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1848672     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11462      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18533      0.90%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27501      1.33%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11663      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13649      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           14338      0.69%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10119      0.49%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          111850      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2067787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078351                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462750                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1728898                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        80780                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           217559                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1241                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39306                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        29359                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          311                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1293965                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1072                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39306                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1733128                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          38943                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        29145                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           214707                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12555                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1291357                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          357                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2469                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6447                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          656                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1767822                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6019994                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6019994                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1458054                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          309768                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          282                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            37746                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       130455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3569                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13976                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1286661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1200478                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1818                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       197437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       457504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2067787                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580562                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265658                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1556879     75.29%     75.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       207035     10.01%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       113989      5.51%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        75633      3.66%     94.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        68845      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        21443      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15199      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5335      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3429      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2067787                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            326     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1230     41.54%     52.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1405     47.45%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       988823     82.37%     82.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22099      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       118775      9.89%     94.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        70648      5.88%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1200478                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520479                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2961                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002467                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4473522                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1484442                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1178472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1203439                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5555                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27241                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4554                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          939                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39306                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          28380                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1400                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1286942                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       130455                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72051                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22101                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1183033                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       112472                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17445                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              182982                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          160409                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             70510                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.512916                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1178562                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1178472                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           697648                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1771265                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.510939                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393870                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       873322                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1065177                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       222722                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        19385                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2028481                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525111                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.375793                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1596924     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       205571     10.13%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        85082      4.19%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        43725      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        32785      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        18545      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11379      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9632      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24838      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2028481                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       873322                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1065177                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                170711                       # Number of memory references committed
system.switch_cpus7.commit.loads               103214                       # Number of loads committed
system.switch_cpus7.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            147947                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           963030                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        20783                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24838                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3291542                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2615110                       # The number of ROB writes
system.switch_cpus7.timesIdled                  31274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 238698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             873322                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1065177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       873322                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.641048                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.641048                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.378638                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.378638                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5369335                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1611826                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1225450                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           264                       # number of misc regfile writes
system.l2.replacements                           2127                       # number of replacements
system.l2.tagsinuse                      32753.549847                       # Cycle average of tags in use
system.l2.total_refs                           774184                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34882                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.194370                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1622.284204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.117040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    137.253409                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.686006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    203.996202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.590851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     54.135267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.046408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     76.197748                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.089646                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    134.270343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.090757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    133.813469                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.046571                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     76.395473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.685471                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    211.311959                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3864.205668                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4340.114721                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2492.396791                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3652.493031                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3852.217559                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3859.269542                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3624.225921                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4316.615793                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.049508                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001652                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.004098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006449                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.117926                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.132450                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.076062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.111465                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.117560                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.117776                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.110603                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.131733                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999559                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          455                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          523                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          460                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          516                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3218                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1541                       # number of Writeback hits
system.l2.Writeback_hits::total                  1541                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          460                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          458                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          516                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3218                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          455                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          523                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          266                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          460                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          458                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          271                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          516                       # number of overall hits
system.l2.overall_hits::total                    3218                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          250                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          402                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          134                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          241                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          248                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          415                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2034                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          447                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          134                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          248                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          457                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2121                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          250                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          447                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          104                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          134                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          241                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          248                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          132                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          457                       # number of overall misses
system.l2.overall_misses::total                  2121                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2004572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     37921269                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1914680                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     60350345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2108914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15635947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1891108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     20097312                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2080639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     36464648                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2194848                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     37542761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1923749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     20115285                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2010280                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     62300450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       306556807                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      6635089                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      6433627                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13068716                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2004572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     37921269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1914680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     66985434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2108914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15635947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1891108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     20097312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2080639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     36464648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2194848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     37542761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1923749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     20115285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2010280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     68734077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        319625523                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2004572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     37921269                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1914680                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     66985434                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2108914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15635947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1891108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     20097312                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2080639                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     36464648                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2194848                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     37542761                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1923749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     20115285                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2010280                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     68734077                       # number of overall miss cycles
system.l2.overall_miss_latency::total       319625523                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          705                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          706                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5252                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1541                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1541                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                87                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5339                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5339                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.354610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.434595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.281081                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.332506                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.343795                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.351275                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.327543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.445757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.387281                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.354610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.460825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.281081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.332506                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.343795                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.351275                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.327543                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.469681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397265                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.354610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.460825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.281081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.332506                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.343795                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.351275                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.327543                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.469681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397265                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 143183.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151685.076000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147283.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150125.236318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150636.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150345.644231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 145469.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149979.940299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 148617.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151305.593361                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156774.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151382.100806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147980.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152388.522727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154636.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150121.566265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150716.227630                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 147446.422222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 153181.595238                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150215.126437                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 143183.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151685.076000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147283.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149855.557047                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150636.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150345.644231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 145469.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149979.940299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 148617.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151305.593361                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156774.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151382.100806                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147980.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152388.522727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154636.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150402.794311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150695.673267                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 143183.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151685.076000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147283.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149855.557047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150636.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150345.644231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 145469.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149979.940299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 148617.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151305.593361                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156774.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151382.100806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147980.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152388.522727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154636.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150402.794311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150695.673267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  824                       # number of writebacks
system.l2.writebacks::total                       824                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          250                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2034                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             87                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2121                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1191613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     23374560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1159096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     36938001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1291428                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9578635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1133241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12293683                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1268000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     22437568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1380499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     23103068                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1168254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     12434463                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1255875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     38152088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    188160072                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      4012938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      3985086                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7998024                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1191613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     23374560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1159096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     40950939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1291428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9578635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1133241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     12293683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     22437568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1380499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     23103068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1168254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     12434463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1255875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     42137174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    196158096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1191613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     23374560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1159096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     40950939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1291428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9578635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1133241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     12293683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     22437568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1380499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     23103068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1168254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     12434463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1255875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     42137174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    196158096                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.354610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.434595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.281081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.343795                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.327543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.445757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.387281                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.354610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.460825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.281081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.332506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.343795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.351275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.327543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.469681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397265                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.354610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.460825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.281081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.332506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.343795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.351275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.327543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.469681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397265                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85115.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93498.240000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89161.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91885.574627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92244.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92102.259615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 87172.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91743.902985                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90571.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93101.941909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98607.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93157.532258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89865.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94200.477273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96605.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91932.742169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92507.410029                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 89176.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        94883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91931.310345                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85115.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93498.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89161.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91612.838926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92244.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92102.259615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 87172.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91743.902985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93101.941909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98607.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93157.532258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89865.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94200.477273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96605.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92203.881838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92483.779349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85115.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93498.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89161.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91612.838926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92244.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92102.259615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 87172.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91743.902985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93101.941909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98607.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93157.532258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89865.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94200.477273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96605.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92203.881838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92483.779349                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.116119                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118496                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.842011                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.116119                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021019                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891212                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110664                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110664                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110664                       # number of overall hits
system.cpu0.icache.overall_hits::total         110664                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2429073                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2429073                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2429073                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2429073                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2429073                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2429073                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110679                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161938.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161938.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161938.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161938.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161938.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161938.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2241471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2241471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2241471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2241471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2241471                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2241471                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160105.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160105.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160105.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160105.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160105.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160105.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   705                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231369                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   961                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              292644.504683                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.790984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.209016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393715                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606285                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280672                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280672                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           77                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433610                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433610                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433610                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433610                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2474                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2474                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2474                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2474                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    279373542                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    279373542                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    279373542                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    279373542                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    279373542                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    279373542                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436084                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436084                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436084                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436084                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008738                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008738                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005673                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112923.824576                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112923.824576                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112923.824576                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112923.824576                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112923.824576                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112923.824576                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          138                       # number of writebacks
system.cpu0.dcache.writebacks::total              138                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1769                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1769                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1769                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1769                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1769                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1769                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          705                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          705                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          705                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     72367582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     72367582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     72367582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     72367582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     72367582                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     72367582                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001617                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001617                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001617                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001617                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102649.052482                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102649.052482                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102649.052482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102649.052482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102649.052482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102649.052482                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.685207                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735400393                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1464941.021912                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.685207                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020329                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       109406                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         109406                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       109406                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          109406                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       109406                       # number of overall hits
system.cpu1.icache.overall_hits::total         109406                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2317943                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2317943                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2317943                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2317943                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2317943                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2317943                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       109422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       109422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       109422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       109422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       109422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       109422                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144871.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144871.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144871.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144871.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144871.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144871.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2035891                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2035891                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2035891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2035891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2035891                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2035891                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       156607                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       156607                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       156607                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       156607                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       156607                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       156607                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   970                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               122589426                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1226                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              99991.375204                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   190.342166                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    65.657834                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.743524                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.256476                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82583                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82583                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        66790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         66790                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          133                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       149373                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          149373                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       149373                       # number of overall hits
system.cpu1.dcache.overall_hits::total         149373                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2156                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2156                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2496                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2496                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2496                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2496                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    273167345                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    273167345                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     59254642                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     59254642                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    332421987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    332421987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    332421987                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    332421987                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        67130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        67130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151869                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151869                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151869                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151869                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.025443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025443                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005065                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005065                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016435                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016435                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016435                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016435                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126700.994898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126700.994898                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 174278.358824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174278.358824                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133181.885817                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133181.885817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133181.885817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133181.885817                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          487                       # number of writebacks
system.cpu1.dcache.writebacks::total              487                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1231                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          295                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          295                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1526                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          925                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           45                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          970                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          970                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     99889178                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     99889178                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      7041040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7041040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    106930218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    106930218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    106930218                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    106930218                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010916                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010916                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006387                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006387                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006387                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006387                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107988.300541                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107988.300541                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 156467.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 156467.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110237.338144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110237.338144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110237.338144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110237.338144                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.589992                       # Cycle average of tags in use
system.cpu2.icache.total_refs               731806728                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1496537.276074                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.589992                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021779                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.782997                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113062                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113062                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113062                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113062                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113062                       # number of overall hits
system.cpu2.icache.overall_hits::total         113062                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2477807                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2477807                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2477807                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2477807                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2477807                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2477807                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113077                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113077                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113077                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113077                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165187.133333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165187.133333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165187.133333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165187.133333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165187.133333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165187.133333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2234459                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2234459                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2234459                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2234459                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2234459                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2234459                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159604.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159604.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159604.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159604.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159604.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159604.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   370                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               110531550                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              176567.971246                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   139.859229                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   116.140771                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.546325                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.453675                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76358                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76358                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        63746                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         63746                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          152                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          152                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       140104                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          140104                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       140104                       # number of overall hits
system.cpu2.dcache.overall_hits::total         140104                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1232                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1232                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1232                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1232                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1232                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1232                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    140444993                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    140444993                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    140444993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    140444993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    140444993                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    140444993                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        77590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        77590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        63746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        63746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       141336                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       141336                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       141336                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       141336                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015878                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015878                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008717                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008717                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113997.559253                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113997.559253                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113997.559253                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113997.559253                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113997.559253                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113997.559253                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           80                       # number of writebacks
system.cpu2.dcache.writebacks::total               80                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          862                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          862                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          862                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          862                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          370                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     34128414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     34128414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     34128414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     34128414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     34128414                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     34128414                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92238.956757                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92238.956757                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92238.956757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92238.956757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92238.956757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92238.956757                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               538.045593                       # Cycle average of tags in use
system.cpu3.icache.total_refs               627180005                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1163599.267161                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.045593                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019304                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842949                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.862253                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113464                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113464                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113464                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113464                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113464                       # number of overall hits
system.cpu3.icache.overall_hits::total         113464                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.cpu3.icache.overall_misses::total           13                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2160746                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2160746                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2160746                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2160746                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2160746                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2160746                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       113477                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       113477                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       113477                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       113477                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       113477                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       113477                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000115                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000115                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 166211.230769                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 166211.230769                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 166211.230769                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 166211.230769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 166211.230769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 166211.230769                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2025046                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2025046                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2025046                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2025046                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2025046                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2025046                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155772.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155772.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155772.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155772.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155772.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155772.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   403                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               147679419                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              224096.235205                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   137.411532                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   118.588468                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.536764                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.463236                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       170471                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         170471                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        28562                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         28562                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           68                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           68                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       199033                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          199033                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       199033                       # number of overall hits
system.cpu3.dcache.overall_hits::total         199033                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1372                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1372                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1372                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1372                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1372                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1372                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    141042334                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    141042334                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    141042334                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    141042334                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    141042334                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    141042334                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       171843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       171843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        28562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        28562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       200405                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       200405                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       200405                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       200405                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007984                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007984                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006846                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006846                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006846                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006846                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 102800.534985                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102800.534985                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 102800.534985                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102800.534985                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 102800.534985                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102800.534985                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           38                       # number of writebacks
system.cpu3.dcache.writebacks::total               38                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          969                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          969                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          403                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          403                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          403                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     39304059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     39304059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     39304059                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     39304059                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     39304059                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     39304059                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002345                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002345                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002011                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002011                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002011                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002011                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 97528.682382                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97528.682382                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 97528.682382                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97528.682382                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 97528.682382                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97528.682382                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.088736                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750118542                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1346711.924596                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.088736                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020976                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891168                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       110710                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         110710                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       110710                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          110710                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       110710                       # number of overall hits
system.cpu4.icache.overall_hits::total         110710                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.cpu4.icache.overall_misses::total           15                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2492461                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2492461                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2492461                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2492461                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2492461                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2492461                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       110725                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       110725                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       110725                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       110725                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       110725                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       110725                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000135                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000135                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 166164.066667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 166164.066667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 166164.066667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 166164.066667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 166164.066667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 166164.066667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2277847                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2277847                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2277847                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2277847                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2277847                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2277847                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162703.357143                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162703.357143                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162703.357143                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162703.357143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162703.357143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162703.357143                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   701                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               281231295                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   957                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              293867.601881                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   100.654170                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   155.345830                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.393180                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.606820                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       280721                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         280721                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       152815                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        152815                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           77                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           74                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       433536                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          433536                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       433536                       # number of overall hits
system.cpu4.dcache.overall_hits::total         433536                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2440                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2440                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2440                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2440                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2440                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2440                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    274571453                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    274571453                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    274571453                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    274571453                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    274571453                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    274571453                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       283161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       283161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       152815                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       152815                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       435976                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       435976                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       435976                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       435976                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008617                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008617                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005597                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005597                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005597                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005597                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112529.284016                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112529.284016                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112529.284016                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112529.284016                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112529.284016                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112529.284016                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu4.dcache.writebacks::total              135                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1739                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1739                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1739                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1739                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1739                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1739                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          701                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          701                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          701                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          701                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          701                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     70957881                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     70957881                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     70957881                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     70957881                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     70957881                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     70957881                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002476                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002476                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001608                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001608                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001608                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001608                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 101223.796006                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 101223.796006                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101223.796006                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101223.796006                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101223.796006                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101223.796006                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.089845                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750118462                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1346711.780969                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.089845                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020977                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891170                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       110630                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         110630                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       110630                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          110630                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       110630                       # number of overall hits
system.cpu5.icache.overall_hits::total         110630                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2608011                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2608011                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2608011                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2608011                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2608011                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2608011                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       110645                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       110645                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       110645                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       110645                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       110645                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       110645                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 173867.400000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 173867.400000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 173867.400000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 173867.400000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 173867.400000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 173867.400000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2393459                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2393459                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2393459                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2393459                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2393459                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2393459                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 170961.357143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 170961.357143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 170961.357143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 170961.357143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 170961.357143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 170961.357143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   706                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               281231316                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   962                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              292340.245322                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   100.797808                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   155.202192                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.393741                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.606259                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       280606                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         280606                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       152951                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        152951                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           74                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       433557                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          433557                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       433557                       # number of overall hits
system.cpu5.dcache.overall_hits::total         433557                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2485                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2485                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2485                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2485                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2485                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2485                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    280565364                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    280565364                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    280565364                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    280565364                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    280565364                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    280565364                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       283091                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       283091                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       152951                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       152951                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       436042                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       436042                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       436042                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       436042                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008778                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008778                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005699                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005699                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005699                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005699                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112903.567002                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112903.567002                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112903.567002                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112903.567002                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112903.567002                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112903.567002                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          137                       # number of writebacks
system.cpu5.dcache.writebacks::total              137                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1779                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1779                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1779                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1779                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1779                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1779                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          706                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          706                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          706                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          706                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          706                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     72241061                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     72241061                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     72241061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     72241061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     72241061                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     72241061                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002494                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002494                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001619                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001619                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001619                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001619                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102324.449008                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 102324.449008                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 102324.449008                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 102324.449008                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 102324.449008                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 102324.449008                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               538.045784                       # Cycle average of tags in use
system.cpu6.icache.total_refs               627179969                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1163599.200371                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.045784                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          526                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019304                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.862253                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       113428                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         113428                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       113428                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          113428                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       113428                       # number of overall hits
system.cpu6.icache.overall_hits::total         113428                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.cpu6.icache.overall_misses::total           13                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2168149                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2168149                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2168149                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2168149                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2168149                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2168149                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       113441                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       113441                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       113441                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       113441                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       113441                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       113441                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 166780.692308                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 166780.692308                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 166780.692308                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 166780.692308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 166780.692308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 166780.692308                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2032449                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2032449                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2032449                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2032449                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2032449                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2032449                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156342.230769                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156342.230769                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156342.230769                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156342.230769                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156342.230769                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156342.230769                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   403                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               147679235                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              224095.955994                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   137.069104                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   118.930896                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.535426                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.464574                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       170284                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         170284                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        28565                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         28565                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           68                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           68                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       198849                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          198849                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       198849                       # number of overall hits
system.cpu6.dcache.overall_hits::total         198849                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1392                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1392                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1392                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1392                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1392                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1392                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    146597210                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    146597210                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    146597210                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    146597210                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    146597210                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    146597210                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       171676                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       171676                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        28565                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        28565                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       200241                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       200241                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       200241                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       200241                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008108                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008108                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006952                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006952                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006952                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006952                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 105314.087644                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 105314.087644                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 105314.087644                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 105314.087644                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 105314.087644                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 105314.087644                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu6.dcache.writebacks::total               39                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          989                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          989                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          989                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          989                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          989                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          989                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          403                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          403                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          403                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     39747927                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     39747927                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     39747927                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     39747927                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     39747927                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     39747927                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002347                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002347                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002013                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002013                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002013                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002013                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 98630.091811                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 98630.091811                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 98630.091811                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 98630.091811                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 98630.091811                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 98630.091811                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.684618                       # Cycle average of tags in use
system.cpu7.icache.total_refs               735400363                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1464940.962151                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.684618                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020328                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803982                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       109376                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         109376                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       109376                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          109376                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       109376                       # number of overall hits
system.cpu7.icache.overall_hits::total         109376                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2514678                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2514678                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2514678                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2514678                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2514678                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2514678                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       109392                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       109392                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       109392                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       109392                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       109392                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       109392                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000146                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000146                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157167.375000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157167.375000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157167.375000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157167.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157167.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157167.375000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2186542                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2186542                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2186542                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2186542                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2186542                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2186542                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 168195.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 168195.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 168195.538462                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 168195.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 168195.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 168195.538462                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   973                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               122589390                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1229                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              99747.266070                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   190.037579                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    65.962421                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.742334                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.257666                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        82511                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          82511                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        66826                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         66826                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          133                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          132                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       149337                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          149337                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       149337                       # number of overall hits
system.cpu7.dcache.overall_hits::total         149337                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2282                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2282                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          320                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2602                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2602                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2602                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2602                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    294022980                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    294022980                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     57060727                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     57060727                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    351083707                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    351083707                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    351083707                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    351083707                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        84793                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        84793                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        67146                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        67146                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       151939                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       151939                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       151939                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       151939                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026913                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026913                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004766                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004766                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017125                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017125                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017125                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017125                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 128844.425942                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 128844.425942                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 178314.771875                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 178314.771875                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 134928.403920                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 134928.403920                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 134928.403920                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 134928.403920                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          487                       # number of writebacks
system.cpu7.dcache.writebacks::total              487                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1351                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1351                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          278                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1629                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1629                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1629                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1629                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          931                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          931                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           42                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          973                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          973                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    101470805                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    101470805                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      6836453                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6836453                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    108307258                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    108307258                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    108307258                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    108307258                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010980                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010980                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000626                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006404                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006404                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006404                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006404                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108991.197637                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 108991.197637                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 162772.690476                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 162772.690476                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 111312.700925                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 111312.700925                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 111312.700925                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 111312.700925                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
