$date
	Thu Feb 19 12:38:41 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fact $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 32 $ a [31:0] $end
$var wire 32 % out [31:0] $end
$scope function factorial $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10011000010001010100000000 %
b1011 $
b0 #
b1011 "
b10011000010001010100000000 !
$end
#10
b1111000 !
b1111000 %
b101 "
b101 $
b1 #
#20
b1 !
b1 %
b0 "
b0 $
b10 #
#30
b11000 !
b11000 %
b100 "
b100 $
b11 #
#40
b10011000010001010100000000 !
b10011000010001010100000000 %
b1011 "
b1011 $
b100 #
#50
b1110111011101011000000000000000 !
b1110111011101011000000000000000 %
b10000 "
b10000 $
b101 #
#60
b11000 !
b11000 %
b100 "
b100 $
b110 #
#70
b1 !
b1 %
b0 "
b0 $
b111 #
#80
b1101110101111100000000 !
b1101110101111100000000 %
b1010 "
b1010 $
b1000 #
#90
b10011000010001010100000000 !
b10011000010001010100000000 %
b1011 "
b1011 $
b1001 #
#100
b1010 #
