# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do parte1maq2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mariz/Desktop/LAOC\ II/pratica4/parte1/parte1maq2 {C:/Users/mariz/Desktop/LAOC II/pratica4/parte1/parte1maq2/parte1maq2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parte1maq2
# 
# Top level modules:
# 	parte1maq2
# 
vsim +altera -do parte1maq2_run_msim_rtl_verilog.do -l msim_transcript -gui work.parte1maq2
# vsim +altera -do parte1maq2_run_msim_rtl_verilog.do -l msim_transcript -gui work.parte1maq2 
# Loading work.parte1maq2
# do parte1maq2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mariz/Desktop/LAOC\ II/pratica4/parte1/parte1maq2 {C:/Users/mariz/Desktop/LAOC II/pratica4/parte1/parte1maq2/parte1maq2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parte1maq2
# 
# Top level modules:
# 	parte1maq2
# 
do {C:/Users/mariz/Desktop/LAOC II/pratica4/parte1/parte1maq2/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/parte1maq2/clock
add wave -position 1 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/parte1maq2/SW
run -all
