// Seed: 2637221195
module module_0 ();
  wire id_1, id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input logic id_11,
    input wand id_12,
    output logic id_13,
    output wor id_14,
    input tri0 id_15,
    output wire id_16,
    output supply1 id_17
);
  always @(posedge ~id_11) id_13 <= id_11;
  assign id_8 = id_7 - id_3;
  module_0 modCall_1 ();
  wire id_19;
endmodule
