--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml GIAIMA2_24H.twx GIAIMA2_24H.ncd -o GIAIMA2_24H.twr
GIAIMA2_24H.pcf -ucf GIAIMA2_24H.ucf

Design file:              GIAIMA2_24H.ncd
Physical constraint file: GIAIMA2_24H.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |    7.885|
SW<0>          |LED<1>         |    8.064|
SW<0>          |LED<2>         |    8.160|
SW<0>          |LED<3>         |    7.718|
SW<1>          |LED<0>         |    8.219|
SW<1>          |LED<1>         |    8.420|
SW<1>          |LED<2>         |    8.351|
SW<1>          |LED<3>         |    7.915|
SW<2>          |LED<4>         |    8.289|
SW<2>          |LED<5>         |    8.618|
SW<2>          |LED<6>         |    8.962|
SW<2>          |LED<7>         |    9.106|
SW<3>          |LED<4>         |    8.570|
SW<3>          |LED<5>         |    8.922|
SW<3>          |LED<6>         |    8.890|
SW<3>          |LED<7>         |    9.039|
---------------+---------------+---------+


Analysis completed Thu Sep 05 13:46:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



