# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DSD_ASS2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Mariam Enany/Desktop/DSD_ASS2/DSD_ASS2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:16 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Mariam Enany/Desktop/DSD_ASS2/DSD_ASS2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DSD_ASS2
# -- Compiling architecture arch4 of DSD_ASS2
# End time: 08:45:16 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mariam Enany/Desktop/DSD_ASS2/clk_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:16 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Mariam Enany/Desktop/DSD_ASS2/clk_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_generator
# -- Compiling architecture arch1 of clk_generator
# End time: 08:45:16 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mariam Enany/Desktop/DSD_ASS2/sixty_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:16 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Mariam Enany/Desktop/DSD_ASS2/sixty_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sixty_counter
# -- Compiling architecture arch2 of sixty_counter
# End time: 08:45:16 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mariam Enany/Desktop/DSD_ASS2/seven_seg_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:16 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Mariam Enany/Desktop/DSD_ASS2/seven_seg_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg_dec
# -- Compiling architecture arch3 of seven_seg_dec
# End time: 08:45:17 on Nov 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.dsd_ass2
# vsim work.dsd_ass2 
# Start time: 08:45:24 on Nov 07,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dsd_ass2(arch4)
# Loading work.clk_generator(arch1)
# Loading work.sixty_counter(arch2)
# Loading work.seven_seg_dec(arch3)
add wave -position end  sim:/dsd_ass2/clk
add wave -position end  sim:/dsd_ass2/rst
add wave -position end  sim:/dsd_ass2/pause
add wave -position end  sim:/dsd_ass2/out1
add wave -position end  sim:/dsd_ass2/out2
force -freeze sim:/dsd_ass2/clk 1 0
force -freeze sim:/dsd_ass2/rst 0 0
force -freeze sim:/dsd_ass2/pause 0 0
run
# End time: 08:47:05 on Nov 07,2019, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
