// Seed: 3021480452
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(id_3 or posedge id_2) 1)
  else;
  id_5(
      .id_0()
  );
  always_latch #1 begin
    if (id_3) @(1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always_ff assign id_7 = 1;
  module_0(
      id_4, id_4, id_1
  );
endmodule
