****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 18:18:44 2022
****************************************


  Startpoint: node0/out_comp_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.05 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08 +     0.13 r
  U179/Z (BUFFD4BWP)                                      0.02 +     0.15 r
  U17953/ZN (INR2XD4BWP)                                  0.03 +     0.18 r
  U10453/Z (AN2D8BWP)                                     0.03 +     0.21 r
  add_1_root_add_202_2/U1_1/CO (FA1D0BWP)                 0.07 +     0.29 r
  add_1_root_add_202_2/U1_2/CO (FA1D2BWP)                 0.03 +     0.32 r
  add_1_root_add_202_2/U1_3/CO (FA1D0BWP)                 0.04 +     0.35 r
  add_1_root_add_202_2/U1_4/CO (FA1D0BWP)                 0.05 +     0.40 r
  U36/Z (XOR2D0BWP)                                       0.06 +     0.45 f
  add_0_root_add_202_2/U1_5/CO (FA1D1BWP)                 0.07 +     0.52 f
  add_0_root_add_202_2/U1_6/CO (FA1D1BWP)                 0.04 +     0.56 f
  U1103/ZN (ND2D1BWP)                                     0.01 +     0.57 r
  U1104/ZN (ND3D1BWP)                                     0.03 +     0.60 f
  add_0_root_add_202_2/U1_8/CO (FA1D1BWP)                 0.04 +     0.63 f
  add_0_root_add_202_2/U1_9/S (FA1D0BWP)                  0.07 +     0.70 r
  U3/Z (AN2XD1BWP)                                        0.04 +     0.74 r
  U18016/ZN (CKND2D1BWP)                                  0.02 +     0.76 f
  U1877/Z (XOR2D0BWP)                                     0.03 +     0.79 f
  node1/mult_48_3/S2_2_7/S (FA1D0BWP)                     0.05 +     0.84 r
  node1/mult_48_3/S2_3_6/S (FA1D0BWP)                     0.05 +     0.89 f
  node1/mult_48_3/S4_5/S (FA1D0BWP)                       0.06 +     0.95 r
  U4267/Z (XOR2D1BWP)                                     0.04 +     0.99 f
  U12287/Z (AN3XD1BWP)                                    0.02 +     1.02 f
  U12269/ZN (NR2D1BWP)                                    0.02 +     1.04 r
  U948/ZN (CKND0BWP)                                      0.01 +     1.05 f
  U946/ZN (CKND2D0BWP)                                    0.02 +     1.07 r
  U947/ZN (ND2D1BWP)                                      0.03 +     1.10 f
  node1/add_2_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.08 +     1.18 f
  node1/add_2_root_add_0_root_add_48_3/U1_10/CO (FA1D1BWP)
                                                          0.04 +     1.22 f
  U1309/ZN (CKND2D0BWP)                                   0.02 +     1.25 r
  U1314/ZN (ND3D1BWP)                                     0.03 +     1.27 f
  node1/add_2_root_add_0_root_add_48_3/U1_12/CO (FA1D1BWP)
                                                          0.05 +     1.32 f
  U1292/Z (XOR2D2BWP)                                     0.06 +     1.38 r
  node1/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D1BWP)
                                                          0.08 +     1.47 r
  U859/Z (DEL025D1BWP)                                    0.02 +     1.49 r
  node1/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04 +     1.52 r
  node1/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 +     1.56 r
  node1/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 +     1.60 r
  node1/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     1.64 r
  node1/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     1.68 r
  node1/add_0_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     1.71 r
  node1/add_0_root_add_0_root_add_48_3/U1_20/Z (XOR3D1BWP)
                                                          0.05 +     1.76 f
  U13055/ZN (IOA21D0BWP)                                  0.03 +     1.79 f
  node1/mul1_reg[20]/D (EDFQD1BWP)                        0.00 +     1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (propagated)                        0.05       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node1/mul1_reg[20]/CP (EDFQD1BWP)                                  1.80 r
  library setup time                                     -0.02       1.78
  data required time                                                 1.78
  ------------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: y4_node1_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  y4_node1_p4_reg[0]/CP (DFQD1BWP)                        0.00       0.05 r
  y4_node1_p4_reg[0]/Q (DFQD1BWP)                         0.08 +     0.13 f
  U18181/ZN (CKND1BWP)                                    0.02 +     0.15 r
  U18167/ZN (NR2D0BWP)                                    0.02 +     0.17 f
  r310/U1_1/S (FA1D0BWP)                                  0.07 +     0.24 r
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08 +     0.32 r
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04 +     0.36 r
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04 +     0.39 r
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04 +     0.43 r
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04 +     0.46 r
  add_0_root_add_190_2/U1_6/S (FA1D0BWP)                  0.04 +     0.50 r
  U14539/ZN (CKND2D1BWP)                                  0.04 +     0.54 f
  U438/ZN (CKND1BWP)                                      0.04 +     0.58 r
  U18281/ZN (CKND2D0BWP)                                  0.03 +     0.60 f
  U6563/Z (XOR2D0BWP)                                     0.04 +     0.65 r
  node0/mult_48/S2_2_4/CO (FA1D0BWP)                      0.04 +     0.69 r
  node0/mult_48/S2_3_4/S (FA1D0BWP)                       0.07 +     0.77 f
  node0/mult_48/S4_3/S (FA1D0BWP)                         0.06 +     0.83 r
  U8943/Z (XOR2D0BWP)                                     0.05 +     0.88 f
  U12073/ZN (NR2D0BWP)                                    0.04 +     0.91 r
  U14910/ZN (CKND0BWP)                                    0.02 +     0.93 f
  U14909/ZN (AOI21D0BWP)                                  0.04 +     0.97 r
  U13616/ZN (OAI21D0BWP)                                  0.04 +     1.01 f
  U8924/Z (XOR2D0BWP)                                     0.09 +     1.09 r
  U1392/Z (XOR2D0BWP)                                     0.06 +     1.16 r
  U1393/Z (XOR2D0BWP)                                     0.07 +     1.23 f
  node0/add_0_root_add_0_root_add_48_3/U1_9/CO (FA1D0BWP)
                                                          0.09 +     1.32 f
  node0/add_0_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04 +     1.35 f
  node0/add_0_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04 +     1.39 f
  node0/add_0_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04 +     1.43 f
  node0/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D1BWP)
                                                          0.03 +     1.47 f
  node0/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04 +     1.51 f
  node0/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 +     1.55 f
  node0/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D2BWP)
                                                          0.03 +     1.58 f
  node0/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     1.62 f
  node0/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     1.66 f
  node0/add_0_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     1.69 f
  node0/add_0_root_add_0_root_add_48_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 +     1.74 r
  U13370/ZN (IOA21D1BWP)                                  0.03 +     1.77 r
  node0/mul1_reg[20]/D (EDFQD1BWP)                        0.00 +     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (propagated)                        0.05       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node0/mul1_reg[20]/CP (EDFQD1BWP)                                  1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  ------------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.77
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/out_comp_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.05 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08 +     0.13 f
  U179/Z (BUFFD4BWP)                                      0.02 +     0.16 f
  U17945/ZN (INR2XD4BWP)                                  0.03 +     0.19 f
  U10442/Z (AN2D8BWP)                                     0.03 +     0.22 f
  add_1_root_add_200_2/U1_1/CO (FA1D0BWP)                 0.06 +     0.28 f
  add_1_root_add_200_2/U1_2/CO (FA1D1BWP)                 0.04 +     0.31 f
  U1402/ZN (CKND2D1BWP)                                   0.02 +     0.33 r
  U1404/ZN (ND3D1BWP)                                     0.02 +     0.35 f
  add_1_root_add_200_2/U1_4/CO (FA1D0BWP)                 0.04 +     0.39 f
  add_1_root_add_200_2/U1_5/CO (FA1D0BWP)                 0.04 +     0.43 f
  add_1_root_add_200_2/U1_6/CO (FA1D0BWP)                 0.04 +     0.47 f
  add_1_root_add_200_2/U1_7/CO (FA1D0BWP)                 0.04 +     0.51 f
  add_1_root_add_200_2/U1_8/S (FA1D0BWP)                  0.05 +     0.56 r
  add_0_root_add_200_2/U1_8/S (FA1D1BWP)                  0.07 +     0.63 f
  U13868/ZN (CKND2D1BWP)                                  0.04 +     0.68 r
  U199/ZN (INVD1BWP)                                      0.02 +     0.70 f
  U17969/ZN (CKND2D1BWP)                                  0.02 +     0.72 r
  U1686/Z (XOR2D0BWP)                                     0.04 +     0.76 f
  node1/mult_49/S2_2_6/S (FA1D0BWP)                       0.05 +     0.81 r
  node1/mult_49/S2_3_5/S (FA1D0BWP)                       0.05 +     0.86 f
  node1/mult_49/S4_4/S (FA1D0BWP)                         0.06 +     0.92 r
  U4076/Z (XOR2D0BWP)                                     0.04 +     0.97 f
  U11491/ZN (CKND2D0BWP)                                  0.02 +     0.99 r
  U11078/ZN (IND2D0BWP)                                   0.02 +     1.01 f
  U4071/Z (XOR2D0BWP)                                     0.08 +     1.09 r
  U1264/Z (XOR2D0BWP)                                     0.05 +     1.14 f
  U1265/Z (XOR2D0BWP)                                     0.05 +     1.19 f
  node1/add_0_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.09 +     1.28 f
  node1/add_0_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.04 +     1.32 f
  node1/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D1BWP)
                                                          0.04 +     1.35 f
  node1/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D1BWP)
                                                          0.03 +     1.39 f
  node1/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04 +     1.43 f
  node1/add_0_root_add_0_root_add_49_3/U1_13/CO (FA1D2BWP)
                                                          0.04 +     1.47 f
  node1/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D1BWP)
                                                          0.04 +     1.50 f
  node1/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 +     1.54 f
  node1/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04 +     1.58 f
  node1/add_0_root_add_0_root_add_49_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     1.62 f
  node1/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     1.66 f
  node1/add_0_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     1.70 f
  node1/add_0_root_add_0_root_add_49_3/U1_20/Z (XOR3D0BWP)
                                                          0.04 +     1.74 r
  U13058/ZN (IOA21D0BWP)                                  0.03 +     1.77 r
  node1/mul2_reg[20]/D (EDFQD1BWP)                        0.00 +     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (propagated)                        0.05       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node1/mul2_reg[20]/CP (EDFQD1BWP)                                  1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  ------------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.77
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node0/out_comp_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.05 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08 +     0.13 f
  U179/Z (BUFFD4BWP)                                      0.02 +     0.16 f
  U17945/ZN (INR2XD4BWP)                                  0.03 +     0.19 f
  U10442/Z (AN2D8BWP)                                     0.03 +     0.22 f
  add_1_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.06 +     0.28 f
  add_1_root_add_205_2/U1_2/CO (FA1D0BWP)                 0.04 +     0.32 f
  add_1_root_add_205_2/U1_3/CO (FA1D0BWP)                 0.04 +     0.35 f
  add_1_root_add_205_2/U1_4/CO (FA1D0BWP)                 0.04 +     0.39 f
  add_1_root_add_205_2/U1_5/CO (FA1D0BWP)                 0.04 +     0.43 f
  add_1_root_add_205_2/U1_6/S (FA1D0BWP)                  0.06 +     0.48 r
  add_0_root_add_205_2/U1_6/S (FA1D1BWP)                  0.08 +     0.56 f
  U13987/ZN (CKND2D1BWP)                                  0.04 +     0.60 r
  U449/ZN (CKND1BWP)                                      0.03 +     0.63 f
  U18047/ZN (CKND2D0BWP)                                  0.03 +     0.65 r
  U916/Z (XOR2D0BWP)                                      0.04 +     0.70 f
  node1/mult_51/S2_2_4/S (FA1D0BWP)                       0.05 +     0.75 r
  node1/mult_51/S2_3_3/S (FA1D0BWP)                       0.04 +     0.79 f
  node1/mult_51/S4_2/S (FA1D0BWP)                         0.05 +     0.85 r
  U3294/Z (CKXOR2D1BWP)                                   0.04 +     0.89 f
  U11610/ZN (CKND2D0BWP)                                  0.03 +     0.92 r
  U11106/ZN (IND2D0BWP)                                   0.03 +     0.94 f
  U3289/Z (CKXOR2D1BWP)                                   0.05 +     0.99 r
  node1/add_2_root_add_0_root_add_51_3/U1_6/CO (FA1D1BWP)
                                                          0.07 +     1.06 r
  node1/add_2_root_add_0_root_add_51_3/U1_7/S (FA1D0BWP)
                                                          0.07 +     1.13 f
  node1/add_0_root_add_0_root_add_51_3/U1_7/CO (FA1D0BWP)
                                                          0.09 +     1.22 f
  node1/add_0_root_add_0_root_add_51_3/U1_8/CO (FA1D1BWP)
                                                          0.03 +     1.25 f
  node1/add_0_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04 +     1.30 f
  node1/add_0_root_add_0_root_add_51_3/U1_10/CO (FA1D1BWP)
                                                          0.03 +     1.33 f
  node1/add_0_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04 +     1.37 f
  node1/add_0_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04 +     1.41 f
  node1/add_0_root_add_0_root_add_51_3/U1_13/CO (FA1D1BWP)
                                                          0.04 +     1.46 f
  node1/add_0_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04 +     1.50 f
  node1/add_0_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04 +     1.54 f
  node1/add_0_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04 +     1.58 f
  node1/add_0_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     1.61 f
  node1/add_0_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     1.65 f
  node1/add_0_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     1.69 f
  node1/add_0_root_add_0_root_add_51_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 +     1.74 r
  U13071/ZN (IOA21D1BWP)                                  0.03 +     1.77 r
  node1/mul4_reg[20]/D (EDFQD1BWP)                        0.00 +     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (propagated)                        0.05       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node1/mul4_reg[20]/CP (EDFQD1BWP)                                  1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  ------------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.77
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
