<!doctype html>
<html>
<head>
<title>DX8SLbDDLCTL (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX8SLbDDLCTL (DDR_PHY) Register</p><h1>DX8SLbDDLCTL (DDR_PHY) Register</h1>
<h2>DX8SLbDDLCTL (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX8SLbDDLCTL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x00000017E4</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0817E4 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wo<span class="tooltiptext">Write-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DATX8 0-8 DDL Control Register</td></tr>
</table>
<p></p>
<h2>DX8SLbDDLCTL (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:27</td><td class="tooltip grayback">wo<span class="tooltiptext">Write-only</span></td><td class="hex grayback">0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>DLYLDTM</td><td class="center">26</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Delay Load Timing: Specifies the timing of the signal that is used to<br/>load the new delay select values into the LCDL when switching<br/>between ranks that have different delays. Valid values are:<br/>1b0 = Assert the delay load signal on the first DDR clock cycle that<br/>has no activity (e.g. the first clock when the DQS gate signal is<br/>inactive).<br/>1b1 = Assert the delay load signal one clock later than the first<br/>DDR clock cycle that has no activity (e.g. one clock later than the<br/>first clock when the DQS gate signal is inactive).</td></tr>
<tr valign=top><td>DXDDLLDT</td><td class="center">25</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>DX DDL Load Type: Specifies how a new delay select value is<br/>applied to the delay line. This is only applicable to DDLs that have<br/>their delay select signals pipelined, such write leveling LCDL and<br/>read DQS gating LCDL. Valid values are:<br/>1b0 = Apply the new delay select value to the delay line only when<br/>the delay select load signal is active and by first loading the delay<br/>select into the pipeline register<br/>1b1 = Apply the delay select signal to the delay line directly,<br/>bypassing any pipeline registers and ignoring the delay select load<br/>signal</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">24:23</td><td class="tooltip grayback">wo<span class="tooltiptext">Write-only</span></td><td class="hex grayback">0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>DXDDLLD</td><td class="center">22:18</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>DATX8 DDL Delay Select Dynamic Load: Specifies whether the<br/>registers inside the DATX8 that hold the delay select signal of<br/>DATX8 DDL should be dynamically loaded only when the delay<br/>select changes or should be continuously (always) loaded. Valid<br/>values are:<br/>1b0 = Delay select signal registers should be dynamically loaded<br/>only when the delay select signal has change and the delay load<br/>signal is high<br/>1b1 = Delay select signal should be continuously (always) loaded<br/>on every clock cycle<br/>Different bits control different DATX DDLs as follows:<br/>DXDDLLD[0] = Write leveling delay load from controller<br/>DXDDLLD[1] = Read DQS gating delay load from controller<br/>DXDDLLD[2] = Write data delay load from PUB<br/>DXDDLLD[3] = Read path data strobe delay load from PUB<br/>DXDDLLD[4] = Read path data strobe # delay load from PUB</td></tr>
<tr valign=top><td>DXDDLBYP</td><td class="center">17:2</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay<br/>should be bypassed. Otherwise the DDL bypass is turned off.<br/>Different bits control different DATX8 DDLs as follows:<br/>* DXDDLYBYP[0] = Write path BDL delay bypass<br/>* DXDDLYBYP[1] = Read path BDL delay bypass<br/>* DXDDLYBYP[2] = Write path data strobe BDL delay bypass<br/>* DXDDLYBYP[3] = Write path data strobe # BDL delay bypass<br/>* DXDDLYBYP[4] = Unused<br/>* DXDDLYBYP[5] = Unused<br/>* DXDDLYBYP[6] = Power down receiver BDL delay bypass<br/>* DXDDLYBYP[7] = On-die termination enable BDL delay bypass<br/>* DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass<br/>* DXDDLYBYP[9] = Write data LCDL delay bypass<br/>* DXDDLYBYP[10] = Read path data strobe LCDL delay bypass<br/>* DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass<br/>* DXDDLYBYP[12] = Master delay LCDL delay bypass<br/>* DXDDLYBYP[13] = Write leveling LCDL delay bypass<br/>* DXDDLYBYP[14] = Read DQS gating LCDL delay bypass<br/>* DXDDLYBYP[15] = Read DQS gating status LCDL delay<br/>bypass</td></tr>
<tr valign=top><td>DDLBYPMODE</td><td class="center"> 1:0</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Controls DDL Bypass Modes. Valid values are:<br/>2b00 = Normal dynamic control<br/>2b01 = All DDLs bypassed<br/>2b10 = No DDLs bypassed<br/>2b11 = Reserved</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>