

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Wed Mar  8 20:37:41 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ dct                                                      |     -|  0.79|     2450|  2.450e+04|         -|     2451|     -|        no|  5 (1%)|  2 (~0%)|  515 (~0%)|  1493 (2%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |     -|  0.79|       66|    660.000|         -|       66|     -|        no|       -|        -|   24 (~0%)|  156 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|       -|        -|          -|          -|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|        -|   40 (~0%)|  170 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|        -|          -|          -|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|        -|   40 (~0%)|  170 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|        -|          -|          -|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |     -|  0.79|       67|    670.000|         -|       67|     -|        no|       -|        -|   36 (~0%)|  156 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|       -|        -|          -|          -|    -|
    | o Row_DCT_Loop_DCT_Outer_Loop                             |     -|  7.30|     1088|  1.088e+04|        17|        -|    64|        no|       -|        -|          -|          -|    -|
    |  + dct_Pipeline_DCT_Inner_Loop                            |     -|  2.22|       13|    130.000|         -|       13|     -|        no|       -|  1 (~0%)|  110 (~0%)|  138 (~0%)|    -|
    |   o DCT_Inner_Loop                                        |     -|  7.30|       11|    110.000|         5|        1|     8|       yes|       -|        -|          -|          -|    -|
    | o Col_DCT_Loop_DCT_Outer_Loop                             |     -|  7.30|     1088|  1.088e+04|        17|        -|    64|        no|       -|        -|          -|          -|    -|
    |  + dct_Pipeline_DCT_Inner_Loop1                           |     -|  2.22|       13|    130.000|         -|       13|     -|        no|       -|  1 (~0%)|  110 (~0%)|  138 (~0%)|    -|
    |   o DCT_Inner_Loop                                        |     -|  7.30|       11|    110.000|         5|        1|     8|       yes|       -|        -|          -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + dct                                                     | 2   |        |            |     |        |         |
|   add_ln42_1_fu_223_p2                                    | -   |        | add_ln42_1 | add | fabric | 0       |
|   add_ln42_fu_235_p2                                      | -   |        | add_ln42   | add | fabric | 0       |
|   add_ln24_2_fu_315_p2                                    | -   |        | add_ln24_2 | add | fabric | 0       |
|   add_ln24_fu_339_p2                                      | -   |        | add_ln24   | add | fabric | 0       |
|   add_ln18_fu_321_p2                                      | -   |        | add_ln18   | add | fabric | 0       |
|   add_ln57_1_fu_365_p2                                    | -   |        | add_ln57_1 | add | fabric | 0       |
|   add_ln57_fu_377_p2                                      | -   |        | add_ln57   | add | fabric | 0       |
|   add_ln24_3_fu_442_p2                                    | -   |        | add_ln24_3 | add | fabric | 0       |
|   add_ln24_1_fu_466_p2                                    | -   |        | add_ln24_1 | add | fabric | 0       |
|   add_ln18_1_fu_448_p2                                    | -   |        | add_ln18_1 | add | fabric | 0       |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                   | 0   |        |            |     |        |         |
|    add_ln82_1_fu_109_p2                                   | -   |        | add_ln82_1 | add | fabric | 0       |
|    add_ln82_fu_121_p2                                     | -   |        | add_ln82   | add | fabric | 0       |
|    add_ln85_fu_165_p2                                     | -   |        | add_ln85   | add | fabric | 0       |
|    add_ln84_fu_188_p2                                     | -   |        | add_ln84   | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |            |     |        |         |
|    add_ln49_1_fu_105_p2                                   | -   |        | add_ln49_1 | add | fabric | 0       |
|    add_ln49_fu_117_p2                                     | -   |        | add_ln49   | add | fabric | 0       |
|    add_ln52_fu_194_p2                                     | -   |        | add_ln52   | add | fabric | 0       |
|    add_ln52_1_fu_205_p2                                   | -   |        | add_ln52_1 | add | fabric | 0       |
|    add_ln51_fu_153_p2                                     | -   |        | add_ln51   | add | fabric | 0       |
|  + dct_Pipeline_DCT_Inner_Loop                            | 1   |        |            |     |        |         |
|    add_ln20_fu_112_p2                                     | -   |        | add_ln20   | add | fabric | 0       |
|    add_ln21_fu_122_p2                                     | -   |        | add_ln21   | add | fabric | 0       |
|    add_ln22_fu_133_p2                                     | -   |        | add_ln22   | add | fabric | 0       |
|    mac_muladd_16s_15s_32s_32_4_1_U3                       | 1   |        | mul_ln22   | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_32s_32_4_1_U3                       | 1   |        | tmp_4      | add | dsp48  | 3       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |            |     |        |         |
|    add_ln64_1_fu_105_p2                                   | -   |        | add_ln64_1 | add | fabric | 0       |
|    add_ln64_fu_117_p2                                     | -   |        | add_ln64   | add | fabric | 0       |
|    add_ln67_fu_194_p2                                     | -   |        | add_ln67   | add | fabric | 0       |
|    add_ln67_1_fu_205_p2                                   | -   |        | add_ln67_1 | add | fabric | 0       |
|    add_ln66_fu_153_p2                                     | -   |        | add_ln66   | add | fabric | 0       |
|  + dct_Pipeline_DCT_Inner_Loop1                           | 1   |        |            |     |        |         |
|    add_ln20_fu_112_p2                                     | -   |        | add_ln20   | add | fabric | 0       |
|    add_ln21_fu_122_p2                                     | -   |        | add_ln21   | add | fabric | 0       |
|    add_ln22_fu_133_p2                                     | -   |        | add_ln22   | add | fabric | 0       |
|    mac_muladd_16s_15s_32s_32_4_1_U12                      | 1   |        | mul_ln22   | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_32s_32_4_1_U12                      | 1   |        | tmp_2      | add | dsp48  | 3       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                   | 0   |        |            |     |        |         |
|    add_ln97_1_fu_109_p2                                   | -   |        | add_ln97_1 | add | fabric | 0       |
|    add_ln97_fu_121_p2                                     | -   |        | add_ln97   | add | fabric | 0       |
|    add_ln100_fu_188_p2                                    | -   |        | add_ln100  | add | fabric | 0       |
|    add_ln99_fu_157_p2                                     | -   |        | add_ln99   | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+-----------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+---------------------+------+------+--------+-----------------+---------+------+---------+
| + dct               | 5    | 0    |        |                 |         |      |         |
|   row_outbuf_U      | 1    | -    |        | row_outbuf      | ram_1p  | auto | 1       |
|   col_outbuf_U      | 1    | -    |        | col_outbuf      | ram_1p  | auto | 1       |
|   col_inbuf_U       | 1    | -    |        | col_inbuf       | ram_1p  | auto | 1       |
|   buf_2d_in_U       | 1    | -    |        | buf_2d_in       | ram_1p  | auto | 1       |
|   buf_2d_out_U      | 1    | -    |        | buf_2d_out      | ram_1p  | auto | 1       |
|   dct_coeff_table_U | -    | -    |        | dct_coeff_table | rom_1p  | auto | 1       |
+---------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------------+
| Type     | Options | Location                                          |
+----------+---------+---------------------------------------------------+
| pipeline |         | dct_prj/solution2/directives.tcl:7 in dct_1d      |
| pipeline |         | dct_prj/solution2/directives.tcl:9 in dct_2d      |
| pipeline |         | dct_prj/solution2/directives.tcl:10 in read_data  |
| pipeline |         | dct_prj/solution2/directives.tcl:11 in write_data |
+----------+---------+---------------------------------------------------+


