
    file_format_version 1.1;
    timeset tset0;

    pattern endurance_set (WL_SEL, BL_EN, WL_EN, BL_SEL_0, SL_SEL, addr:u)
    {
    repeat(5)							tset0       1       0       0       0       0       .d27136;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27136;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27136;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27137;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27137;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27137;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27138;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27138;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27138;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27139;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27139;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27139;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27140;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27140;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27140;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27141;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27141;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27141;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27142;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27142;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27142;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27143;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27143;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27143;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27144;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27144;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27144;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27145;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27145;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27145;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27146;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27146;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27146;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27147;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27147;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27147;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27148;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27148;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27148;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27149;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27149;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27149;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27150;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27150;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27150;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27151;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27151;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27151;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27152;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27152;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27152;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27153;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27153;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27153;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27154;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27154;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27154;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27155;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27155;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27155;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27156;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27156;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27156;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27157;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27157;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27157;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27158;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27158;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27158;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27159;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27159;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27159;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27160;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27160;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27160;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27161;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27161;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27161;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27162;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27162;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27162;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27163;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27163;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27163;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27164;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27164;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27164;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27165;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27165;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27165;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27166;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27166;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27166;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27167;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27167;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27167;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27168;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27168;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27168;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27169;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27169;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27169;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27170;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27170;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27170;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27171;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27171;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27171;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27172;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27172;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27172;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27173;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27173;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27173;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27174;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27174;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27174;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27175;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27175;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27175;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27176;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27176;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27176;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27177;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27177;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27177;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27178;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27178;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27178;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27179;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27179;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27179;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27180;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27180;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27180;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27181;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27181;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27181;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27182;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27182;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27182;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27183;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27183;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27183;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27184;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27184;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27184;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27185;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27185;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27185;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27186;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27186;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27186;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27187;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27187;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27187;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27188;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27188;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27188;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27189;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27189;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27189;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27190;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27190;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27190;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27191;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27191;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27191;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27192;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27192;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27192;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27193;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27193;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27193;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27194;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27194;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27194;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27195;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27195;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27195;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27196;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27196;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27196;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27197;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27197;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27197;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27198;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27198;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27198;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27199;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27199;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27199;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27200;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27200;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27200;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27201;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27201;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27201;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27202;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27202;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27202;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27203;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27203;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27203;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27204;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27204;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27204;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27205;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27205;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27205;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27206;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27206;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27206;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27207;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27207;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27207;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27208;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27208;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27208;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27209;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27209;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27209;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27210;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27210;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27210;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27211;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27211;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27211;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27212;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27212;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27212;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27213;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27213;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27213;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27214;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27214;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27214;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27215;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27215;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27215;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27216;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27216;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27216;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27217;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27217;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27217;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27218;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27218;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27218;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27219;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27219;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27219;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27220;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27220;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27220;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27221;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27221;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27221;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27222;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27222;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27222;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27223;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27223;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27223;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27224;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27224;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27224;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27225;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27225;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27225;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27226;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27226;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27226;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27227;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27227;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27227;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27228;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27228;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27228;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27229;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27229;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27229;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27230;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27230;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27230;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27231;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27231;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27231;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27232;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27232;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27232;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27233;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27233;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27233;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27234;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27234;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27234;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27235;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27235;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27235;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27236;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27236;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27236;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27237;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27237;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27237;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27238;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27238;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27238;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27239;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27239;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27239;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27240;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27240;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27240;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27241;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27241;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27241;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27242;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27242;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27242;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27243;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27243;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27243;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27244;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27244;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27244;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27245;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27245;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27245;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27246;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27246;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27246;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27247;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27247;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27247;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27248;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27248;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27248;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27249;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27249;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27249;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27250;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27250;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27250;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27251;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27251;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27251;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27252;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27252;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27252;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27253;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27253;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27253;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27254;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27254;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27254;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27255;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27255;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27255;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27256;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27256;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27256;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27257;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27257;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27257;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27258;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27258;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27258;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27259;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27259;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27259;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27260;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27260;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27260;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27261;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27261;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27261;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27262;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27262;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27262;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27263;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27263;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27263;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27264;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27264;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27264;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27265;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27265;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27265;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27266;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27266;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27266;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27267;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27267;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27267;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27268;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27268;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27268;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27269;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27269;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27269;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27270;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27270;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27270;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27271;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27271;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27271;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27272;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27272;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27272;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27273;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27273;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27273;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27274;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27274;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27274;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27275;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27275;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27275;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27276;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27276;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27276;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27277;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27277;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27277;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27278;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27278;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27278;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27279;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27279;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27279;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27280;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27280;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27280;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27281;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27281;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27281;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27282;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27282;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27282;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27283;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27283;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27283;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27284;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27284;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27284;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27285;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27285;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27285;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27286;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27286;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27286;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27287;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27287;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27287;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27288;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27288;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27288;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27289;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27289;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27289;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27290;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27290;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27290;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27291;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27291;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27291;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27292;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27292;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27292;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27293;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27293;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27293;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27294;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27294;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27294;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27295;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27295;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27295;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27296;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27296;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27296;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27297;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27297;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27297;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27298;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27298;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27298;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27299;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27299;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27299;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27300;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27300;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27300;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27301;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27301;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27301;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27302;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27302;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27302;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27303;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27303;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27303;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27304;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27304;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27304;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27305;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27305;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27305;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27306;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27306;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27306;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27307;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27307;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27307;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27308;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27308;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27308;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27309;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27309;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27309;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27310;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27310;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27310;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27311;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27311;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27311;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27312;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27312;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27312;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27313;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27313;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27313;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27314;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27314;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27314;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27315;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27315;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27315;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27316;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27316;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27316;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27317;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27317;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27317;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27318;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27318;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27318;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27319;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27319;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27319;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27320;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27320;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27320;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27321;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27321;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27321;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27322;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27322;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27322;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27323;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27323;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27323;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27324;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27324;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27324;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27325;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27325;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27325;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27326;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27326;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27326;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27327;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27327;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27327;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27328;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27328;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27328;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27329;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27329;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27329;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27330;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27330;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27330;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27331;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27331;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27331;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27332;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27332;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27332;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27333;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27333;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27333;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27334;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27334;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27334;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27335;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27335;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27335;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27336;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27336;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27336;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27337;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27337;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27337;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27338;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27338;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27338;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27339;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27339;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27339;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27340;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27340;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27340;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27341;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27341;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27341;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27342;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27342;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27342;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27343;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27343;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27343;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27344;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27344;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27344;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27345;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27345;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27345;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27346;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27346;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27346;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27347;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27347;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27347;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27348;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27348;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27348;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27349;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27349;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27349;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27350;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27350;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27350;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27351;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27351;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27351;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27352;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27352;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27352;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27353;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27353;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27353;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27354;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27354;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27354;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27355;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27355;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27355;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27356;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27356;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27356;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27357;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27357;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27357;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27358;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27358;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27358;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27359;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27359;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27359;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27360;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27360;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27360;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27361;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27361;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27361;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27362;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27362;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27362;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27363;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27363;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27363;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27364;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27364;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27364;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27365;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27365;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27365;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27366;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27366;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27366;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27367;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27367;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27367;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27368;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27368;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27368;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27369;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27369;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27369;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27370;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27370;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27370;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27371;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27371;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27371;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27372;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27372;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27372;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27373;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27373;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27373;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27374;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27374;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27374;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27375;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27375;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27375;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27376;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27376;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27376;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27377;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27377;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27377;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27378;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27378;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27378;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27379;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27379;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27379;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27380;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27380;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27380;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27381;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27381;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27381;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27382;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27382;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27382;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27383;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27383;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27383;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27384;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27384;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27384;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27385;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27385;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27385;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27386;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27386;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27386;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27387;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27387;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27387;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27388;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27388;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27388;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27389;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27389;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27389;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27390;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27390;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27390;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27391;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27391;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27391;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27392;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27392;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27392;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27393;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27393;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27393;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27394;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27394;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27394;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27395;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27395;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27395;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27396;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27396;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27396;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27397;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27397;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27397;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27398;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27398;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27398;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27399;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27399;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27399;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27400;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27400;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27400;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27401;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27401;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27401;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27402;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27402;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27402;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27403;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27403;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27403;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27404;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27404;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27404;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27405;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27405;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27405;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27406;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27406;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27406;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27407;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27407;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27407;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27408;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27408;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27408;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27409;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27409;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27409;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27410;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27410;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27410;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27411;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27411;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27411;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27412;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27412;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27412;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27413;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27413;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27413;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27414;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27414;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27414;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27415;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27415;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27415;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27416;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27416;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27416;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27417;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27417;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27417;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27418;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27418;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27418;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27419;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27419;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27419;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27420;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27420;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27420;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27421;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27421;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27421;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27422;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27422;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27422;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27423;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27423;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27423;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27424;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27424;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27424;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27425;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27425;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27425;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27426;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27426;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27426;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27427;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27427;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27427;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27428;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27428;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27428;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27429;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27429;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27429;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27430;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27430;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27430;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27431;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27431;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27431;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27432;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27432;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27432;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27433;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27433;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27433;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27434;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27434;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27434;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27435;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27435;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27435;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27436;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27436;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27436;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27437;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27437;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27437;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27438;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27438;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27438;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27439;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27439;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27439;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27440;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27440;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27440;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27441;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27441;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27441;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27442;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27442;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27442;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27443;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27443;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27443;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27444;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27444;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27444;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27445;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27445;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27445;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27446;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27446;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27446;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27447;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27447;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27447;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27448;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27448;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27448;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27449;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27449;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27449;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27450;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27450;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27450;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27451;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27451;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27451;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27452;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27452;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27452;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27453;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27453;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27453;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27454;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27454;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27454;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27455;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27455;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27455;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27456;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27456;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27456;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27457;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27457;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27457;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27458;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27458;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27458;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27459;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27459;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27459;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27460;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27460;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27460;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27461;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27461;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27461;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27462;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27462;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27462;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27463;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27463;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27463;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27464;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27464;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27464;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27465;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27465;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27465;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27466;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27466;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27466;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27467;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27467;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27467;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27468;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27468;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27468;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27469;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27469;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27469;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27470;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27470;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27470;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27471;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27471;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27471;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27472;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27472;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27472;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27473;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27473;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27473;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27474;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27474;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27474;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27475;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27475;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27475;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27476;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27476;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27476;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27477;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27477;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27477;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27478;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27478;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27478;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27479;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27479;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27479;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27480;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27480;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27480;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27481;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27481;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27481;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27482;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27482;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27482;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27483;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27483;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27483;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27484;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27484;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27484;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27485;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27485;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27485;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27486;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27486;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27486;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27487;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27487;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27487;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27488;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27488;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27488;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27489;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27489;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27489;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27490;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27490;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27490;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27491;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27491;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27491;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27492;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27492;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27492;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27493;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27493;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27493;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27494;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27494;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27494;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27495;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27495;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27495;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27496;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27496;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27496;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27497;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27497;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27497;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27498;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27498;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27498;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27499;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27499;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27499;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27500;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27500;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27500;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27501;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27501;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27501;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27502;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27502;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27502;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27503;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27503;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27503;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27504;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27504;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27504;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27505;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27505;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27505;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27506;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27506;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27506;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27507;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27507;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27507;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27508;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27508;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27508;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27509;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27509;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27509;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27510;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27510;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27510;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27511;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27511;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27511;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27512;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27512;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27512;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27513;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27513;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27513;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27514;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27514;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27514;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27515;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27515;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27515;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27516;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27516;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27516;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27517;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27517;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27517;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27518;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27518;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27518;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27519;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27519;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27519;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27520;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27520;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27520;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27521;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27521;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27521;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27522;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27522;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27522;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27523;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27523;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27523;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27524;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27524;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27524;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27525;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27525;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27525;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27526;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27526;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27526;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27527;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27527;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27527;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27528;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27528;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27528;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27529;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27529;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27529;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27530;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27530;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27530;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27531;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27531;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27531;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27532;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27532;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27532;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27533;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27533;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27533;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27534;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27534;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27534;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27535;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27535;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27535;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27536;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27536;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27536;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27537;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27537;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27537;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27538;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27538;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27538;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27539;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27539;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27539;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27540;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27540;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27540;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27541;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27541;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27541;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27542;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27542;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27542;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27543;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27543;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27543;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27544;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27544;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27544;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27545;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27545;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27545;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27546;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27546;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27546;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27547;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27547;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27547;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27548;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27548;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27548;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27549;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27549;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27549;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27550;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27550;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27550;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27551;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27551;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27551;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27552;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27552;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27552;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27553;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27553;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27553;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27554;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27554;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27554;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27555;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27555;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27555;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27556;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27556;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27556;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27557;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27557;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27557;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27558;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27558;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27558;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27559;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27559;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27559;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27560;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27560;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27560;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27561;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27561;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27561;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27562;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27562;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27562;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27563;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27563;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27563;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27564;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27564;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27564;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27565;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27565;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27565;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27566;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27566;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27566;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27567;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27567;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27567;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27568;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27568;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27568;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27569;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27569;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27569;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27570;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27570;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27570;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27571;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27571;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27571;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27572;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27572;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27572;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27573;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27573;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27573;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27574;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27574;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27574;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27575;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27575;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27575;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27576;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27576;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27576;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27577;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27577;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27577;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27578;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27578;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27578;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27579;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27579;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27579;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27580;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27580;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27580;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27581;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27581;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27581;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27582;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27582;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27582;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27583;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27583;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27583;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27584;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27584;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27584;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27585;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27585;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27585;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27586;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27586;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27586;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27587;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27587;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27587;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27588;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27588;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27588;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27589;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27589;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27589;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27590;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27590;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27590;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27591;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27591;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27591;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27592;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27592;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27592;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27593;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27593;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27593;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27594;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27594;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27594;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27595;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27595;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27595;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27596;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27596;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27596;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27597;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27597;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27597;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27598;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27598;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27598;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27599;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27599;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27599;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27600;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27600;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27600;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27601;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27601;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27601;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27602;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27602;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27602;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27603;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27603;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27603;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27604;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27604;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27604;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27605;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27605;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27605;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27606;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27606;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27606;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27607;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27607;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27607;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27608;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27608;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27608;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27609;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27609;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27609;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27610;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27610;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27610;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27611;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27611;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27611;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27612;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27612;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27612;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27613;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27613;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27613;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27614;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27614;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27614;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27615;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27615;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27615;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27616;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27616;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27616;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27617;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27617;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27617;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27618;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27618;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27618;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27619;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27619;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27619;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27620;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27620;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27620;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27621;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27621;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27621;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27622;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27622;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27622;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27623;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27623;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27623;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27624;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27624;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27624;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27625;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27625;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27625;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27626;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27626;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27626;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27627;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27627;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27627;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27628;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27628;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27628;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27629;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27629;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27629;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27630;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27630;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27630;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27631;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27631;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27631;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27632;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27632;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27632;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27633;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27633;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27633;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27634;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27634;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27634;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27635;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27635;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27635;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27636;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27636;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27636;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27637;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27637;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27637;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27638;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27638;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27638;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27639;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27639;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27639;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27640;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27640;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27640;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27641;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27641;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27641;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27642;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27642;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27642;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27643;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27643;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27643;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27644;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27644;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27644;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27645;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27645;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27645;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27646;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27646;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27646;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27647;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27647;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27647;            // set addr and hold for 100ns
    halt								-			0		0		0		0		0		.d0;
    }
