$date
	Tue Dec 27 19:33:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$var wire 1 & and1 $end
$var wire 1 ' and2 $end
$var wire 1 ( xor1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1(
1#
#40
1$
0#
#60
0!
0(
1"
1'
1#
#80
1!
0"
0'
1%
0$
0#
#100
1!
0&
0(
1"
1'
1$
1#
#120
