// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/08/2022 19:07:08"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLK_10M,
	TESTCLK2,
	ENC_ABS_HOME,
	ENC_360,
	VSYNC,
	DE,
	nReset,
	LAT,
	SCLK,
	GSCLK,
	TESTCLK,
	SDO_0_0,
	SDO_0_1,
	SDO_0_2,
	SDO_0_3,
	SDO_1_0,
	SDO_1_1,
	SDO_1_2,
	SDO_1_3,
	SDO_2_0,
	SDO_2_1,
	SDO_2_2,
	SDO_2_3,
	SDO_3_0,
	SDO_3_1,
	SDO_3_2,
	SDO_3_3,
	SDO_4_0,
	SDO_4_1,
	SDO_4_2,
	SDO_4_3,
	SDO_5_0,
	SDO_5_1,
	SDO_5_2,
	SDO_5_3,
	SDO_6_0,
	SDO_6_1,
	SDO_6_2,
	SDO_6_3,
	SDO_7_0,
	SDO_7_1,
	SDO_7_2,
	SDO_7_3,
	SDO_8_0,
	SDO_8_1,
	SDO_8_2,
	SDO_8_3,
	SDO_9_0,
	SDO_9_1,
	SDO_9_2,
	SDO_9_3,
	SDO_10_0,
	SDO_10_1,
	SDO_10_2,
	SDO_10_3,
	SDO_11_0,
	SDO_11_1,
	SDO_11_2,
	SDO_11_3,
	STATE_CHECK,
	SDRAM_ADDR,
	SDRAM_BA,
	SDRAM_CAS_N,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CS_N,
	SDRAM_DQ,
	SDRAM_DQM,
	SDRAM_RAS_N,
	SDRAM_WE_N);
input 	CLK_10M;
input 	TESTCLK2;
input 	ENC_ABS_HOME;
input 	ENC_360;
input 	VSYNC;
input 	DE;
input 	nReset;
output 	LAT;
output 	SCLK;
output 	GSCLK;
output 	TESTCLK;
output 	SDO_0_0;
output 	SDO_0_1;
output 	SDO_0_2;
output 	SDO_0_3;
output 	SDO_1_0;
output 	SDO_1_1;
output 	SDO_1_2;
output 	SDO_1_3;
output 	SDO_2_0;
output 	SDO_2_1;
output 	SDO_2_2;
output 	SDO_2_3;
output 	SDO_3_0;
output 	SDO_3_1;
output 	SDO_3_2;
output 	SDO_3_3;
output 	SDO_4_0;
output 	SDO_4_1;
output 	SDO_4_2;
output 	SDO_4_3;
output 	SDO_5_0;
output 	SDO_5_1;
output 	SDO_5_2;
output 	SDO_5_3;
output 	SDO_6_0;
output 	SDO_6_1;
output 	SDO_6_2;
output 	SDO_6_3;
output 	SDO_7_0;
output 	SDO_7_1;
output 	SDO_7_2;
output 	SDO_7_3;
output 	SDO_8_0;
output 	SDO_8_1;
output 	SDO_8_2;
output 	SDO_8_3;
output 	SDO_9_0;
output 	SDO_9_1;
output 	SDO_9_2;
output 	SDO_9_3;
output 	SDO_10_0;
output 	SDO_10_1;
output 	SDO_10_2;
output 	SDO_10_3;
output 	SDO_11_0;
output 	SDO_11_1;
output 	SDO_11_2;
output 	SDO_11_3;
output 	[3:0] STATE_CHECK;
output 	[12:0] SDRAM_ADDR;
output 	[1:0] SDRAM_BA;
output 	SDRAM_CAS_N;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CS_N;
output 	[15:0] SDRAM_DQ;
output 	[1:0] SDRAM_DQM;
output 	SDRAM_RAS_N;
output 	SDRAM_WE_N;

// Design Ports Information
// ENC_ABS_HOME	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENC_360	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VSYNC	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DE	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LAT	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCLK	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSCLK	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TESTCLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][3]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][0]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][3]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][0]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][2]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][0]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][1]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][2]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][3]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][0]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][1]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][2]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][3]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][0]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][1]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][2]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][3]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][0]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][1]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][2]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][3]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][0]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][1]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][2]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][3]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][0]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][1]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][2]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][3]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][0]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][1]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][2]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][0]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][1]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][2]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][3]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[0]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[1]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[2]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[3]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[4]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[6]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[7]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[8]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[10]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[11]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[12]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_BA[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_BA[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CAS_N	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CKE	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CLK	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CS_N	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQM[0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQM[1]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_RAS_N	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_WE_N	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[1]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[7]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[8]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[10]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[11]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[12]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[14]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[15]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TESTCLK2	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nReset	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_10M	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ENC_ABS_HOME~input_o ;
wire \ENC_360~input_o ;
wire \VSYNC~input_o ;
wire \DE~input_o ;
wire \SDRAM_DQ[0]~input_o ;
wire \SDRAM_DQ[1]~input_o ;
wire \SDRAM_DQ[2]~input_o ;
wire \SDRAM_DQ[3]~input_o ;
wire \SDRAM_DQ[4]~input_o ;
wire \SDRAM_DQ[5]~input_o ;
wire \SDRAM_DQ[6]~input_o ;
wire \SDRAM_DQ[7]~input_o ;
wire \SDRAM_DQ[8]~input_o ;
wire \SDRAM_DQ[9]~input_o ;
wire \SDRAM_DQ[10]~input_o ;
wire \SDRAM_DQ[11]~input_o ;
wire \SDRAM_DQ[12]~input_o ;
wire \SDRAM_DQ[13]~input_o ;
wire \SDRAM_DQ[14]~input_o ;
wire \SDRAM_DQ[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \TESTCLK2~input_o ;
wire \TESTCLK2~inputclkctrl_outclk ;
wire \nReset~input_o ;
wire \Add1~0_combout ;
wire \bit_num~7_combout ;
wire \init~0_combout ;
wire \init~q ;
wire \state~44_combout ;
wire \state.00000000000000000000000000000001~q ;
wire \state~45_combout ;
wire \state.00000000000000000000000000000010~q ;
wire \Selector547~0_combout ;
wire \state.00000000000000000000000000000011~q ;
wire \bit_num[13]~3_combout ;
wire \daisy_num[29]~0_combout ;
wire \bit_num[13]~36_combout ;
wire \daisy_num[31]~2_combout ;
wire \Add0~0_combout ;
wire \daisy_num~5_combout ;
wire \daisy_num~6_combout ;
wire \daisy_num~7_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \daisy_num~1_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \daisy_num~3_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \daisy_num~4_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \daisy_num~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \daisy_num~9_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \daisy_num~10_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \daisy_num~11_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \daisy_num~12_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \daisy_num~13_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \daisy_num~14_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \daisy_num~15_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \daisy_num~16_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \daisy_num~17_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \daisy_num~18_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \daisy_num~19_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \daisy_num~20_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \daisy_num~21_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \daisy_num~22_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \daisy_num~23_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \daisy_num~24_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \daisy_num~25_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \daisy_num~26_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \daisy_num~27_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \daisy_num~28_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \daisy_num~29_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \daisy_num~30_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \daisy_num~31_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \daisy_num~32_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \daisy_num~33_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \daisy_num~34_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \daisy_num[31]~35_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~10_combout ;
wire \bit_num[13]~4_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \bit_num~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \bit_num~5_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \bit_num~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \bit_num~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \bit_num~9_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \bit_num~10_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \bit_num~11_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \bit_num~14_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \bit_num~15_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \bit_num~12_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \bit_num~13_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \bit_num~16_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \bit_num~17_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \bit_num~18_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \bit_num~19_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \bit_num~20_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \bit_num~21_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \bit_num~22_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \bit_num~23_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \bit_num~24_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \bit_num~25_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \bit_num~26_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \bit_num~27_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~7_combout ;
wire \bit_num~34_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \bit_num~28_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \bit_num~29_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \bit_num~30_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \bit_num~31_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \bit_num~32_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \bit_num~33_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \bit_num~37_combout ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \bit_num[31]~35_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \enable_shifter~0_combout ;
wire \enable_shifter~1_combout ;
wire \enable_shifter~q ;
wire \Selector548~0_combout ;
wire \state.00000000000000000000000000000100~q ;
wire \state~43_combout ;
wire \state.00000000000000000000000000000000~q ;
wire \Selector0~0_combout ;
wire \LAT~reg0_q ;
wire \CLK_10M~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] bit_num;
wire [31:0] daisy_num;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \LAT~output (
	.i(\LAT~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LAT),
	.obar());
// synopsys translate_off
defparam \LAT~output .bus_hold = "false";
defparam \LAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GSCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSCLK),
	.obar());
// synopsys translate_off
defparam \GSCLK~output .bus_hold = "false";
defparam \GSCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \TESTCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TESTCLK),
	.obar());
// synopsys translate_off
defparam \TESTCLK~output .bus_hold = "false";
defparam \TESTCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \SDO[0][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_0),
	.obar());
// synopsys translate_off
defparam \SDO[0][0]~output .bus_hold = "false";
defparam \SDO[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \SDO[0][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_1),
	.obar());
// synopsys translate_off
defparam \SDO[0][1]~output .bus_hold = "false";
defparam \SDO[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \SDO[0][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_2),
	.obar());
// synopsys translate_off
defparam \SDO[0][2]~output .bus_hold = "false";
defparam \SDO[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \SDO[0][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_3),
	.obar());
// synopsys translate_off
defparam \SDO[0][3]~output .bus_hold = "false";
defparam \SDO[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \SDO[1][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_0),
	.obar());
// synopsys translate_off
defparam \SDO[1][0]~output .bus_hold = "false";
defparam \SDO[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \SDO[1][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_1),
	.obar());
// synopsys translate_off
defparam \SDO[1][1]~output .bus_hold = "false";
defparam \SDO[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \SDO[1][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_2),
	.obar());
// synopsys translate_off
defparam \SDO[1][2]~output .bus_hold = "false";
defparam \SDO[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \SDO[1][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_3),
	.obar());
// synopsys translate_off
defparam \SDO[1][3]~output .bus_hold = "false";
defparam \SDO[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \SDO[2][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_0),
	.obar());
// synopsys translate_off
defparam \SDO[2][0]~output .bus_hold = "false";
defparam \SDO[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \SDO[2][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_1),
	.obar());
// synopsys translate_off
defparam \SDO[2][1]~output .bus_hold = "false";
defparam \SDO[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \SDO[2][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_2),
	.obar());
// synopsys translate_off
defparam \SDO[2][2]~output .bus_hold = "false";
defparam \SDO[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \SDO[2][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_3),
	.obar());
// synopsys translate_off
defparam \SDO[2][3]~output .bus_hold = "false";
defparam \SDO[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \SDO[3][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_0),
	.obar());
// synopsys translate_off
defparam \SDO[3][0]~output .bus_hold = "false";
defparam \SDO[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \SDO[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_1),
	.obar());
// synopsys translate_off
defparam \SDO[3][1]~output .bus_hold = "false";
defparam \SDO[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \SDO[3][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_2),
	.obar());
// synopsys translate_off
defparam \SDO[3][2]~output .bus_hold = "false";
defparam \SDO[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \SDO[3][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_3),
	.obar());
// synopsys translate_off
defparam \SDO[3][3]~output .bus_hold = "false";
defparam \SDO[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \SDO[4][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_0),
	.obar());
// synopsys translate_off
defparam \SDO[4][0]~output .bus_hold = "false";
defparam \SDO[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \SDO[4][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_1),
	.obar());
// synopsys translate_off
defparam \SDO[4][1]~output .bus_hold = "false";
defparam \SDO[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \SDO[4][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_2),
	.obar());
// synopsys translate_off
defparam \SDO[4][2]~output .bus_hold = "false";
defparam \SDO[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \SDO[4][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_3),
	.obar());
// synopsys translate_off
defparam \SDO[4][3]~output .bus_hold = "false";
defparam \SDO[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \SDO[5][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_0),
	.obar());
// synopsys translate_off
defparam \SDO[5][0]~output .bus_hold = "false";
defparam \SDO[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SDO[5][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_1),
	.obar());
// synopsys translate_off
defparam \SDO[5][1]~output .bus_hold = "false";
defparam \SDO[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \SDO[5][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_2),
	.obar());
// synopsys translate_off
defparam \SDO[5][2]~output .bus_hold = "false";
defparam \SDO[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \SDO[5][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_3),
	.obar());
// synopsys translate_off
defparam \SDO[5][3]~output .bus_hold = "false";
defparam \SDO[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \SDO[6][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_0),
	.obar());
// synopsys translate_off
defparam \SDO[6][0]~output .bus_hold = "false";
defparam \SDO[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \SDO[6][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_1),
	.obar());
// synopsys translate_off
defparam \SDO[6][1]~output .bus_hold = "false";
defparam \SDO[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \SDO[6][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_2),
	.obar());
// synopsys translate_off
defparam \SDO[6][2]~output .bus_hold = "false";
defparam \SDO[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \SDO[6][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_3),
	.obar());
// synopsys translate_off
defparam \SDO[6][3]~output .bus_hold = "false";
defparam \SDO[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \SDO[7][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_0),
	.obar());
// synopsys translate_off
defparam \SDO[7][0]~output .bus_hold = "false";
defparam \SDO[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \SDO[7][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_1),
	.obar());
// synopsys translate_off
defparam \SDO[7][1]~output .bus_hold = "false";
defparam \SDO[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \SDO[7][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_2),
	.obar());
// synopsys translate_off
defparam \SDO[7][2]~output .bus_hold = "false";
defparam \SDO[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \SDO[7][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_3),
	.obar());
// synopsys translate_off
defparam \SDO[7][3]~output .bus_hold = "false";
defparam \SDO[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \SDO[8][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_0),
	.obar());
// synopsys translate_off
defparam \SDO[8][0]~output .bus_hold = "false";
defparam \SDO[8][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \SDO[8][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_1),
	.obar());
// synopsys translate_off
defparam \SDO[8][1]~output .bus_hold = "false";
defparam \SDO[8][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \SDO[8][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_2),
	.obar());
// synopsys translate_off
defparam \SDO[8][2]~output .bus_hold = "false";
defparam \SDO[8][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \SDO[8][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_3),
	.obar());
// synopsys translate_off
defparam \SDO[8][3]~output .bus_hold = "false";
defparam \SDO[8][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \SDO[9][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_0),
	.obar());
// synopsys translate_off
defparam \SDO[9][0]~output .bus_hold = "false";
defparam \SDO[9][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \SDO[9][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_1),
	.obar());
// synopsys translate_off
defparam \SDO[9][1]~output .bus_hold = "false";
defparam \SDO[9][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \SDO[9][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_2),
	.obar());
// synopsys translate_off
defparam \SDO[9][2]~output .bus_hold = "false";
defparam \SDO[9][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \SDO[9][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_3),
	.obar());
// synopsys translate_off
defparam \SDO[9][3]~output .bus_hold = "false";
defparam \SDO[9][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \SDO[10][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_0),
	.obar());
// synopsys translate_off
defparam \SDO[10][0]~output .bus_hold = "false";
defparam \SDO[10][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \SDO[10][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_1),
	.obar());
// synopsys translate_off
defparam \SDO[10][1]~output .bus_hold = "false";
defparam \SDO[10][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \SDO[10][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_2),
	.obar());
// synopsys translate_off
defparam \SDO[10][2]~output .bus_hold = "false";
defparam \SDO[10][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \SDO[10][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_3),
	.obar());
// synopsys translate_off
defparam \SDO[10][3]~output .bus_hold = "false";
defparam \SDO[10][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \SDO[11][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_0),
	.obar());
// synopsys translate_off
defparam \SDO[11][0]~output .bus_hold = "false";
defparam \SDO[11][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \SDO[11][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_1),
	.obar());
// synopsys translate_off
defparam \SDO[11][1]~output .bus_hold = "false";
defparam \SDO[11][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \SDO[11][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_2),
	.obar());
// synopsys translate_off
defparam \SDO[11][2]~output .bus_hold = "false";
defparam \SDO[11][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \SDO[11][3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_3),
	.obar());
// synopsys translate_off
defparam \SDO[11][3]~output .bus_hold = "false";
defparam \SDO[11][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \STATE_CHECK[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[0]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[0]~output .bus_hold = "false";
defparam \STATE_CHECK[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \STATE_CHECK[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[1]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[1]~output .bus_hold = "false";
defparam \STATE_CHECK[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \STATE_CHECK[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[2]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[2]~output .bus_hold = "false";
defparam \STATE_CHECK[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \STATE_CHECK[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[3]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[3]~output .bus_hold = "false";
defparam \STATE_CHECK[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \SDRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[0]~output .bus_hold = "false";
defparam \SDRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[1]~output .bus_hold = "false";
defparam \SDRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \SDRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[2]~output .bus_hold = "false";
defparam \SDRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \SDRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[3]~output .bus_hold = "false";
defparam \SDRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \SDRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[4]~output .bus_hold = "false";
defparam \SDRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \SDRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[5]~output .bus_hold = "false";
defparam \SDRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \SDRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[6]~output .bus_hold = "false";
defparam \SDRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \SDRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[7]~output .bus_hold = "false";
defparam \SDRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SDRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[8]~output .bus_hold = "false";
defparam \SDRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \SDRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[9]~output .bus_hold = "false";
defparam \SDRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SDRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[10]~output .bus_hold = "false";
defparam \SDRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \SDRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[11]~output .bus_hold = "false";
defparam \SDRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SDRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[12]~output .bus_hold = "false";
defparam \SDRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \SDRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[0]~output .bus_hold = "false";
defparam \SDRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \SDRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[1]~output .bus_hold = "false";
defparam \SDRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SDRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_N~output .bus_hold = "false";
defparam \SDRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(!\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \SDRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_N~output .bus_hold = "false";
defparam \SDRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \SDRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[0]~output .bus_hold = "false";
defparam \SDRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \SDRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[1]~output .bus_hold = "false";
defparam \SDRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SDRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_N~output .bus_hold = "false";
defparam \SDRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \SDRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_N~output .bus_hold = "false";
defparam \SDRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \SDRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \SDRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \SDRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \SDRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \SDRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \SDRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[8]~output .bus_hold = "false";
defparam \SDRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[9]~output .bus_hold = "false";
defparam \SDRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[10]~output .bus_hold = "false";
defparam \SDRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \SDRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[11]~output .bus_hold = "false";
defparam \SDRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[12]~output .bus_hold = "false";
defparam \SDRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[13]~output .bus_hold = "false";
defparam \SDRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[14]~output .bus_hold = "false";
defparam \SDRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[15]~output .bus_hold = "false";
defparam \SDRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \TESTCLK2~input (
	.i(TESTCLK2),
	.ibar(gnd),
	.o(\TESTCLK2~input_o ));
// synopsys translate_off
defparam \TESTCLK2~input .bus_hold = "false";
defparam \TESTCLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \TESTCLK2~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\TESTCLK2~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\TESTCLK2~inputclkctrl_outclk ));
// synopsys translate_off
defparam \TESTCLK2~inputclkctrl .clock_type = "global clock";
defparam \TESTCLK2~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \nReset~input (
	.i(nReset),
	.ibar(gnd),
	.o(\nReset~input_o ));
// synopsys translate_off
defparam \nReset~input .bus_hold = "false";
defparam \nReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = bit_num[0] $ (GND)
// \Add1~1  = CARRY(!bit_num[0])

	.dataa(bit_num[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'hAA55;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N16
cycloneive_lcell_comb \bit_num~7 (
// Equation(s):
// \bit_num~7_combout  = (\enable_shifter~0_combout  & (\enable_shifter~q  & (!\Add1~0_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~0_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~7_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~7 .lut_mask = 16'h0800;
defparam \bit_num~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N18
cycloneive_lcell_comb \init~0 (
// Equation(s):
// \init~0_combout  = (\nReset~input_o  & ((\state.00000000000000000000000000000001~q ) # (\init~q )))

	.dataa(\state.00000000000000000000000000000001~q ),
	.datab(gnd),
	.datac(\init~q ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\init~0_combout ),
	.cout());
// synopsys translate_off
defparam \init~0 .lut_mask = 16'hFA00;
defparam \init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N19
dffeas init(
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init~q ),
	.prn(vcc));
// synopsys translate_off
defparam init.is_wysiwyg = "true";
defparam init.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N22
cycloneive_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = (!\init~q  & (!\state.00000000000000000000000000000000~q  & \nReset~input_o ))

	.dataa(gnd),
	.datab(\init~q ),
	.datac(\state.00000000000000000000000000000000~q ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\state~44_combout ),
	.cout());
// synopsys translate_off
defparam \state~44 .lut_mask = 16'h0300;
defparam \state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N23
dffeas \state.00000000000000000000000000000001 (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000001 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N16
cycloneive_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = (\init~q  & (!\state.00000000000000000000000000000000~q  & \nReset~input_o ))

	.dataa(gnd),
	.datab(\init~q ),
	.datac(\state.00000000000000000000000000000000~q ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\state~45_combout ),
	.cout());
// synopsys translate_off
defparam \state~45 .lut_mask = 16'h0C00;
defparam \state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N17
dffeas \state.00000000000000000000000000000010 (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000010 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N28
cycloneive_lcell_comb \Selector547~0 (
// Equation(s):
// \Selector547~0_combout  = (\state.00000000000000000000000000000001~q ) # (\state.00000000000000000000000000000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.00000000000000000000000000000001~q ),
	.datad(\state.00000000000000000000000000000010~q ),
	.cin(gnd),
	.combout(\Selector547~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector547~0 .lut_mask = 16'hFFF0;
defparam \Selector547~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N29
dffeas \state.00000000000000000000000000000011 (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\Selector547~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000011 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N30
cycloneive_lcell_comb \bit_num[13]~3 (
// Equation(s):
// \bit_num[13]~3_combout  = ((\state.00000000000000000000000000000011~q ) # (!\state.00000000000000000000000000000000~q )) # (!\nReset~input_o )

	.dataa(gnd),
	.datab(\nReset~input_o ),
	.datac(\state.00000000000000000000000000000000~q ),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\bit_num[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num[13]~3 .lut_mask = 16'hFF3F;
defparam \bit_num[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N22
cycloneive_lcell_comb \daisy_num[29]~0 (
// Equation(s):
// \daisy_num[29]~0_combout  = (!\enable_shifter~0_combout  & (\nReset~input_o  & (\enable_shifter~q  & \LessThan1~10_combout )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~q ),
	.datad(\LessThan1~10_combout ),
	.cin(gnd),
	.combout(\daisy_num[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num[29]~0 .lut_mask = 16'h4000;
defparam \daisy_num[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N8
cycloneive_lcell_comb \bit_num[13]~36 (
// Equation(s):
// \bit_num[13]~36_combout  = (\nReset~input_o  & !\state.00000000000000000000000000000011~q )

	.dataa(gnd),
	.datab(\nReset~input_o ),
	.datac(gnd),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\bit_num[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num[13]~36 .lut_mask = 16'h00CC;
defparam \bit_num[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N14
cycloneive_lcell_comb \daisy_num[31]~2 (
// Equation(s):
// \daisy_num[31]~2_combout  = ((\enable_shifter~q  & (!\enable_shifter~0_combout  & \LessThan1~10_combout ))) # (!\bit_num[13]~36_combout )

	.dataa(\bit_num[13]~36_combout ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\LessThan1~10_combout ),
	.cin(gnd),
	.combout(\daisy_num[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num[31]~2 .lut_mask = 16'h5D55;
defparam \daisy_num[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = daisy_num[0] $ (GND)
// \Add0~1  = CARRY(!daisy_num[0])

	.dataa(gnd),
	.datab(daisy_num[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hCC33;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N28
cycloneive_lcell_comb \daisy_num~5 (
// Equation(s):
// \daisy_num~5_combout  = (\state.00000000000000000000000000000011~q ) # (!daisy_num[0])

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(daisy_num[0]),
	.cin(gnd),
	.combout(\daisy_num~5_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~5 .lut_mask = 16'hAAFF;
defparam \daisy_num~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N6
cycloneive_lcell_comb \daisy_num~6 (
// Equation(s):
// \daisy_num~6_combout  = (\enable_shifter~q  & (!\enable_shifter~0_combout  & \LessThan1~10_combout ))

	.dataa(gnd),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\LessThan1~10_combout ),
	.cin(gnd),
	.combout(\daisy_num~6_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~6 .lut_mask = 16'h0C00;
defparam \daisy_num~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N20
cycloneive_lcell_comb \daisy_num~7 (
// Equation(s):
// \daisy_num~7_combout  = (\nReset~input_o  & ((\daisy_num~6_combout  & (!\Add0~0_combout )) # (!\daisy_num~6_combout  & ((!\daisy_num~5_combout )))))

	.dataa(\Add0~0_combout ),
	.datab(\daisy_num~5_combout ),
	.datac(\nReset~input_o ),
	.datad(\daisy_num~6_combout ),
	.cin(gnd),
	.combout(\daisy_num~7_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~7 .lut_mask = 16'h5030;
defparam \daisy_num~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N21
dffeas \daisy_num[0] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\daisy_num~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[0] .is_wysiwyg = "true";
defparam \daisy_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (daisy_num[1] & (\Add0~1  & VCC)) # (!daisy_num[1] & (!\Add0~1 ))
// \Add0~3  = CARRY((!daisy_num[1] & !\Add0~1 ))

	.dataa(daisy_num[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N20
cycloneive_lcell_comb \daisy_num~1 (
// Equation(s):
// \daisy_num~1_combout  = (\Add0~2_combout  & \daisy_num[29]~0_combout )

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~1_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~1 .lut_mask = 16'hAA00;
defparam \daisy_num~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N21
dffeas \daisy_num[1] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[1] .is_wysiwyg = "true";
defparam \daisy_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (daisy_num[2] & ((GND) # (!\Add0~3 ))) # (!daisy_num[2] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((daisy_num[2]) # (!\Add0~3 ))

	.dataa(daisy_num[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5AAF;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N30
cycloneive_lcell_comb \daisy_num~3 (
// Equation(s):
// \daisy_num~3_combout  = (\Add0~4_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~4_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~3 .lut_mask = 16'hF000;
defparam \daisy_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N31
dffeas \daisy_num[2] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[2] .is_wysiwyg = "true";
defparam \daisy_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (daisy_num[3] & (\Add0~5  & VCC)) # (!daisy_num[3] & (!\Add0~5 ))
// \Add0~7  = CARRY((!daisy_num[3] & !\Add0~5 ))

	.dataa(gnd),
	.datab(daisy_num[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC303;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N8
cycloneive_lcell_comb \daisy_num~4 (
// Equation(s):
// \daisy_num~4_combout  = (\Add0~6_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~6_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~4_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~4 .lut_mask = 16'hF000;
defparam \daisy_num~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N9
dffeas \daisy_num[3] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[3] .is_wysiwyg = "true";
defparam \daisy_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (daisy_num[4] & ((GND) # (!\Add0~7 ))) # (!daisy_num[4] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((daisy_num[4]) # (!\Add0~7 ))

	.dataa(gnd),
	.datab(daisy_num[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3CCF;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneive_lcell_comb \daisy_num~8 (
// Equation(s):
// \daisy_num~8_combout  = (\Add0~8_combout  & \daisy_num[29]~0_combout )

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~8_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~8 .lut_mask = 16'hAA00;
defparam \daisy_num~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N1
dffeas \daisy_num[4] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[4] .is_wysiwyg = "true";
defparam \daisy_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (daisy_num[5] & (\Add0~9  & VCC)) # (!daisy_num[5] & (!\Add0~9 ))
// \Add0~11  = CARRY((!daisy_num[5] & !\Add0~9 ))

	.dataa(gnd),
	.datab(daisy_num[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hC303;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
cycloneive_lcell_comb \daisy_num~9 (
// Equation(s):
// \daisy_num~9_combout  = (\Add0~10_combout  & \daisy_num[29]~0_combout )

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~9_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~9 .lut_mask = 16'hAA00;
defparam \daisy_num~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N11
dffeas \daisy_num[5] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[5] .is_wysiwyg = "true";
defparam \daisy_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (daisy_num[6] & ((GND) # (!\Add0~11 ))) # (!daisy_num[6] & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((daisy_num[6]) # (!\Add0~11 ))

	.dataa(daisy_num[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N4
cycloneive_lcell_comb \daisy_num~10 (
// Equation(s):
// \daisy_num~10_combout  = (\Add0~12_combout  & \daisy_num[29]~0_combout )

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~10_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~10 .lut_mask = 16'hAA00;
defparam \daisy_num~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N5
dffeas \daisy_num[6] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[6] .is_wysiwyg = "true";
defparam \daisy_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (daisy_num[7] & (\Add0~13  & VCC)) # (!daisy_num[7] & (!\Add0~13 ))
// \Add0~15  = CARRY((!daisy_num[7] & !\Add0~13 ))

	.dataa(gnd),
	.datab(daisy_num[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hC303;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N18
cycloneive_lcell_comb \daisy_num~11 (
// Equation(s):
// \daisy_num~11_combout  = (\Add0~14_combout  & \daisy_num[29]~0_combout )

	.dataa(\Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~11_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~11 .lut_mask = 16'hAA00;
defparam \daisy_num~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N19
dffeas \daisy_num[7] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[7] .is_wysiwyg = "true";
defparam \daisy_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (daisy_num[8] & ((GND) # (!\Add0~15 ))) # (!daisy_num[8] & (\Add0~15  $ (GND)))
// \Add0~17  = CARRY((daisy_num[8]) # (!\Add0~15 ))

	.dataa(gnd),
	.datab(daisy_num[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h3CCF;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
cycloneive_lcell_comb \daisy_num~12 (
// Equation(s):
// \daisy_num~12_combout  = (\Add0~16_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~16_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~12_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~12 .lut_mask = 16'hF000;
defparam \daisy_num~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N23
dffeas \daisy_num[8] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[8]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[8] .is_wysiwyg = "true";
defparam \daisy_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (daisy_num[9] & (\Add0~17  & VCC)) # (!daisy_num[9] & (!\Add0~17 ))
// \Add0~19  = CARRY((!daisy_num[9] & !\Add0~17 ))

	.dataa(gnd),
	.datab(daisy_num[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hC303;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
cycloneive_lcell_comb \daisy_num~13 (
// Equation(s):
// \daisy_num~13_combout  = (\Add0~18_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~13_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~13 .lut_mask = 16'hCC00;
defparam \daisy_num~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N25
dffeas \daisy_num[9] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[9]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[9] .is_wysiwyg = "true";
defparam \daisy_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (daisy_num[10] & ((GND) # (!\Add0~19 ))) # (!daisy_num[10] & (\Add0~19  $ (GND)))
// \Add0~21  = CARRY((daisy_num[10]) # (!\Add0~19 ))

	.dataa(daisy_num[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h5AAF;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
cycloneive_lcell_comb \daisy_num~14 (
// Equation(s):
// \daisy_num~14_combout  = (\Add0~20_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~20_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~14_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~14 .lut_mask = 16'hF000;
defparam \daisy_num~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N7
dffeas \daisy_num[10] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[10]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[10] .is_wysiwyg = "true";
defparam \daisy_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (daisy_num[11] & (\Add0~21  & VCC)) # (!daisy_num[11] & (!\Add0~21 ))
// \Add0~23  = CARRY((!daisy_num[11] & !\Add0~21 ))

	.dataa(gnd),
	.datab(daisy_num[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hC303;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N28
cycloneive_lcell_comb \daisy_num~15 (
// Equation(s):
// \daisy_num~15_combout  = (\Add0~22_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(\Add0~22_combout ),
	.datac(gnd),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~15_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~15 .lut_mask = 16'hCC00;
defparam \daisy_num~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N29
dffeas \daisy_num[11] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[11]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[11] .is_wysiwyg = "true";
defparam \daisy_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (daisy_num[12] & ((GND) # (!\Add0~23 ))) # (!daisy_num[12] & (\Add0~23  $ (GND)))
// \Add0~25  = CARRY((daisy_num[12]) # (!\Add0~23 ))

	.dataa(gnd),
	.datab(daisy_num[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h3CCF;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N4
cycloneive_lcell_comb \daisy_num~16 (
// Equation(s):
// \daisy_num~16_combout  = (\Add0~24_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~16_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~16 .lut_mask = 16'hF000;
defparam \daisy_num~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N5
dffeas \daisy_num[12] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[12]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[12] .is_wysiwyg = "true";
defparam \daisy_num[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (daisy_num[13] & (\Add0~25  & VCC)) # (!daisy_num[13] & (!\Add0~25 ))
// \Add0~27  = CARRY((!daisy_num[13] & !\Add0~25 ))

	.dataa(gnd),
	.datab(daisy_num[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hC303;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N30
cycloneive_lcell_comb \daisy_num~17 (
// Equation(s):
// \daisy_num~17_combout  = (\Add0~26_combout  & \daisy_num[29]~0_combout )

	.dataa(\Add0~26_combout ),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\daisy_num~17_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~17 .lut_mask = 16'hA0A0;
defparam \daisy_num~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N31
dffeas \daisy_num[13] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[13]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[13] .is_wysiwyg = "true";
defparam \daisy_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (daisy_num[14] & ((GND) # (!\Add0~27 ))) # (!daisy_num[14] & (\Add0~27  $ (GND)))
// \Add0~29  = CARRY((daisy_num[14]) # (!\Add0~27 ))

	.dataa(daisy_num[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h5AAF;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N8
cycloneive_lcell_comb \daisy_num~18 (
// Equation(s):
// \daisy_num~18_combout  = (\daisy_num[29]~0_combout  & \Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\daisy_num~18_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~18 .lut_mask = 16'hF000;
defparam \daisy_num~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N9
dffeas \daisy_num[14] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[14]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[14] .is_wysiwyg = "true";
defparam \daisy_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (daisy_num[15] & (\Add0~29  & VCC)) # (!daisy_num[15] & (!\Add0~29 ))
// \Add0~31  = CARRY((!daisy_num[15] & !\Add0~29 ))

	.dataa(daisy_num[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'hA505;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N14
cycloneive_lcell_comb \daisy_num~19 (
// Equation(s):
// \daisy_num~19_combout  = (\daisy_num[29]~0_combout  & \Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\daisy_num~19_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~19 .lut_mask = 16'hF000;
defparam \daisy_num~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N15
dffeas \daisy_num[15] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[15]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[15] .is_wysiwyg = "true";
defparam \daisy_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (daisy_num[16] & ((GND) # (!\Add0~31 ))) # (!daisy_num[16] & (\Add0~31  $ (GND)))
// \Add0~33  = CARRY((daisy_num[16]) # (!\Add0~31 ))

	.dataa(daisy_num[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h5AAF;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N28
cycloneive_lcell_comb \daisy_num~20 (
// Equation(s):
// \daisy_num~20_combout  = (\Add0~32_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~32_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~20_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~20 .lut_mask = 16'hF000;
defparam \daisy_num~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N29
dffeas \daisy_num[16] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[16]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[16] .is_wysiwyg = "true";
defparam \daisy_num[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (daisy_num[17] & (\Add0~33  & VCC)) # (!daisy_num[17] & (!\Add0~33 ))
// \Add0~35  = CARRY((!daisy_num[17] & !\Add0~33 ))

	.dataa(daisy_num[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'hA505;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N30
cycloneive_lcell_comb \daisy_num~21 (
// Equation(s):
// \daisy_num~21_combout  = (\Add0~34_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~34_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~21_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~21 .lut_mask = 16'hF000;
defparam \daisy_num~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N31
dffeas \daisy_num[17] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[17]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[17] .is_wysiwyg = "true";
defparam \daisy_num[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (daisy_num[18] & ((GND) # (!\Add0~35 ))) # (!daisy_num[18] & (\Add0~35  $ (GND)))
// \Add0~37  = CARRY((daisy_num[18]) # (!\Add0~35 ))

	.dataa(daisy_num[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h5AAF;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N20
cycloneive_lcell_comb \daisy_num~22 (
// Equation(s):
// \daisy_num~22_combout  = (\Add0~36_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~36_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~22_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~22 .lut_mask = 16'hF000;
defparam \daisy_num~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N21
dffeas \daisy_num[18] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[18]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[18] .is_wysiwyg = "true";
defparam \daisy_num[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (daisy_num[19] & (\Add0~37  & VCC)) # (!daisy_num[19] & (!\Add0~37 ))
// \Add0~39  = CARRY((!daisy_num[19] & !\Add0~37 ))

	.dataa(gnd),
	.datab(daisy_num[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'hC303;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
cycloneive_lcell_comb \daisy_num~23 (
// Equation(s):
// \daisy_num~23_combout  = (\Add0~38_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~38_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~23_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~23 .lut_mask = 16'hF000;
defparam \daisy_num~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N11
dffeas \daisy_num[19] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[19]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[19] .is_wysiwyg = "true";
defparam \daisy_num[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (daisy_num[20] & ((GND) # (!\Add0~39 ))) # (!daisy_num[20] & (\Add0~39  $ (GND)))
// \Add0~41  = CARRY((daisy_num[20]) # (!\Add0~39 ))

	.dataa(daisy_num[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h5AAF;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N22
cycloneive_lcell_comb \daisy_num~24 (
// Equation(s):
// \daisy_num~24_combout  = (\Add0~40_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~40_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~24_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~24 .lut_mask = 16'hF000;
defparam \daisy_num~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N23
dffeas \daisy_num[20] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[20]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[20] .is_wysiwyg = "true";
defparam \daisy_num[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (daisy_num[21] & (\Add0~41  & VCC)) # (!daisy_num[21] & (!\Add0~41 ))
// \Add0~43  = CARRY((!daisy_num[21] & !\Add0~41 ))

	.dataa(gnd),
	.datab(daisy_num[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'hC303;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N24
cycloneive_lcell_comb \daisy_num~25 (
// Equation(s):
// \daisy_num~25_combout  = (\Add0~42_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~42_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~25_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~25 .lut_mask = 16'hF000;
defparam \daisy_num~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N25
dffeas \daisy_num[21] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[21]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[21] .is_wysiwyg = "true";
defparam \daisy_num[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (daisy_num[22] & ((GND) # (!\Add0~43 ))) # (!daisy_num[22] & (\Add0~43  $ (GND)))
// \Add0~45  = CARRY((daisy_num[22]) # (!\Add0~43 ))

	.dataa(daisy_num[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h5AAF;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N2
cycloneive_lcell_comb \daisy_num~26 (
// Equation(s):
// \daisy_num~26_combout  = (\Add0~44_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~44_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~26_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~26 .lut_mask = 16'hF000;
defparam \daisy_num~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N3
dffeas \daisy_num[22] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[22]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[22] .is_wysiwyg = "true";
defparam \daisy_num[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (daisy_num[23] & (\Add0~45  & VCC)) # (!daisy_num[23] & (!\Add0~45 ))
// \Add0~47  = CARRY((!daisy_num[23] & !\Add0~45 ))

	.dataa(gnd),
	.datab(daisy_num[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'hC303;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N28
cycloneive_lcell_comb \daisy_num~27 (
// Equation(s):
// \daisy_num~27_combout  = (\Add0~46_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~46_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~27_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~27 .lut_mask = 16'hF000;
defparam \daisy_num~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N29
dffeas \daisy_num[23] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[23]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[23] .is_wysiwyg = "true";
defparam \daisy_num[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (daisy_num[24] & ((GND) # (!\Add0~47 ))) # (!daisy_num[24] & (\Add0~47  $ (GND)))
// \Add0~49  = CARRY((daisy_num[24]) # (!\Add0~47 ))

	.dataa(gnd),
	.datab(daisy_num[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h3CCF;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N18
cycloneive_lcell_comb \daisy_num~28 (
// Equation(s):
// \daisy_num~28_combout  = (\daisy_num[29]~0_combout  & \Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\daisy_num~28_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~28 .lut_mask = 16'hF000;
defparam \daisy_num~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N19
dffeas \daisy_num[24] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[24]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[24] .is_wysiwyg = "true";
defparam \daisy_num[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (daisy_num[25] & (\Add0~49  & VCC)) # (!daisy_num[25] & (!\Add0~49 ))
// \Add0~51  = CARRY((!daisy_num[25] & !\Add0~49 ))

	.dataa(daisy_num[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'hA505;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N0
cycloneive_lcell_comb \daisy_num~29 (
// Equation(s):
// \daisy_num~29_combout  = (\daisy_num[29]~0_combout  & \Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\daisy_num~29_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~29 .lut_mask = 16'hF000;
defparam \daisy_num~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N1
dffeas \daisy_num[25] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[25]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[25] .is_wysiwyg = "true";
defparam \daisy_num[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (daisy_num[26] & ((GND) # (!\Add0~51 ))) # (!daisy_num[26] & (\Add0~51  $ (GND)))
// \Add0~53  = CARRY((daisy_num[26]) # (!\Add0~51 ))

	.dataa(daisy_num[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h5AAF;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N10
cycloneive_lcell_comb \daisy_num~30 (
// Equation(s):
// \daisy_num~30_combout  = (\Add0~52_combout  & \daisy_num[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~52_combout ),
	.datad(\daisy_num[29]~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~30_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~30 .lut_mask = 16'hF000;
defparam \daisy_num~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N11
dffeas \daisy_num[26] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[26]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[26] .is_wysiwyg = "true";
defparam \daisy_num[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (daisy_num[27] & (\Add0~53  & VCC)) # (!daisy_num[27] & (!\Add0~53 ))
// \Add0~55  = CARRY((!daisy_num[27] & !\Add0~53 ))

	.dataa(daisy_num[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'hA505;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N16
cycloneive_lcell_comb \daisy_num~31 (
// Equation(s):
// \daisy_num~31_combout  = (\daisy_num[29]~0_combout  & \Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\daisy_num~31_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~31 .lut_mask = 16'hF000;
defparam \daisy_num~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N17
dffeas \daisy_num[27] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[27]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[27] .is_wysiwyg = "true";
defparam \daisy_num[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (daisy_num[28] & ((GND) # (!\Add0~55 ))) # (!daisy_num[28] & (\Add0~55  $ (GND)))
// \Add0~57  = CARRY((daisy_num[28]) # (!\Add0~55 ))

	.dataa(daisy_num[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h5AAF;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N26
cycloneive_lcell_comb \daisy_num~32 (
// Equation(s):
// \daisy_num~32_combout  = (\daisy_num[29]~0_combout  & \Add0~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~56_combout ),
	.cin(gnd),
	.combout(\daisy_num~32_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~32 .lut_mask = 16'hF000;
defparam \daisy_num~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N27
dffeas \daisy_num[28] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[28]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[28] .is_wysiwyg = "true";
defparam \daisy_num[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (daisy_num[29] & (\Add0~57  & VCC)) # (!daisy_num[29] & (!\Add0~57 ))
// \Add0~59  = CARRY((!daisy_num[29] & !\Add0~57 ))

	.dataa(daisy_num[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'hA505;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N12
cycloneive_lcell_comb \daisy_num~33 (
// Equation(s):
// \daisy_num~33_combout  = (\daisy_num[29]~0_combout  & \Add0~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~58_combout ),
	.cin(gnd),
	.combout(\daisy_num~33_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~33 .lut_mask = 16'hF000;
defparam \daisy_num~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N13
dffeas \daisy_num[29] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[29]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[29] .is_wysiwyg = "true";
defparam \daisy_num[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (daisy_num[30] & ((GND) # (!\Add0~59 ))) # (!daisy_num[30] & (\Add0~59  $ (GND)))
// \Add0~61  = CARRY((daisy_num[30]) # (!\Add0~59 ))

	.dataa(daisy_num[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h5AAF;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N6
cycloneive_lcell_comb \daisy_num~34 (
// Equation(s):
// \daisy_num~34_combout  = (\daisy_num[29]~0_combout  & \Add0~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\daisy_num[29]~0_combout ),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\daisy_num~34_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~34 .lut_mask = 16'hF000;
defparam \daisy_num~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N7
dffeas \daisy_num[30] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\daisy_num[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[30]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[30] .is_wysiwyg = "true";
defparam \daisy_num[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = daisy_num[31] $ (!\Add0~61 )

	.dataa(gnd),
	.datab(daisy_num[31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'hC3C3;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N12
cycloneive_lcell_comb \daisy_num[31]~35 (
// Equation(s):
// \daisy_num[31]~35_combout  = (\daisy_num[29]~0_combout  & ((\Add0~62_combout ) # ((!\daisy_num[31]~2_combout  & daisy_num[31])))) # (!\daisy_num[29]~0_combout  & (!\daisy_num[31]~2_combout  & (daisy_num[31])))

	.dataa(\daisy_num[29]~0_combout ),
	.datab(\daisy_num[31]~2_combout ),
	.datac(daisy_num[31]),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\daisy_num[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num[31]~35 .lut_mask = 16'hBA30;
defparam \daisy_num[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N13
dffeas \daisy_num[31] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\daisy_num[31]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[31]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[31] .is_wysiwyg = "true";
defparam \daisy_num[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N12
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (daisy_num[19]) # ((daisy_num[16]) # ((daisy_num[17]) # (daisy_num[18])))

	.dataa(daisy_num[19]),
	.datab(daisy_num[16]),
	.datac(daisy_num[17]),
	.datad(daisy_num[18]),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'hFFFE;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N16
cycloneive_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (daisy_num[22]) # (daisy_num[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(daisy_num[22]),
	.datad(daisy_num[23]),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'hFFF0;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N18
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (daisy_num[21]) # ((daisy_num[20]) # ((\LessThan1~5_combout ) # (\LessThan1~6_combout )))

	.dataa(daisy_num[21]),
	.datab(daisy_num[20]),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'hFFFE;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N0
cycloneive_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (daisy_num[26]) # ((daisy_num[25]) # ((daisy_num[27]) # (daisy_num[24])))

	.dataa(daisy_num[26]),
	.datab(daisy_num[25]),
	.datac(daisy_num[27]),
	.datad(daisy_num[24]),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'hFFFE;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N30
cycloneive_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (daisy_num[29]) # ((daisy_num[28]) # ((daisy_num[30]) # (\LessThan1~8_combout )))

	.dataa(daisy_num[29]),
	.datab(daisy_num[28]),
	.datac(daisy_num[30]),
	.datad(\LessThan1~8_combout ),
	.cin(gnd),
	.combout(\LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'hFFFE;
defparam \LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N20
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (daisy_num[13]) # ((daisy_num[12]) # ((daisy_num[14]) # (daisy_num[15])))

	.dataa(daisy_num[13]),
	.datab(daisy_num[12]),
	.datac(daisy_num[14]),
	.datad(daisy_num[15]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'hFFFE;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (daisy_num[5]) # ((daisy_num[4]) # ((daisy_num[6]) # (daisy_num[7])))

	.dataa(daisy_num[5]),
	.datab(daisy_num[4]),
	.datac(daisy_num[6]),
	.datad(daisy_num[7]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N14
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (daisy_num[10]) # ((daisy_num[9]) # ((daisy_num[8]) # (daisy_num[11])))

	.dataa(daisy_num[10]),
	.datab(daisy_num[9]),
	.datac(daisy_num[8]),
	.datad(daisy_num[11]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFFFE;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N2
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (daisy_num[2]) # ((daisy_num[1]) # ((daisy_num[3]) # (!daisy_num[0])))

	.dataa(daisy_num[2]),
	.datab(daisy_num[1]),
	.datac(daisy_num[3]),
	.datad(daisy_num[0]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFEFF;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N2
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~3_combout ) # ((\LessThan1~1_combout ) # ((\LessThan1~2_combout ) # (\LessThan1~0_combout )))

	.dataa(\LessThan1~3_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'hFFFE;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N10
cycloneive_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = (!daisy_num[31] & ((\LessThan1~7_combout ) # ((\LessThan1~9_combout ) # (\LessThan1~4_combout ))))

	.dataa(daisy_num[31]),
	.datab(\LessThan1~7_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~10 .lut_mask = 16'h5554;
defparam \LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N24
cycloneive_lcell_comb \bit_num[13]~4 (
// Equation(s):
// \bit_num[13]~4_combout  = (\bit_num[13]~3_combout ) # ((\enable_shifter~q  & ((\enable_shifter~0_combout ) # (\LessThan1~10_combout ))))

	.dataa(\bit_num[13]~3_combout ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\LessThan1~10_combout ),
	.cin(gnd),
	.combout(\bit_num[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num[13]~4 .lut_mask = 16'hEEEA;
defparam \bit_num[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N17
dffeas \bit_num[0] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[0] .is_wysiwyg = "true";
defparam \bit_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (bit_num[1] & (\Add1~1  & VCC)) # (!bit_num[1] & (!\Add1~1 ))
// \Add1~3  = CARRY((!bit_num[1] & !\Add1~1 ))

	.dataa(gnd),
	.datab(bit_num[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N10
cycloneive_lcell_comb \bit_num~2 (
// Equation(s):
// \bit_num~2_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & \Add1~2_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\bit_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~2 .lut_mask = 16'h8000;
defparam \bit_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y16_N3
dffeas \bit_num[1] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bit_num~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[1] .is_wysiwyg = "true";
defparam \bit_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (bit_num[2] & ((GND) # (!\Add1~3 ))) # (!bit_num[2] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((bit_num[2]) # (!\Add1~3 ))

	.dataa(bit_num[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h5AAF;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N0
cycloneive_lcell_comb \bit_num~5 (
// Equation(s):
// \bit_num~5_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & \Add1~4_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\bit_num~5_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~5 .lut_mask = 16'h8000;
defparam \bit_num~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N1
dffeas \bit_num[2] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[2] .is_wysiwyg = "true";
defparam \bit_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (bit_num[3] & (\Add1~5  & VCC)) # (!bit_num[3] & (!\Add1~5 ))
// \Add1~7  = CARRY((!bit_num[3] & !\Add1~5 ))

	.dataa(gnd),
	.datab(bit_num[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC303;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N22
cycloneive_lcell_comb \bit_num~6 (
// Equation(s):
// \bit_num~6_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & \Add1~6_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\bit_num~6_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~6 .lut_mask = 16'h8000;
defparam \bit_num~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N23
dffeas \bit_num[3] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[3] .is_wysiwyg = "true";
defparam \bit_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (bit_num[4] & ((GND) # (!\Add1~7 ))) # (!bit_num[4] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((bit_num[4]) # (!\Add1~7 ))

	.dataa(bit_num[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5AAF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N12
cycloneive_lcell_comb \bit_num~8 (
// Equation(s):
// \bit_num~8_combout  = (\enable_shifter~0_combout  & (\enable_shifter~q  & (\Add1~8_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~8_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~8_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~8 .lut_mask = 16'h8000;
defparam \bit_num~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N13
dffeas \bit_num[4] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[4] .is_wysiwyg = "true";
defparam \bit_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (bit_num[5] & (\Add1~9  & VCC)) # (!bit_num[5] & (!\Add1~9 ))
// \Add1~11  = CARRY((!bit_num[5] & !\Add1~9 ))

	.dataa(bit_num[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hA505;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N2
cycloneive_lcell_comb \bit_num~9 (
// Equation(s):
// \bit_num~9_combout  = (\enable_shifter~0_combout  & (\enable_shifter~q  & (\Add1~10_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~10_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~9_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~9 .lut_mask = 16'h8000;
defparam \bit_num~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N3
dffeas \bit_num[5] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[5] .is_wysiwyg = "true";
defparam \bit_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (bit_num[6] & ((GND) # (!\Add1~11 ))) # (!bit_num[6] & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((bit_num[6]) # (!\Add1~11 ))

	.dataa(gnd),
	.datab(bit_num[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N24
cycloneive_lcell_comb \bit_num~10 (
// Equation(s):
// \bit_num~10_combout  = (\enable_shifter~0_combout  & (\enable_shifter~q  & (\Add1~12_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~12_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~10_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~10 .lut_mask = 16'h8000;
defparam \bit_num~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N25
dffeas \bit_num[6] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[6] .is_wysiwyg = "true";
defparam \bit_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (bit_num[7] & (\Add1~13  & VCC)) # (!bit_num[7] & (!\Add1~13 ))
// \Add1~15  = CARRY((!bit_num[7] & !\Add1~13 ))

	.dataa(bit_num[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA505;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N26
cycloneive_lcell_comb \bit_num~11 (
// Equation(s):
// \bit_num~11_combout  = (\enable_shifter~0_combout  & (\enable_shifter~q  & (\Add1~14_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~14_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~11_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~11 .lut_mask = 16'h8000;
defparam \bit_num~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N27
dffeas \bit_num[7] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[7] .is_wysiwyg = "true";
defparam \bit_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (bit_num[8] & (\Add1~15  $ (GND))) # (!bit_num[8] & ((GND) # (!\Add1~15 )))
// \Add1~17  = CARRY((!\Add1~15 ) # (!bit_num[8]))

	.dataa(gnd),
	.datab(bit_num[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC33F;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N6
cycloneive_lcell_comb \bit_num~14 (
// Equation(s):
// \bit_num~14_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & !\Add1~16_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\bit_num~14_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~14 .lut_mask = 16'h0080;
defparam \bit_num~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N7
dffeas \bit_num[8] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[8] .is_wysiwyg = "true";
defparam \bit_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (bit_num[9] & (!\Add1~17 )) # (!bit_num[9] & (\Add1~17  & VCC))
// \Add1~19  = CARRY((bit_num[9] & !\Add1~17 ))

	.dataa(gnd),
	.datab(bit_num[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C0C;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N4
cycloneive_lcell_comb \bit_num~15 (
// Equation(s):
// \bit_num~15_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & !\Add1~18_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\bit_num~15_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~15 .lut_mask = 16'h0080;
defparam \bit_num~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N5
dffeas \bit_num[9] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[9] .is_wysiwyg = "true";
defparam \bit_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (bit_num[10] & ((GND) # (!\Add1~19 ))) # (!bit_num[10] & (\Add1~19  $ (GND)))
// \Add1~21  = CARRY((bit_num[10]) # (!\Add1~19 ))

	.dataa(gnd),
	.datab(bit_num[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h3CCF;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N18
cycloneive_lcell_comb \bit_num~12 (
// Equation(s):
// \bit_num~12_combout  = (\enable_shifter~0_combout  & (\enable_shifter~q  & (\Add1~20_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~0_combout ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~20_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~12_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~12 .lut_mask = 16'h8000;
defparam \bit_num~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N19
dffeas \bit_num[10] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[10] .is_wysiwyg = "true";
defparam \bit_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (bit_num[11] & (\Add1~21  & VCC)) # (!bit_num[11] & (!\Add1~21 ))
// \Add1~23  = CARRY((!bit_num[11] & !\Add1~21 ))

	.dataa(gnd),
	.datab(bit_num[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hC303;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N28
cycloneive_lcell_comb \bit_num~13 (
// Equation(s):
// \bit_num~13_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & \Add1~22_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\bit_num~13_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~13 .lut_mask = 16'h8000;
defparam \bit_num~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N29
dffeas \bit_num[11] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[11] .is_wysiwyg = "true";
defparam \bit_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (bit_num[12] & ((GND) # (!\Add1~23 ))) # (!bit_num[12] & (\Add1~23  $ (GND)))
// \Add1~25  = CARRY((bit_num[12]) # (!\Add1~23 ))

	.dataa(bit_num[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h5AAF;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N8
cycloneive_lcell_comb \bit_num~16 (
// Equation(s):
// \bit_num~16_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~24_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\bit_num~16_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~16 .lut_mask = 16'h8000;
defparam \bit_num~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N9
dffeas \bit_num[12] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[12] .is_wysiwyg = "true";
defparam \bit_num[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (bit_num[13] & (\Add1~25  & VCC)) # (!bit_num[13] & (!\Add1~25 ))
// \Add1~27  = CARRY((!bit_num[13] & !\Add1~25 ))

	.dataa(bit_num[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hA505;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N26
cycloneive_lcell_comb \bit_num~17 (
// Equation(s):
// \bit_num~17_combout  = (\enable_shifter~q  & (\enable_shifter~0_combout  & (\Add1~26_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~q ),
	.datab(\enable_shifter~0_combout ),
	.datac(\Add1~26_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~17_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~17 .lut_mask = 16'h8000;
defparam \bit_num~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N27
dffeas \bit_num[13] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[13] .is_wysiwyg = "true";
defparam \bit_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (bit_num[14] & ((GND) # (!\Add1~27 ))) # (!bit_num[14] & (\Add1~27  $ (GND)))
// \Add1~29  = CARRY((bit_num[14]) # (!\Add1~27 ))

	.dataa(gnd),
	.datab(bit_num[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h3CCF;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N24
cycloneive_lcell_comb \bit_num~18 (
// Equation(s):
// \bit_num~18_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~28_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\bit_num~18_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~18 .lut_mask = 16'h8000;
defparam \bit_num~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N25
dffeas \bit_num[14] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[14] .is_wysiwyg = "true";
defparam \bit_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (bit_num[15] & (\Add1~29  & VCC)) # (!bit_num[15] & (!\Add1~29 ))
// \Add1~31  = CARRY((!bit_num[15] & !\Add1~29 ))

	.dataa(gnd),
	.datab(bit_num[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hC303;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N14
cycloneive_lcell_comb \bit_num~19 (
// Equation(s):
// \bit_num~19_combout  = (\enable_shifter~q  & (\enable_shifter~0_combout  & (\Add1~30_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~q ),
	.datab(\enable_shifter~0_combout ),
	.datac(\Add1~30_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~19_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~19 .lut_mask = 16'h8000;
defparam \bit_num~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N15
dffeas \bit_num[15] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[15] .is_wysiwyg = "true";
defparam \bit_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N0
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (bit_num[16] & ((GND) # (!\Add1~31 ))) # (!bit_num[16] & (\Add1~31  $ (GND)))
// \Add1~33  = CARRY((bit_num[16]) # (!\Add1~31 ))

	.dataa(gnd),
	.datab(bit_num[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h3CCF;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N8
cycloneive_lcell_comb \bit_num~20 (
// Equation(s):
// \bit_num~20_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\Add1~32_combout  & \enable_shifter~0_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~32_combout ),
	.datad(\enable_shifter~0_combout ),
	.cin(gnd),
	.combout(\bit_num~20_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~20 .lut_mask = 16'h8000;
defparam \bit_num~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N9
dffeas \bit_num[16] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[16]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[16] .is_wysiwyg = "true";
defparam \bit_num[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N2
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (bit_num[17] & (\Add1~33  & VCC)) # (!bit_num[17] & (!\Add1~33 ))
// \Add1~35  = CARRY((!bit_num[17] & !\Add1~33 ))

	.dataa(gnd),
	.datab(bit_num[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'hC303;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N14
cycloneive_lcell_comb \bit_num~21 (
// Equation(s):
// \bit_num~21_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\Add1~34_combout  & \enable_shifter~0_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~34_combout ),
	.datad(\enable_shifter~0_combout ),
	.cin(gnd),
	.combout(\bit_num~21_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~21 .lut_mask = 16'h8000;
defparam \bit_num~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N15
dffeas \bit_num[17] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[17]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[17] .is_wysiwyg = "true";
defparam \bit_num[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N4
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (bit_num[18] & ((GND) # (!\Add1~35 ))) # (!bit_num[18] & (\Add1~35  $ (GND)))
// \Add1~37  = CARRY((bit_num[18]) # (!\Add1~35 ))

	.dataa(bit_num[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h5AAF;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N28
cycloneive_lcell_comb \bit_num~22 (
// Equation(s):
// \bit_num~22_combout  = (\nReset~input_o  & (\enable_shifter~0_combout  & (\enable_shifter~q  & \Add1~36_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~0_combout ),
	.datac(\enable_shifter~q ),
	.datad(\Add1~36_combout ),
	.cin(gnd),
	.combout(\bit_num~22_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~22 .lut_mask = 16'h8000;
defparam \bit_num~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N29
dffeas \bit_num[18] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[18]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[18] .is_wysiwyg = "true";
defparam \bit_num[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N6
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (bit_num[19] & (\Add1~37  & VCC)) # (!bit_num[19] & (!\Add1~37 ))
// \Add1~39  = CARRY((!bit_num[19] & !\Add1~37 ))

	.dataa(gnd),
	.datab(bit_num[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'hC303;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N26
cycloneive_lcell_comb \bit_num~23 (
// Equation(s):
// \bit_num~23_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & \Add1~38_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~38_combout ),
	.cin(gnd),
	.combout(\bit_num~23_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~23 .lut_mask = 16'h8000;
defparam \bit_num~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N27
dffeas \bit_num[19] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[19]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[19] .is_wysiwyg = "true";
defparam \bit_num[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N8
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (bit_num[20] & ((GND) # (!\Add1~39 ))) # (!bit_num[20] & (\Add1~39  $ (GND)))
// \Add1~41  = CARRY((bit_num[20]) # (!\Add1~39 ))

	.dataa(bit_num[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h5AAF;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N18
cycloneive_lcell_comb \bit_num~24 (
// Equation(s):
// \bit_num~24_combout  = (\nReset~input_o  & (\enable_shifter~0_combout  & (\enable_shifter~q  & \Add1~40_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~0_combout ),
	.datac(\enable_shifter~q ),
	.datad(\Add1~40_combout ),
	.cin(gnd),
	.combout(\bit_num~24_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~24 .lut_mask = 16'h8000;
defparam \bit_num~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N19
dffeas \bit_num[20] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[20]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[20] .is_wysiwyg = "true";
defparam \bit_num[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N10
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (bit_num[21] & (\Add1~41  & VCC)) # (!bit_num[21] & (!\Add1~41 ))
// \Add1~43  = CARRY((!bit_num[21] & !\Add1~41 ))

	.dataa(bit_num[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'hA505;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N12
cycloneive_lcell_comb \bit_num~25 (
// Equation(s):
// \bit_num~25_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\Add1~42_combout  & \enable_shifter~0_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\Add1~42_combout ),
	.datad(\enable_shifter~0_combout ),
	.cin(gnd),
	.combout(\bit_num~25_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~25 .lut_mask = 16'h8000;
defparam \bit_num~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N13
dffeas \bit_num[21] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[21]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[21] .is_wysiwyg = "true";
defparam \bit_num[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N12
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (bit_num[22] & ((GND) # (!\Add1~43 ))) # (!bit_num[22] & (\Add1~43  $ (GND)))
// \Add1~45  = CARRY((bit_num[22]) # (!\Add1~43 ))

	.dataa(gnd),
	.datab(bit_num[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h3CCF;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N30
cycloneive_lcell_comb \bit_num~26 (
// Equation(s):
// \bit_num~26_combout  = (\nReset~input_o  & (\enable_shifter~q  & (\enable_shifter~0_combout  & \Add1~44_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~q ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~44_combout ),
	.cin(gnd),
	.combout(\bit_num~26_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~26 .lut_mask = 16'h8000;
defparam \bit_num~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N31
dffeas \bit_num[22] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[22]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[22] .is_wysiwyg = "true";
defparam \bit_num[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N14
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (bit_num[23] & (\Add1~45  & VCC)) # (!bit_num[23] & (!\Add1~45 ))
// \Add1~47  = CARRY((!bit_num[23] & !\Add1~45 ))

	.dataa(gnd),
	.datab(bit_num[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'hC303;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N20
cycloneive_lcell_comb \bit_num~27 (
// Equation(s):
// \bit_num~27_combout  = (\nReset~input_o  & (\enable_shifter~0_combout  & (\enable_shifter~q  & \Add1~46_combout )))

	.dataa(\nReset~input_o ),
	.datab(\enable_shifter~0_combout ),
	.datac(\enable_shifter~q ),
	.datad(\Add1~46_combout ),
	.cin(gnd),
	.combout(\bit_num~27_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~27 .lut_mask = 16'h8000;
defparam \bit_num~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N21
dffeas \bit_num[23] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[23]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[23] .is_wysiwyg = "true";
defparam \bit_num[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N22
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (bit_num[22]) # (bit_num[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(bit_num[22]),
	.datad(bit_num[23]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'hFFF0;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N16
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (bit_num[19]) # ((bit_num[16]) # ((bit_num[17]) # (bit_num[18])))

	.dataa(bit_num[19]),
	.datab(bit_num[16]),
	.datac(bit_num[17]),
	.datad(bit_num[18]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'hFFFE;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N24
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (bit_num[21]) # ((bit_num[20]) # ((\LessThan0~6_combout ) # (\LessThan0~5_combout )))

	.dataa(bit_num[21]),
	.datab(bit_num[20]),
	.datac(\LessThan0~6_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'hFFFE;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N24
cycloneive_lcell_comb \bit_num~34 (
// Equation(s):
// \bit_num~34_combout  = (\nReset~input_o  & (\enable_shifter~q  & \enable_shifter~0_combout ))

	.dataa(gnd),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~q ),
	.datad(\enable_shifter~0_combout ),
	.cin(gnd),
	.combout(\bit_num~34_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~34 .lut_mask = 16'hC000;
defparam \bit_num~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N16
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (bit_num[24] & ((GND) # (!\Add1~47 ))) # (!bit_num[24] & (\Add1~47  $ (GND)))
// \Add1~49  = CARRY((bit_num[24]) # (!\Add1~47 ))

	.dataa(bit_num[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'h5AAF;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N10
cycloneive_lcell_comb \bit_num~28 (
// Equation(s):
// \bit_num~28_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~48_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~48_combout ),
	.cin(gnd),
	.combout(\bit_num~28_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~28 .lut_mask = 16'h8000;
defparam \bit_num~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N11
dffeas \bit_num[24] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[24]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[24] .is_wysiwyg = "true";
defparam \bit_num[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N18
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (bit_num[25] & (\Add1~49  & VCC)) # (!bit_num[25] & (!\Add1~49 ))
// \Add1~51  = CARRY((!bit_num[25] & !\Add1~49 ))

	.dataa(gnd),
	.datab(bit_num[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'hC303;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N20
cycloneive_lcell_comb \bit_num~29 (
// Equation(s):
// \bit_num~29_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~50_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~50_combout ),
	.cin(gnd),
	.combout(\bit_num~29_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~29 .lut_mask = 16'h8000;
defparam \bit_num~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N21
dffeas \bit_num[25] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[25]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[25] .is_wysiwyg = "true";
defparam \bit_num[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N20
cycloneive_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (bit_num[26] & ((GND) # (!\Add1~51 ))) # (!bit_num[26] & (\Add1~51  $ (GND)))
// \Add1~53  = CARRY((bit_num[26]) # (!\Add1~51 ))

	.dataa(gnd),
	.datab(bit_num[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'h3CCF;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N30
cycloneive_lcell_comb \bit_num~30 (
// Equation(s):
// \bit_num~30_combout  = (\enable_shifter~q  & (\enable_shifter~0_combout  & (\Add1~52_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~q ),
	.datab(\enable_shifter~0_combout ),
	.datac(\Add1~52_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~30_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~30 .lut_mask = 16'h8000;
defparam \bit_num~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N31
dffeas \bit_num[26] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[26]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[26] .is_wysiwyg = "true";
defparam \bit_num[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N22
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (bit_num[27] & (\Add1~53  & VCC)) # (!bit_num[27] & (!\Add1~53 ))
// \Add1~55  = CARRY((!bit_num[27] & !\Add1~53 ))

	.dataa(gnd),
	.datab(bit_num[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'hC303;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N4
cycloneive_lcell_comb \bit_num~31 (
// Equation(s):
// \bit_num~31_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~54_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~54_combout ),
	.cin(gnd),
	.combout(\bit_num~31_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~31 .lut_mask = 16'h8000;
defparam \bit_num~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N5
dffeas \bit_num[27] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[27]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[27] .is_wysiwyg = "true";
defparam \bit_num[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N24
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (bit_num[28] & ((GND) # (!\Add1~55 ))) # (!bit_num[28] & (\Add1~55  $ (GND)))
// \Add1~57  = CARRY((bit_num[28]) # (!\Add1~55 ))

	.dataa(gnd),
	.datab(bit_num[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'h3CCF;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N28
cycloneive_lcell_comb \bit_num~32 (
// Equation(s):
// \bit_num~32_combout  = (\enable_shifter~q  & (\enable_shifter~0_combout  & (\Add1~56_combout  & \nReset~input_o )))

	.dataa(\enable_shifter~q ),
	.datab(\enable_shifter~0_combout ),
	.datac(\Add1~56_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\bit_num~32_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~32 .lut_mask = 16'h8000;
defparam \bit_num~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N29
dffeas \bit_num[28] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[28]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[28] .is_wysiwyg = "true";
defparam \bit_num[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N26
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (bit_num[29] & (\Add1~57  & VCC)) # (!bit_num[29] & (!\Add1~57 ))
// \Add1~59  = CARRY((!bit_num[29] & !\Add1~57 ))

	.dataa(gnd),
	.datab(bit_num[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'hC303;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N22
cycloneive_lcell_comb \bit_num~33 (
// Equation(s):
// \bit_num~33_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~58_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~58_combout ),
	.cin(gnd),
	.combout(\bit_num~33_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~33 .lut_mask = 16'h8000;
defparam \bit_num~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N23
dffeas \bit_num[29] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[29]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[29] .is_wysiwyg = "true";
defparam \bit_num[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N28
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (bit_num[30] & ((GND) # (!\Add1~59 ))) # (!bit_num[30] & (\Add1~59  $ (GND)))
// \Add1~61  = CARRY((bit_num[30]) # (!\Add1~59 ))

	.dataa(bit_num[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'h5AAF;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N12
cycloneive_lcell_comb \bit_num~37 (
// Equation(s):
// \bit_num~37_combout  = (\enable_shifter~q  & (\nReset~input_o  & (\enable_shifter~0_combout  & \Add1~60_combout )))

	.dataa(\enable_shifter~q ),
	.datab(\nReset~input_o ),
	.datac(\enable_shifter~0_combout ),
	.datad(\Add1~60_combout ),
	.cin(gnd),
	.combout(\bit_num~37_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~37 .lut_mask = 16'h8000;
defparam \bit_num~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y15_N13
dffeas \bit_num[30] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[30]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[30] .is_wysiwyg = "true";
defparam \bit_num[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y15_N30
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = \Add1~61  $ (!bit_num[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(bit_num[31]),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'hF00F;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N20
cycloneive_lcell_comb \bit_num[31]~35 (
// Equation(s):
// \bit_num[31]~35_combout  = (\bit_num[13]~4_combout  & (\bit_num~34_combout  & ((\Add1~62_combout )))) # (!\bit_num[13]~4_combout  & (((bit_num[31]))))

	.dataa(\bit_num[13]~4_combout ),
	.datab(\bit_num~34_combout ),
	.datac(bit_num[31]),
	.datad(\Add1~62_combout ),
	.cin(gnd),
	.combout(\bit_num[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num[31]~35 .lut_mask = 16'hD850;
defparam \bit_num[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N21
dffeas \bit_num[31] (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\bit_num[31]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[31]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[31] .is_wysiwyg = "true";
defparam \bit_num[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N10
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (bit_num[3]) # ((bit_num[2]) # ((bit_num[1]) # (!bit_num[0])))

	.dataa(bit_num[3]),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(bit_num[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFEFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N20
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (bit_num[4]) # ((bit_num[6]) # ((bit_num[7]) # (bit_num[5])))

	.dataa(bit_num[4]),
	.datab(bit_num[6]),
	.datac(bit_num[7]),
	.datad(bit_num[5]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N14
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((bit_num[11]) # ((bit_num[10]) # (!bit_num[9]))) # (!bit_num[8])

	.dataa(bit_num[8]),
	.datab(bit_num[11]),
	.datac(bit_num[9]),
	.datad(bit_num[10]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFDF;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N0
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (bit_num[13]) # ((bit_num[15]) # ((bit_num[12]) # (bit_num[14])))

	.dataa(bit_num[13]),
	.datab(bit_num[15]),
	.datac(bit_num[12]),
	.datad(bit_num[14]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFFFE;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N8
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~0_combout ) # ((\LessThan0~1_combout ) # ((\LessThan0~2_combout ) # (\LessThan0~3_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hFFFE;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N2
cycloneive_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (bit_num[26]) # ((bit_num[25]) # ((bit_num[27]) # (bit_num[24])))

	.dataa(bit_num[26]),
	.datab(bit_num[25]),
	.datac(bit_num[27]),
	.datad(bit_num[24]),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'hFFFE;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y15_N18
cycloneive_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (bit_num[30]) # ((bit_num[28]) # ((bit_num[29]) # (\LessThan0~8_combout )))

	.dataa(bit_num[30]),
	.datab(bit_num[28]),
	.datac(bit_num[29]),
	.datad(\LessThan0~8_combout ),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'hFFFE;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N30
cycloneive_lcell_comb \enable_shifter~0 (
// Equation(s):
// \enable_shifter~0_combout  = (!bit_num[31] & ((\LessThan0~7_combout ) # ((\LessThan0~4_combout ) # (\LessThan0~9_combout ))))

	.dataa(\LessThan0~7_combout ),
	.datab(bit_num[31]),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~9_combout ),
	.cin(gnd),
	.combout(\enable_shifter~0_combout ),
	.cout());
// synopsys translate_off
defparam \enable_shifter~0 .lut_mask = 16'h3332;
defparam \enable_shifter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N4
cycloneive_lcell_comb \enable_shifter~1 (
// Equation(s):
// \enable_shifter~1_combout  = (\enable_shifter~q  & ((\enable_shifter~0_combout ) # ((\LessThan1~10_combout )))) # (!\enable_shifter~q  & (((\state.00000000000000000000000000000011~q ))))

	.dataa(\enable_shifter~0_combout ),
	.datab(\LessThan1~10_combout ),
	.datac(\enable_shifter~q ),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\enable_shifter~1_combout ),
	.cout());
// synopsys translate_off
defparam \enable_shifter~1 .lut_mask = 16'hEFE0;
defparam \enable_shifter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N5
dffeas enable_shifter(
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\enable_shifter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nReset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable_shifter~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable_shifter.is_wysiwyg = "true";
defparam enable_shifter.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N14
cycloneive_lcell_comb \Selector548~0 (
// Equation(s):
// \Selector548~0_combout  = (\state.00000000000000000000000000000011~q ) # ((\enable_shifter~q  & \state.00000000000000000000000000000100~q ))

	.dataa(gnd),
	.datab(\enable_shifter~q ),
	.datac(\state.00000000000000000000000000000100~q ),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\Selector548~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector548~0 .lut_mask = 16'hFFC0;
defparam \Selector548~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N15
dffeas \state.00000000000000000000000000000100 (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\Selector548~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000100 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N26
cycloneive_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = (\nReset~input_o  & ((\enable_shifter~q ) # (!\state.00000000000000000000000000000100~q )))

	.dataa(gnd),
	.datab(\state.00000000000000000000000000000100~q ),
	.datac(\enable_shifter~q ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\state~43_combout ),
	.cout());
// synopsys translate_off
defparam \state~43 .lut_mask = 16'hF300;
defparam \state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N27
dffeas \state.00000000000000000000000000000000 (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000000 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N12
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.00000000000000000000000000000100~q  & (((\LAT~reg0_q ) # (!\enable_shifter~q )))) # (!\state.00000000000000000000000000000100~q  & (\state.00000000000000000000000000000000~q  & (\LAT~reg0_q )))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(\state.00000000000000000000000000000100~q ),
	.datac(\LAT~reg0_q ),
	.datad(\enable_shifter~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hE0EC;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N13
dffeas \LAT~reg0 (
	.clk(\TESTCLK2~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LAT~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LAT~reg0 .is_wysiwyg = "true";
defparam \LAT~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK_10M~input (
	.i(CLK_10M),
	.ibar(gnd),
	.o(\CLK_10M~input_o ));
// synopsys translate_off
defparam \CLK_10M~input .bus_hold = "false";
defparam \CLK_10M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_10M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 30;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 30;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 60;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 60;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 5;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 10;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \ENC_ABS_HOME~input (
	.i(ENC_ABS_HOME),
	.ibar(gnd),
	.o(\ENC_ABS_HOME~input_o ));
// synopsys translate_off
defparam \ENC_ABS_HOME~input .bus_hold = "false";
defparam \ENC_ABS_HOME~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \ENC_360~input (
	.i(ENC_360),
	.ibar(gnd),
	.o(\ENC_360~input_o ));
// synopsys translate_off
defparam \ENC_360~input .bus_hold = "false";
defparam \ENC_360~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \VSYNC~input (
	.i(VSYNC),
	.ibar(gnd),
	.o(\VSYNC~input_o ));
// synopsys translate_off
defparam \VSYNC~input .bus_hold = "false";
defparam \VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \DE~input (
	.i(DE),
	.ibar(gnd),
	.o(\DE~input_o ));
// synopsys translate_off
defparam \DE~input .bus_hold = "false";
defparam \DE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ[8]~input (
	.i(SDRAM_DQ[8]),
	.ibar(gnd),
	.o(\SDRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[8]~input .bus_hold = "false";
defparam \SDRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[9]~input (
	.i(SDRAM_DQ[9]),
	.ibar(gnd),
	.o(\SDRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[9]~input .bus_hold = "false";
defparam \SDRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[10]~input (
	.i(SDRAM_DQ[10]),
	.ibar(gnd),
	.o(\SDRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[10]~input .bus_hold = "false";
defparam \SDRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \SDRAM_DQ[11]~input (
	.i(SDRAM_DQ[11]),
	.ibar(gnd),
	.o(\SDRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[11]~input .bus_hold = "false";
defparam \SDRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[12]~input (
	.i(SDRAM_DQ[12]),
	.ibar(gnd),
	.o(\SDRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[12]~input .bus_hold = "false";
defparam \SDRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[13]~input (
	.i(SDRAM_DQ[13]),
	.ibar(gnd),
	.o(\SDRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[13]~input .bus_hold = "false";
defparam \SDRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[14]~input (
	.i(SDRAM_DQ[14]),
	.ibar(gnd),
	.o(\SDRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[14]~input .bus_hold = "false";
defparam \SDRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[15]~input (
	.i(SDRAM_DQ[15]),
	.ibar(gnd),
	.o(\SDRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[15]~input .bus_hold = "false";
defparam \SDRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
