Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Thu Nov 25 21:19:01 2021
| Host              : Stevensayhello-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 194 register/latch pins with no clock driven by root clock pin: ddr4_test_inst/c0_ddr4_aresetn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[0]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[0]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[10]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[10]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[11]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[11]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[12]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[12]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[13]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[13]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[14]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[14]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[15]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[15]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[16]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[16]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[17]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[17]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[18]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[18]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[19]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[19]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[20]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[20]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[22]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[22]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[23]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[23]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[25]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[25]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[27]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[27]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[28]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[28]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[29]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[29]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[30]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[30]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[31]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[31]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[3]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[3]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[4]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[4]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[5]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[5]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[6]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[6]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[7]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[7]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[8]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[8]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[9]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_ADRS_reg[9]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[0]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[0]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[10]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[10]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[11]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[11]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[12]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[12]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[13]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[13]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[14]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[14]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[15]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[15]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[16]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[16]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[17]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[17]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[18]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[18]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[19]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[19]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[1]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[1]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[20]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[20]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[21]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[21]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[22]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[22]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[23]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[23]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[24]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[24]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[25]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[25]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[26]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[26]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[27]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[27]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[28]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[28]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[29]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[29]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[2]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[2]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[30]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[30]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[31]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[31]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[3]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[3]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[4]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[4]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[5]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[5]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[6]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[6]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[7]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[7]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[8]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[8]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[9]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_LEN_reg[9]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_START_reg/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/RD_START_reg/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[0]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[0]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[10]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[10]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[12]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[12]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[13]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[13]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[14]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[14]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[15]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[15]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[16]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[16]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[17]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[17]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[18]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[18]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[19]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[19]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[1]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[1]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[20]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[20]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[21]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[21]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[22]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[22]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[23]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[23]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[24]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[24]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[25]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[25]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[26]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[26]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[27]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[27]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[28]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[28]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[2]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[2]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[30]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[30]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[31]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[31]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[3]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[3]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[4]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[4]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[5]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[5]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[6]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[6]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[7]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[7]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[8]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[8]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[9]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_ADRS_reg[9]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[0]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[0]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[11]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[11]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[12]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[12]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[13]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[13]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[14]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[14]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[15]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[15]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[17]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[17]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[18]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[18]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[19]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[19]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[1]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[1]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[20]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[20]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[21]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[21]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[22]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[22]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[25]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[25]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[26]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[26]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[27]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[27]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[28]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[28]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[29]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[29]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[2]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[2]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[30]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[30]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[31]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[31]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[32]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[32]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[33]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[33]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[34]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[34]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[35]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[35]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[36]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[36]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[37]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[37]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[38]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[38]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[39]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[39]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[3]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[3]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[40]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[40]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[41]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[41]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[42]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[42]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[44]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[44]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[45]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[45]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[46]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[46]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[47]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[47]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[48]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[48]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[49]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[49]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[4]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[4]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[50]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[50]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[51]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[51]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[52]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[52]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[53]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[53]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[54]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[54]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[55]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[55]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[56]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[56]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[57]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[57]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[58]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[58]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[59]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[59]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[5]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[5]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[60]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[60]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[61]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[61]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[62]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[62]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[63]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[63]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[6]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[6]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[7]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[7]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[8]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[8]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[9]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[9]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[10]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[10]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[12]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[12]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[13]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[13]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[14]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[14]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[15]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[15]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[16]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[16]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[17]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[17]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[18]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[18]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[19]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[19]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[1]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[1]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[20]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[20]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[21]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[21]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[22]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[22]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[24]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[24]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[25]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[25]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[26]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[26]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[27]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[27]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[28]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[28]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[29]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[29]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[2]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[2]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[30]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[30]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[31]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[31]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[3]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[3]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[4]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[4]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[5]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[5]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[7]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[7]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[8]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[8]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[9]/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_LEN_reg[9]/F2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_START_reg/F1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr4_test_inst/nolabel_line268/WR_START_reg/F2/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                58123        0.004        0.000                      0                57421        0.022        0.000                       0                 29634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}          5.000           200.000         
  mmcm_clkout0                                                                              {0.000 1.667}          3.333           300.000         
    pll_clk[0]                                                                              {0.000 0.208}          0.417           2400.000        
      pll_clk[0]_DIV                                                                        {0.000 1.667}          3.333           300.000         
    pll_clk[1]                                                                              {0.000 0.208}          0.417           2400.000        
      pll_clk[1]_DIV                                                                        {0.000 1.667}          3.333           300.000         
    pll_clk[2]                                                                              {0.000 0.208}          0.417           2400.000        
      pll_clk[2]_DIV                                                                        {0.000 1.667}          3.333           300.000         
  mmcm_clkout5                                                                              {0.000 6.667}          13.333          75.000          
  mmcm_clkout6                                                                              {0.000 3.333}          6.667           150.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.068        0.000                      0                  983        0.035        0.000                      0                  983       15.832        0.000                       0                   503  
sys_clk_p                                                                                         1.547        0.000                      0                 1912        0.030        0.000                      0                 1912        0.750        0.000                       0                  1132  
  mmcm_clkout0                                                                                    0.037        0.000                      0                36887        0.030        0.000                      0                36887        0.500        0.000                       0                 19496  
    pll_clk[0]                                                                                                                                                                                                                                0.022        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          0.173        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.022        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          0.173        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.022        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          0.173        0.000                       0                    40  
  mmcm_clkout5                                                                                    7.792        0.000                      0                10799        0.004        0.000                      0                10799        5.687        0.000                       0                  6641  
  mmcm_clkout6                                                                                    1.193        0.000                      0                 5615        0.033        0.000                      0                 5131        0.629        0.000                       0                  1732  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.569        0.000                      0                    8                                                                        
mmcm_clkout5                                                                                mmcm_clkout0                                                                                      2.214        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                mmcm_clkout0                                                                                      1.472        0.000                      0                  129                                                                        
mmcm_clkout0                                                                                pll_clk[0]_DIV                                                                                    0.319        0.000                      0                  352        0.393        0.000                      0                  352  
mmcm_clkout0                                                                                pll_clk[1]_DIV                                                                                    1.027        0.000                      0                  216        0.440        0.000                      0                  216  
mmcm_clkout0                                                                                pll_clk[2]_DIV                                                                                    0.560        0.000                      0                  352        0.378        0.000                      0                  352  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm_clkout5                                                                                     32.261        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                mmcm_clkout5                                                                                     11.384        0.000                      0                   10                                                                        
mmcm_clkout0                                                                                mmcm_clkout6                                                                                      1.921        0.000                      0                   36        0.043        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.072        0.000                      0                  100        0.140        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout0                                                                                mmcm_clkout0                                                                                      0.520        0.000                      0                  580        0.214        0.000                      0                  580  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     11.831        0.000                      0                  108        0.150        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.906ns (32.037%)  route 1.922ns (67.963%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 35.531 - 33.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.198     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           1.267     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X50Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.132     4.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.353     4.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.310     5.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X49Y100        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     5.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.052    35.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.407    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X49Y100        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    35.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 30.068    

Slack (MET) :             30.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.903ns (31.965%)  route 1.922ns (68.035%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 35.531 - 33.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.198     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           1.267     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X50Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.132     4.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.353     4.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.308     5.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X49Y100        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.029     5.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.052    35.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.407    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X49Y100        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    35.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 30.071    

Slack (MET) :             30.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.851ns (30.156%)  route 1.971ns (69.844%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 35.532 - 33.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.002ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.198     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           1.267     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X50Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.132     4.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.353     4.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.351     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X49Y101        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     5.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.053    35.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.407    35.939    
                         clock uncertainty           -0.035    35.904    
    SLICE_X49Y101        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    35.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.967    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                 30.079    

Slack (MET) :             30.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.833ns (29.793%)  route 1.963ns (70.207%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 35.532 - 33.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.002ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.198     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           1.267     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X50Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.132     4.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.353     4.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.351     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X49Y101        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     5.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.027     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.053    35.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.407    35.939    
                         clock uncertainty           -0.035    35.904    
    SLICE_X49Y101        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    35.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 30.101    

Slack (MET) :             30.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.850ns (30.808%)  route 1.909ns (69.192%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 35.531 - 33.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.198     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           1.267     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X50Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.132     4.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.353     4.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.298     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X49Y100        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.026     5.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.052    35.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.407    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X49Y100        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    35.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.961    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 30.136    

Slack (MET) :             30.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.849ns (30.828%)  route 1.905ns (69.172%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 35.531 - 33.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.198     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           1.267     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X50Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.132     4.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.353     4.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.297     5.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X49Y100        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.023     5.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.052    35.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.407    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X49Y100        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    35.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                 30.142    

Slack (MET) :             30.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.835ns (30.364%)  route 1.915ns (69.636%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 35.548 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.002ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.002ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.186     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/Q
                         net (fo=3, routed)           1.320     4.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]
    SLICE_X50Y96         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     4.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.352     4.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.442     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     5.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.126     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     5.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.027     5.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.069    35.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.407    35.955    
                         clock uncertainty           -0.035    35.920    
    SLICE_X50Y99         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.979    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 30.175    

Slack (MET) :             30.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.848ns (31.384%)  route 1.854ns (68.616%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 35.548 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.002ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.002ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.186     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/Q
                         net (fo=3, routed)           1.320     4.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]
    SLICE_X50Y96         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     4.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.352     4.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.437     5.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.176     5.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.067     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.132     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.030     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.069    35.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.407    35.955    
                         clock uncertainty           -0.035    35.920    
    SLICE_X50Y99         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.979    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 30.223    

Slack (MET) :             30.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.795ns (30.648%)  route 1.799ns (69.352%))
  Logic Levels:           4  (CARRY8=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 35.548 - 33.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.002ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.002ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.186     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/Q
                         net (fo=3, routed)           1.320     4.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]
    SLICE_X50Y96         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     4.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.352     4.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.318     5.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.135     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.136     5.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.026     5.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.069    35.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.407    35.955    
                         clock uncertainty           -0.035    35.920    
    SLICE_X50Y99         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    35.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.978    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                 30.330    

Slack (MET) :             30.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.563ns (22.174%)  route 1.976ns (77.826%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.666 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.002ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.077     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     3.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     4.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y103        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     4.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.201     5.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y102        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     5.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.460     5.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.187    35.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.411    36.077    
                         clock uncertainty           -0.035    36.042    
    SLICE_X35Y103        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.083    35.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.959    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 30.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.065ns (41.667%)  route 0.091ns (58.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.598ns (routing 0.002ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.598     1.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.075     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X35Y113        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     1.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1/O
                         net (fo=1, routed)           0.016     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg_0
    SLICE_X35Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.684     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_clk
    SLICE_X35Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/C
                         clock pessimism             -0.331     1.517    
    SLICE_X35Y113        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.604ns (routing 0.002ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.002ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.604     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X32Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.094     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X32Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.698     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.363     1.499    
    SLICE_X32Y114        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.065     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.604ns (routing 0.002ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.002ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.604     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X32Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.097     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X32Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.698     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.363     1.499    
    SLICE_X32Y114        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.604ns (routing 0.002ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.002ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.604     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X32Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.097     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X32Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.698     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.363     1.499    
    SLICE_X32Y114        RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.065     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.603ns (routing 0.002ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.002ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X32Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.128     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X31Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.699     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X31Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.331     1.532    
    SLICE_X31Y107        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      0.491ns (routing 0.002ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.002ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.491     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/Q
                         net (fo=2, routed)           0.096     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[4]
    SLICE_X49Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.575     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
                         clock pessimism             -0.352     1.387    
    SLICE_X49Y99         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.509ns (routing 0.002ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.601ns (routing 0.002ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.509     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X50Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/Q
                         net (fo=2, routed)           0.033     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[27]
    SLICE_X50Y101        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     1.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.012     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X50Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.601     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X50Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism             -0.397     1.368    
    SLICE_X50Y101        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      0.610ns (routing 0.002ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.002ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.610     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X30Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.036     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[3]
    SLICE_X30Y103        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.046     1.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.016     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X30Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.716     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism             -0.375     1.505    
    SLICE_X30Y103        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.505ns (routing 0.002ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.002ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.505     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/Q
                         net (fo=2, routed)           0.069     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[13]
    SLICE_X51Y100        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[12]_i_1/O
                         net (fo=1, routed)           0.015     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[12]
    SLICE_X51Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.600     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
                         clock pessimism             -0.363     1.401    
    SLICE_X51Y100        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      0.587ns (routing 0.002ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.002ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.587     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X34Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.032     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]
    SLICE_X34Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.014     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X34Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.676     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X34Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.395     1.445    
    SLICE_X34Y102        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.328ns (12.193%)  route 2.362ns (87.807%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 7.980 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.309ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          1.146     6.219    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.848     7.980    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.390    
                         clock uncertainty           -0.035     8.355    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     7.766    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.328ns (11.997%)  route 2.406ns (88.003%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 7.980 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.309ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          1.190     6.263    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.848     7.980    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.390    
                         clock uncertainty           -0.035     8.355    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.893    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.328ns (12.275%)  route 2.344ns (87.725%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 7.991 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.309ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          1.128     6.201    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y28         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.859     7.991    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y28         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.401    
                         clock uncertainty           -0.035     8.366    
    RAMB36_X4Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.904    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.328ns (13.432%)  route 2.114ns (86.568%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 7.968 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.309ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          0.898     5.971    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y29         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.836     7.968    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y29         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.378    
                         clock uncertainty           -0.035     8.343    
    RAMB36_X3Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     7.754    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.328ns (13.355%)  route 2.128ns (86.645%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 7.991 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.309ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          0.912     5.985    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y28         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.859     7.991    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y28         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.401    
                         clock uncertainty           -0.035     8.366    
    RAMB36_X4Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     7.777    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.328ns (13.805%)  route 2.048ns (86.195%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 7.995 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.309ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          0.832     5.905    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.863     7.995    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.405    
                         clock uncertainty           -0.035     8.370    
    RAMB36_X4Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     7.781    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.328ns (13.399%)  route 2.120ns (86.601%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 7.968 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.309ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          0.904     5.977    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y29         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.836     7.968    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y29         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.378    
                         clock uncertainty           -0.035     8.343    
    RAMB36_X3Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.881    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.328ns (13.822%)  route 2.045ns (86.178%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 7.995 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.309ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 f  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.278 r  fifo_test_inst/wr_en_inferred_i_1/O
                         net (fo=5, routed)           0.755     5.033    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X32Y149        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.073 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=41, routed)          0.829     5.902    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.863     7.995    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     8.405    
                         clock uncertainty           -0.035     8.370    
    RAMB36_X4Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.908    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 1.368ns (53.375%)  route 1.195ns (46.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 7.891 - 5.000 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 0.335ns, distribution 1.827ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.309ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.162     3.593    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.368     4.961 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                         net (fo=2, routed)           1.195     6.156    fifo_test_inst/ila_fifo/inst/ila_core_inst/probe2[39]
    SLICE_X23Y141        SRL16E                                       r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.759     7.891    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y141        SRL16E                                       r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
                         clock pessimism              0.403     8.294    
                         clock uncertainty           -0.035     8.259    
    SLICE_X23Y141        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.002     8.257    fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.358ns (16.399%)  route 1.825ns (83.601%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 7.976 - 5.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        2.098     3.529    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y149        FDSE                                         r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.645 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.461     4.106    fifo_test_inst/full
    SLICE_X31Y137        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.278 r  fifo_test_inst/rd_en_inferred_i_1/O
                         net (fo=5, routed)           0.354     4.632    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_en
    SLICE_X31Y145        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     4.702 r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           1.010     5.712    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X3Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.844     7.976    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y27         RAMB36E2                                     r  fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410     8.386    
                         clock uncertainty           -0.035     8.351    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     7.889    fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.142ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.865     1.514    fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X25Y138        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.562 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/Q
                         net (fo=3, routed)           0.108     1.670    fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[68]
    SLICE_X25Y137        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.051     1.967    fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X25Y137        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[34]/C
                         clock pessimism             -0.382     1.585    
    SLICE_X25Y137        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.641    fifo_test_inst/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.889ns (routing 0.127ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.142ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.889     1.538    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X29Y139        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.586 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][76]/Q
                         net (fo=1, routed)           0.136     1.722    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[20]
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.099     2.015    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     1.658    
    RAMB36_X3Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                      0.029     1.687    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.887ns (routing 0.127ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.142ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.887     1.536    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X29Y142        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.584 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][82]/Q
                         net (fo=1, routed)           0.140     1.724    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[25]
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.099     2.015    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     1.658    
    RAMB36_X3Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                      0.029     1.687    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.889ns (routing 0.127ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.142ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.889     1.538    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X29Y139        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.586 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][78]/Q
                         net (fo=1, routed)           0.140     1.726    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[22]
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.099     2.015    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     1.658    
    RAMB36_X3Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                      0.029     1.687    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][147]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      0.833ns (routing 0.127ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.833     1.482    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y147        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.531 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][147]/Q
                         net (fo=1, routed)           0.139     1.670    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X2Y29         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.029     1.945    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y29         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.601    
    RAMB36_X2Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                      0.029     1.630    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][149]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      0.832ns (routing 0.127ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.832     1.481    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y147        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.530 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][149]/Q
                         net (fo=1, routed)           0.141     1.671    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[23]
    RAMB36_X2Y29         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.029     1.945    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y29         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.601    
    RAMB36_X2Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                      0.029     1.630    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.888ns (routing 0.127ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.142ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.888     1.537    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X29Y140        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.585 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][55]/Q
                         net (fo=1, routed)           0.143     1.728    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[1]
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.099     2.015    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     1.658    
    RAMB36_X3Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                      0.029     1.687    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][108]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      0.839ns (routing 0.127ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.142ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.839     1.488    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y141        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.536 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][108]/Q
                         net (fo=1, routed)           0.143     1.679    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[16]
    RAMB36_X2Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.036     1.952    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.609    
    RAMB36_X2Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.638    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.889ns (routing 0.127ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.142ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.889     1.538    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X29Y140        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y140        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.586 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.143     1.729    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[3]
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.099     2.015    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y28         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     1.658    
    RAMB36_X3Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                      0.029     1.687    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      0.843ns (routing 0.127ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.142ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        0.843     1.492    fifo_test_inst/ila_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y138        FDRE                                         r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.541 r  fifo_test_inst/ila_fifo/inst/ila_core_inst/shifted_data_in_reg[8][32]/Q
                         net (fo=1, routed)           0.144     1.685    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[13]
    RAMB36_X2Y27         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1131, routed)        1.041     1.957    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y27         RAMB36E2                                     r  fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.614    
    RAMB36_X2Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                      0.029     1.643    fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X3Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X3Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X3Y29     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X3Y29     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X4Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X4Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X4Y28     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X4Y28     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB18_X3Y52     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X2Y27     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X2Y28     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y29     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X4Y28     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y28     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X2Y29     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X4Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X4Y28     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    MMCME3_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y29     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X4Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y28     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X2Y29     fifo_test_inst/ila_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X3Y29     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X4Y27     fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.340%)  route 2.419ns (80.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.478 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.309ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.413     5.850 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3]
                         net (fo=75, routed)          2.368     8.218    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in15_in
    SLICE_X5Y50          LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.167     8.385 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[476]_i_1/O
                         net (fo=1, routed)           0.051     8.436    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_37
    SLICE_X5Y50          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.690     8.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X5Y50          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[476]/C
                         clock pessimism             -0.010     8.468    
                         clock uncertainty           -0.055     8.413    
    SLICE_X5Y50          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     8.473    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[476]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.550ns (18.701%)  route 2.391ns (81.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.478 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.309ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.413     5.850 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3]
                         net (fo=75, routed)          2.368     8.218    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in15_in
    SLICE_X5Y50          LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     8.355 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[468]_i_1/O
                         net (fo=1, routed)           0.023     8.378    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_45
    SLICE_X5Y50          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.690     8.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X5Y50          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[468]/C
                         clock pessimism             -0.010     8.468    
                         clock uncertainty           -0.055     8.413    
    SLICE_X5Y50          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.472    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[468]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.514ns (17.561%)  route 2.413ns (82.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 8.477 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.309ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.413     5.850 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3]
                         net (fo=75, routed)          2.368     8.218    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in15_in
    SLICE_X5Y44          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.101     8.319 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[36]_i_1/O
                         net (fo=1, routed)           0.045     8.364    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_477
    SLICE_X5Y44          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.689     8.477    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X5Y44          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[36]/C
                         clock pessimism             -0.010     8.467    
                         clock uncertainty           -0.055     8.412    
    SLICE_X5Y44          FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     8.474    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[36]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.230ns (7.674%)  route 2.767ns (92.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 8.473 - 3.333 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.335ns, distribution 1.583ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.309ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.918     5.337    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_rep__6_0
    SLICE_X9Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.452 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=552, routed)         2.745     8.197    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X9Y34          LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     8.312 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_30__6/O
                         net (fo=1, routed)           0.022     8.334    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[0]
    SLICE_X9Y34          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.685     8.473    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[6][9]_0
    SLICE_X9Y34          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                         clock pessimism             -0.010     8.463    
                         clock uncertainty           -0.055     8.408    
    SLICE_X9Y34          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.467    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.514ns (17.767%)  route 2.379ns (82.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 8.477 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.309ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.413     5.850 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3]
                         net (fo=75, routed)          2.334     8.184    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in15_in
    SLICE_X5Y43          LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.101     8.285 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[428]_i_1/O
                         net (fo=1, routed)           0.045     8.330    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_85
    SLICE_X5Y43          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.689     8.477    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X5Y43          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]/C
                         clock pessimism             -0.010     8.467    
                         clock uncertainty           -0.055     8.412    
    SLICE_X5Y43          FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     8.474    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.487ns (16.904%)  route 2.394ns (83.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 8.477 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.309ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.413     5.850 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3]
                         net (fo=75, routed)          2.368     8.218    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in15_in
    SLICE_X5Y44          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     8.292 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[108]_i_1/O
                         net (fo=1, routed)           0.026     8.318    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_405
    SLICE_X5Y44          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.689     8.477    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X5Y44          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[108]/C
                         clock pessimism             -0.010     8.467    
                         clock uncertainty           -0.055     8.412    
    SLICE_X5Y44          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.470    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[108]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/clkphyout_en_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.117ns (4.149%)  route 2.703ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 8.465 - 3.333 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.335ns, distribution 1.580ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.309ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.915     5.334    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X8Y36          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     5.451 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1_reg/Q
                         net (fo=465, routed)         2.703     8.154    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/out
    SLICE_X4Y106         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/clkphyout_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.677     8.465    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    SLICE_X4Y106         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/clkphyout_en_reg/C
                         clock pessimism             -0.010     8.455    
                         clock uncertainty           -0.055     8.400    
    SLICE_X4Y106         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     8.317    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/clkphyout_en_reg
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.547ns (19.247%)  route 2.295ns (80.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 8.447 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.309ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      0.397     5.834 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[6]
                         net (fo=75, routed)          2.260     8.094    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in3_in
    SLICE_X2Y46          LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.150     8.244 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[25]_i_1/O
                         net (fo=1, routed)           0.035     8.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_488
    SLICE_X2Y46          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.659     8.447    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X2Y46          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[25]/C
                         clock pessimism             -0.010     8.437    
                         clock uncertainty           -0.055     8.382    
    SLICE_X2Y46          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.442    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[25]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.547ns (19.254%)  route 2.294ns (80.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 8.446 - 3.333 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.335ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.309ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       2.018     5.437    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X2Y36         RAMB18E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      0.397     5.834 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[6]
                         net (fo=75, routed)          2.257     8.091    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in3_in
    SLICE_X2Y45          LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.150     8.241 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[409]_i_1/O
                         net (fo=1, routed)           0.037     8.278    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_104
    SLICE_X2Y45          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.658     8.446    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X2Y45          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[409]/C
                         clock pessimism             -0.010     8.436    
                         clock uncertainty           -0.055     8.381    
    SLICE_X2Y45          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     8.442    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[409]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.185ns (6.329%)  route 2.738ns (93.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 8.432 - 3.333 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.335ns, distribution 1.583ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.918     5.337    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_rep__6_0
    SLICE_X9Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.452 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=552, routed)         2.709     8.161    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/out
    SLICE_X0Y23          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     8.231 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_27__14/O
                         net (fo=1, routed)           0.029     8.260    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_nxt[3]
    SLICE_X0Y23          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.644     8.432    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X0Y23          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                         clock pessimism             -0.010     8.422    
                         clock uncertainty           -0.055     8.367    
    SLICE_X0Y23          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.426    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][238]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.815ns (routing 0.127ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.142ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.815     2.609    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y62         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.657 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][238]/Q
                         net (fo=1, routed)           0.143     2.800    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[4]
    RAMB36_X2Y12         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.020     2.768    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y12         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.026     2.742    
    RAMB36_X2Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                      0.029     2.771    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.800ns (routing 0.127ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.142ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.800     2.594    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X18Y85         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.642 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.139     2.781    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINADIN[2]
    RAMB36_X2Y17         RAMB36E2                                     r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.001     2.749    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y17         RAMB36E2                                     r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.026     2.723    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     2.752    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][45]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.882ns (routing 0.127ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.142ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.882     2.676    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y51         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.724 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][45]/Q
                         net (fo=1, routed)           0.139     2.863    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[24]
    RAMB36_X4Y10         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.099     2.847    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y10         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.043     2.804    
    RAMB36_X4Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[24])
                                                      0.029     2.833    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][278]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.839ns (routing 0.127ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.142ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.839     2.633    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y65         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][278]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     2.681 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][278]/Q
                         net (fo=1, routed)           0.139     2.820    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[8]
    RAMB36_X3Y13         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.056     2.804    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y13         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.043     2.761    
    RAMB36_X3Y13         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     2.790    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.142ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.809     2.603    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X5Y53          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.652 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[12]/Q
                         net (fo=1, routed)           0.078     2.730    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg__0[2]
    SLICE_X4Y53          LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     2.745 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg[4]_i_1__0/O
                         net (fo=1, routed)           0.012     2.757    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]_1[2]
    SLICE_X4Y53          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.949     2.697    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X4Y53          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                         clock pessimism             -0.027     2.670    
    SLICE_X4Y53          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.726    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][268]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.142ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.822     2.616    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X20Y63         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][268]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.664 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][268]/Q
                         net (fo=1, routed)           0.138     2.802    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[31]
    RAMB36_X2Y12         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.020     2.768    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y12         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.026     2.742    
    RAMB36_X2Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                      0.029     2.771    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][156]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.840ns (routing 0.127ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.142ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.840     2.634    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y59         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.682 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][156]/Q
                         net (fo=1, routed)           0.143     2.825    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[27]
    RAMB36_X2Y11         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.043     2.791    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y11         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.026     2.765    
    RAMB36_X2Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     2.794    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/F2/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.094ns (37.008%)  route 0.160ns (62.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.142ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.822     2.616    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/C
    SLICE_X22Y40         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/F2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.665 r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/F2/Q
                         net (fo=1, routed)           0.034     2.699    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/D1
    SLICE_X22Y40         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045     2.744 r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[10]/L3/O
                         net (fo=9, routed)           0.126     2.870    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/probe3[10]
    SLICE_X23Y40         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.994     2.742    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y40         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism             -0.026     2.716    
    SLICE_X23Y40         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     2.839    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.821ns (routing 0.127ns, distribution 0.694ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.142ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.821     2.615    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X19Y37         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.663 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/Q
                         net (fo=3, routed)           0.094     2.757    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[56]
    SLICE_X19Y38         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.984     2.732    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X19Y38         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]/C
                         clock pessimism             -0.063     2.669    
    SLICE_X19Y38         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.725    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][264]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.142ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.823     2.617    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X20Y63         FDRE                                         r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.666 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][264]/Q
                         net (fo=1, routed)           0.137     2.803    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[27]
    RAMB36_X2Y12         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.020     2.768    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y12         RAMB36E2                                     r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.026     2.742    
    RAMB36_X2Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     2.771    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X2Y8     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X4Y13    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X4Y12    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X2Y12    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X2Y9     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X1Y21    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X3Y13    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X3Y8     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X3Y11    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.333       1.624      RAMB36_X2Y7     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y5  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y5  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X2Y8     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X4Y12    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X2Y9     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X1Y21    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y5  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN     n/a            1.167         1.667       0.500      PLLE3_ADV_X0Y5  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X2Y8     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X1Y14    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X4Y9     ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         1.667       0.813      RAMB36_X3Y19    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y0  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y2  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y5  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y6  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y7  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y1         ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.106      0.906      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.106      0.906      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.116      0.916      BITSLICE_CONTROL_X0Y5  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.117      0.917      BITSLICE_CONTROL_X0Y2  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.120      0.920      BITSLICE_CONTROL_X0Y6  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.121      0.921      BITSLICE_CONTROL_X0Y1  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.122      0.922      BITSLICE_CONTROL_X0Y7  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.123      0.923      BITSLICE_CONTROL_X0Y0  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.247      1.047      BITSLICE_CONTROL_X0Y3  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.248      1.048      BITSLICE_CONTROL_X0Y4  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y0   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y2   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y3   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y4   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y5   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y6   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y8   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y9   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y2   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y5   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y9   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y9   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y15  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y3   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y4   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y5   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y17  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y29  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y30  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.022      BITSLICE_CONTROL_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.022      BITSLICE_CONTROL_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.022      BITSLICE_CONTROL_X0Y12  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.022      BITSLICE_CONTROL_X0Y13  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.022      BITSLICE_CONTROL_X0Y14  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.022      BITSLICE_CONTROL_X0Y15  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.417       0.043      PLLE3_ADV_X0Y3          ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y67   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y68   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y70   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y71   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y72   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y74   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y78   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y80   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y81   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y82   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y67   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y71   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y80   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y82   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y84   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y86   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y86   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y92   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y93   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y95   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y67   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y72   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y74   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y80   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y85   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y93   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y100  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y67   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y68   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y68   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y17  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.022      BITSLICE_CONTROL_X0Y19  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y5          ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.100      0.900      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.100      0.900      BITSLICE_CONTROL_X0Y19  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.110      0.910      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.111      0.911      BITSLICE_CONTROL_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.114      0.914      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.115      0.915      BITSLICE_CONTROL_X0Y17  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.116      0.916      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.117      0.917      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.243      1.043      BITSLICE_CONTROL_X0Y19  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.244      1.044      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y130  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y132  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y133  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y134  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y135  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y136  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y138  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y139  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y140  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.333       0.173      BITSLICE_RX_TX_X0Y141  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y133  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y134  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y135  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y135  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y139  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y140  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y140  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y141  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y141  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y146  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y132  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y139  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y145  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y152  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y106  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y113  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y119  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y126  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y130  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.667       0.245      BITSLICE_RX_TX_X0Y130  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack        7.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.763ns (14.478%)  route 4.507ns (85.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 18.586 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.309ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.580    10.755    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.798    18.586    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.075    18.660    
                         clock uncertainty           -0.066    18.594    
    SLICE_X24Y98         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    18.547    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.763ns (14.478%)  route 4.507ns (85.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 18.586 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.309ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.580    10.755    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.798    18.586    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1/C
                         clock pessimism              0.075    18.660    
                         clock uncertainty           -0.066    18.594    
    SLICE_X24Y98         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047    18.547    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.763ns (14.486%)  route 4.504ns (85.514%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 18.587 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.577    10.752    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.799    18.587    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep/C
                         clock pessimism              0.075    18.661    
                         clock uncertainty           -0.066    18.595    
    SLICE_X24Y98         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    18.548    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.763ns (14.486%)  route 4.504ns (85.514%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 18.587 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.577    10.752    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.799    18.587    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__0/C
                         clock pessimism              0.075    18.661    
                         clock uncertainty           -0.066    18.595    
    SLICE_X24Y98         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    18.548    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.763ns (14.486%)  route 4.504ns (85.514%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 18.587 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.577    10.752    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.799    18.587    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.075    18.661    
                         clock uncertainty           -0.066    18.595    
    SLICE_X24Y98         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    18.548    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.763ns (14.486%)  route 4.504ns (85.514%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 18.587 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.577    10.752    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.799    18.587    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X24Y98         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__0/C
                         clock pessimism              0.075    18.661    
                         clock uncertainty           -0.066    18.595    
    SLICE_X24Y98         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    18.548    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.763ns (15.199%)  route 4.257ns (84.801%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 18.595 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.309ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.330    10.505    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X25Y99         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.807    18.595    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X25Y99         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep/C
                         clock pessimism              0.075    18.669    
                         clock uncertainty           -0.066    18.603    
    SLICE_X25Y99         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    18.556    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.308ns (6.680%)  route 4.303ns (93.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 18.602 - 13.333 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.309ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.951     5.370    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X23Y86         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.487 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.222     5.709    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X23Y86         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     5.900 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=64, routed)          4.081     9.981    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/trace_read_en
    RAMB36_X3Y3          RAMB36E2                                     r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.814    18.602    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/out[0]
    RAMB36_X3Y3          RAMB36E2                                     r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    18.592    
                         clock uncertainty           -0.066    18.526    
    RAMB36_X3Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.416    18.110    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.763ns (15.521%)  route 4.153ns (84.479%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 18.593 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.309ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.226    10.401    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X25Y93         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.805    18.593    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X25Y93         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_rep__1/C
                         clock pessimism              0.075    18.667    
                         clock uncertainty           -0.066    18.601    
    SLICE_X25Y93         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    18.554    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_rep__1
  -------------------------------------------------------------------
                         required time                         18.554    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.763ns (15.521%)  route 4.153ns (84.479%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 18.593 - 13.333 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.309ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.066     5.485    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y112        FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.599 f  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=202, routed)         2.009     7.608    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X25Y91         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     7.783 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.154     7.937    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X26Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     8.070 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.396     8.466    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X27Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.670 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=5, routed)           0.368     9.038    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X24Y86         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     9.175 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=40, routed)          1.226    10.401    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X25Y93         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.805    18.593    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X25Y93         FDRE                                         r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.075    18.667    
                         clock uncertainty           -0.066    18.601    
    SLICE_X25Y93         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    18.554    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.554    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.514ns
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.857ns (routing 0.309ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.335ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.857     5.311    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X35Y60         SRLC32E                                      r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.566 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.566    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X35Y60         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.095     5.514    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X35Y60         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.195     5.318    
    SLICE_X35Y60         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.562    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.694ns (routing 0.309ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.335ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.694     5.148    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X5Y74          SRLC32E                                      r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.403 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.403    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X5Y74          SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.916     5.335    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X5Y74          SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.179     5.155    
    SLICE_X5Y74          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.399    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.399    
                         arrival time                           5.403    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.824ns (routing 0.309ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.335ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.824     5.278    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y48         SRLC32E                                      r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.533 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.533    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X29Y48         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.056     5.475    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X29Y48         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.189     5.285    
    SLICE_X29Y48         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.529    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.493ns
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.837ns (routing 0.309ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.335ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.837     5.291    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X30Y61         SRLC32E                                      r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.546 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.546    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X30Y61         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.074     5.493    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X30Y61         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.194     5.298    
    SLICE_X30Y61         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.542    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.542    
                         arrival time                           5.546    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.713ns (routing 0.309ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.335ns, distribution 1.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.713     5.167    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X17Y37         SRLC32E                                      r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.422 r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.422    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X17Y37         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.934     5.353    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X17Y37         SRL16E                                       r  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.178     5.174    
    SLICE_X17Y37         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.418    ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.422    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.503ns
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.842ns (routing 0.309ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.084ns (routing 0.335ns, distribution 1.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.842     5.296    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X32Y78         SRLC32E                                      r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.551 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.551    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X32Y78         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.084     5.503    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X32Y78         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.199     5.303    
    SLICE_X32Y78         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.547    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.547    
                         arrival time                           5.551    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.728ns (routing 0.309ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.335ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.728     5.182    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X17Y60         SRLC32E                                      r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.437 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.437    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X17Y60         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.953     5.372    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X17Y60         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.182     5.189    
    SLICE_X17Y60         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.433    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.433    
                         arrival time                           5.437    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.717ns (routing 0.309ns, distribution 1.408ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.335ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.717     5.171    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X20Y37         SRLC32E                                      r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.426 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.426    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X20Y37         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.938     5.357    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X20Y37         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.178     5.178    
    SLICE_X20Y37         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.422    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.422    
                         arrival time                           5.426    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.718ns (routing 0.309ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.335ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.718     5.172    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X20Y38         SRLC32E                                      r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.427 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.427    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X20Y38         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.939     5.358    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X20Y38         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.178     5.179    
    SLICE_X20Y38         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.423    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.423    
                         arrival time                           5.427    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.528ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.864ns (routing 0.309ns, distribution 1.555ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.335ns, distribution 1.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.864     5.318    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X36Y70         SRLC32E                                      r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.573 r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.573    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X36Y70         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.109     5.528    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X36Y70         SRL16E                                       r  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.202     5.325    
    SLICE_X36Y70         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.569    ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.569    
                         arrival time                           5.573    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X2Y8   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X4Y13  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X4Y12  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X2Y12  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X2Y9   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X1Y21  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X3Y13  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X3Y8   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X3Y11  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         13.333      11.372     RAMB36_X2Y7   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y23  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X3Y15  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X3Y16  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y2   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y5   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y10  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X1Y21  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X3Y8   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X4Y21  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X4Y16  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X4Y12  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y7   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X1Y15  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y20  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X3Y21  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X4Y21  ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y3   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X2Y11  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X3Y13  ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         6.667       5.687      RAMB36_X3Y8   ddr4_test_inst/nolabel_line268/mem_new_test_scope/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.057ns (22.889%)  route 3.561ns (77.111%))
  Logic Levels:           5  (CARRY8=3 LUT5=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 11.792 - 6.667 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.335ns, distribution 1.568ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.309ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.903     5.322    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X2Y69          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.436 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=52, routed)          1.046     6.482    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X5Y77          LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     6.692 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     6.692    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_8
    SLICE_X5Y77          CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.337     7.029 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.123    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X5Y78          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.142 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     7.236    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X5Y79          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     7.422 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=18, routed)          0.935     8.357    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/LMB_ABus[1]
    SLICE_X7Y64          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     8.548 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=16, routed)          1.392     9.940    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.671    11.792    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.010    11.783    
                         clock uncertainty           -0.060    11.722    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589    11.133    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.988ns (19.099%)  route 4.185ns (80.901%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 11.774 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.640     9.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X1Y141         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178     9.337 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2/O
                         net (fo=1, routed)           1.030    10.367    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2_n_0
    SLICE_X1Y86          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132    10.499 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.030    10.529    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.653    11.774    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism              0.057    11.831    
                         clock uncertainty           -0.060    11.771    
    SLICE_X1Y86          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    11.830    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.884ns (17.095%)  route 4.287ns (82.905%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 11.776 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.309ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.618     9.137    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y141         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     9.269 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2/O
                         net (fo=1, routed)           1.158    10.427    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074    10.501 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1/O
                         net (fo=1, routed)           0.026    10.527    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.655    11.776    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/C
                         clock pessimism              0.057    11.833    
                         clock uncertainty           -0.060    11.773    
    SLICE_X1Y85          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    11.831    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.834ns (16.334%)  route 4.272ns (83.666%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 11.764 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.671     9.190    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y142         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     9.230 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/O
                         net (fo=1, routed)           1.089    10.319    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2_n_0
    SLICE_X0Y84          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    10.435 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/O
                         net (fo=1, routed)           0.027    10.462    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.643    11.764    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism              0.057    11.821    
                         clock uncertainty           -0.060    11.761    
    SLICE_X0Y84          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    11.821    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.880ns (17.374%)  route 4.185ns (82.626%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 11.769 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.694     9.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y140         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     9.345 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           0.979    10.324    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070    10.394 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.027    10.421    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.648    11.769    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism              0.057    11.826    
                         clock uncertainty           -0.060    11.766    
    SLICE_X0Y85          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    11.826    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.834ns (16.485%)  route 4.225ns (83.515%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 11.764 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.670     9.189    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y142         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     9.229 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/O
                         net (fo=1, routed)           1.044    10.273    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2_n_0
    SLICE_X0Y84          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    10.389 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.026    10.415    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.643    11.764    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism              0.057    11.821    
                         clock uncertainty           -0.060    11.761    
    SLICE_X0Y84          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    11.821    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.742ns (16.500%)  route 3.755ns (83.500%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 11.783 - 6.667 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.309ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     5.354    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X10Y76         FDSE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.471 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=66, routed)          0.800     6.271    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I4
    SLICE_X5Y76          LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.095     6.366 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     6.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_8
    SLICE_X5Y76          CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.337     6.703 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     6.797    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X5Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.098     6.895 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=27, routed)          0.945     7.840    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    SLICE_X13Y75         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     7.935 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=25, routed)          1.916     9.851    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y6          RAMB36E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.662    11.783    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.010    11.774    
                         clock uncertainty           -0.060    11.713    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.448    11.265    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.929ns (18.466%)  route 4.102ns (81.535%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 11.773 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.634     9.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X1Y141         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.074     9.227 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/O
                         net (fo=1, routed)           0.956    10.183    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2_n_0
    SLICE_X1Y86          LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177    10.360 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.027    10.387    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.652    11.773    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism              0.057    11.830    
                         clock uncertainty           -0.060    11.770    
    SLICE_X1Y86          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    11.830    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.992ns (19.733%)  route 4.035ns (80.267%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 11.776 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.309ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.642     9.161    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X1Y141         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     9.298 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2/O
                         net (fo=1, routed)           0.881    10.179    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    10.356 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.027    10.383    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.655    11.776    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism              0.057    11.833    
                         clock uncertainty           -0.060    11.773    
    SLICE_X1Y85          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    11.832    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 0.984ns (19.590%)  route 4.039ns (80.410%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 11.789 - 6.667 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.309ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.937     5.356    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y82          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.470 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=62, routed)          0.743     6.213    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X11Y84         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.367 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21/O
                         net (fo=2, routed)           0.303     6.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_21_n_0
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     6.863 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.235     7.098    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X13Y84         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     7.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.204     7.478    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.519 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.633     9.152    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y141         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     9.326 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2/O
                         net (fo=1, routed)           0.891    10.217    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2_n_0
    SLICE_X1Y84          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132    10.349 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/O
                         net (fo=1, routed)           0.030    10.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.668    11.789    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism              0.057    11.846    
                         clock uncertainty           -0.060    11.786    
    SLICE_X1Y84          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    11.845    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.845    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  1.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.781ns (routing 0.127ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.781     2.575    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
    SLICE_X7Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.624 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.072     2.696    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_riuclk[14]
    SLICE_X6Y86          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     2.711 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[14]_i_1/O
                         net (fo=1, routed)           0.016     2.727    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_mux[14]
    SLICE_X6Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.918     2.666    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[14]/C
                         clock pessimism             -0.027     2.639    
    SLICE_X6Y86          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.695    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.142ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.792     2.586    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X5Y78          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     2.634 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[21]/Q
                         net (fo=1, routed)           0.135     2.769    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_ub[21]
    SLICE_X8Y78          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.956     2.704    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X8Y78          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[19]/C
                         clock pessimism             -0.027     2.677    
    SLICE_X8Y78          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.733    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.142ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.792     2.586    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X5Y78          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.634 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[22]/Q
                         net (fo=1, routed)           0.137     2.771    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_ub[22]
    SLICE_X8Y78          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.956     2.704    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X8Y78          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[20]/C
                         clock pessimism             -0.027     2.677    
    SLICE_X8Y78          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.733    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.142ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.786     2.580    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X9Y87          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.628 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[29]/Q
                         net (fo=1, routed)           0.123     2.751    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_ub[29]
    SLICE_X10Y87         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.934     2.682    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X10Y87         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[29]/C
                         clock pessimism             -0.027     2.655    
    SLICE_X10Y87         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     2.711    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.142ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.792     2.586    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y81          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.634 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/Q
                         net (fo=1, routed)           0.034     2.668    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Hibernate
    SLICE_X8Y81          LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     2.713 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_i_1/O
                         net (fo=1, routed)           0.016     2.729    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0
    SLICE_X8Y81          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.953     2.701    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y81          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                         clock pessimism             -0.072     2.629    
    SLICE_X8Y81          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.685    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.771ns (routing 0.127ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.142ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.771     2.565    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
    SLICE_X6Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.614 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.068     2.682    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_riuclk[12]
    SLICE_X6Y85          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     2.697 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[12]_i_1/O
                         net (fo=1, routed)           0.016     2.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_mux[12]
    SLICE_X6Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.928     2.676    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X6Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[12]/C
                         clock pessimism             -0.064     2.612    
    SLICE_X6Y85          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.668    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_EN
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.206ns (25.718%)  route 0.595ns (74.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.706ns (routing 0.309ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.335ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.706     5.160    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y126         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     5.264 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[9]/Q
                         net (fo=1, routed)           0.335     5.599    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/phy2clb_fixdly_rdy_upp_riuclk_int_reg[9]_2[0]
    SLICE_X0Y138         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.102     5.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_lut1_clb2riu_wr_en/O
                         net (fo=2, routed)           0.260     5.961    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2riu_wr_en_lut
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_EN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.755     5.174    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.126     5.048    
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_EN)
                                                      0.868     5.916    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -5.916    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.783ns (routing 0.127ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.142ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.783     2.577    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X3Y68          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.626 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[18]/Q
                         net (fo=3, routed)           0.100     2.726    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[0]_0[13]
    SLICE_X3Y66          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.936     2.684    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X3Y66          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[18]/C
                         clock pessimism             -0.060     2.624    
    SLICE_X3Y66          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.679    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.142ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.767     2.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X1Y80          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.610 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/Q
                         net (fo=2, routed)           0.033     2.643    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow
    SLICE_X1Y80          LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     2.658 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/ex_hold_div_overflow_i_1/O
                         net (fo=1, routed)           0.012     2.670    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg_0
    SLICE_X1Y80          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.924     2.672    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X1Y80          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/C
                         clock pessimism             -0.105     2.566    
    SLICE_X1Y80          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.622    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.048ns (9.897%)  route 0.437ns (90.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.142ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.796     2.590    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y138         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.638 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[11]/Q
                         net (fo=1, routed)           0.437     3.075    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/Q[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.859     2.607    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.032     2.575    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_NIBBLE_SEL)
                                                      0.452     3.027    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y0   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y1   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y2   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y3   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y4   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.667       1.667      BITSLICE_CONTROL_X0Y5   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y3   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y4   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y11  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y12  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y17  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y0   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y2   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y20  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y2   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y5   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y14  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y19  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.333       1.083      BITSLICE_CONTROL_X0Y0   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.771       0.629      BITSLICE_CONTROL_X0Y23  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.770       0.630      BITSLICE_CONTROL_X0Y16  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.768       0.632      BITSLICE_CONTROL_X0Y22  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.768       0.632      BITSLICE_CONTROL_X0Y17  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.767       0.633      BITSLICE_CONTROL_X0Y7   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.766       0.634      BITSLICE_CONTROL_X0Y0   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.764       0.636      BITSLICE_CONTROL_X0Y1   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.764       0.636      BITSLICE_CONTROL_X0Y21  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.764       0.636      BITSLICE_CONTROL_X0Y6   ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.763       0.637      BITSLICE_CONTROL_X0Y18  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.569ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.825ns  (logic 0.114ns (13.818%)  route 0.711ns (86.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y101        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.711     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X32Y101        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    13.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 12.569    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.814ns  (logic 0.117ns (14.373%)  route 0.697ns (85.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y100        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.697     0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X31Y100        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    13.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.773ns  (logic 0.117ns (15.136%)  route 0.656ns (84.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y111        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.656     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X34Y112        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    13.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.717ns  (logic 0.114ns (15.900%)  route 0.603ns (84.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.603     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X31Y100        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    13.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 12.676    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.707ns  (logic 0.114ns (16.124%)  route 0.593ns (83.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X33Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.593     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y111        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    13.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.688ns  (logic 0.114ns (16.570%)  route 0.574ns (83.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y112        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.574     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y112        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    13.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 12.708    

Slack (MET) :             12.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.678ns  (logic 0.114ns (16.814%)  route 0.564ns (83.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y99         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.564     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y100        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    13.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                 12.718    

Slack (MET) :             12.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.616ns  (logic 0.114ns (18.506%)  route 0.502ns (81.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X33Y112        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.502     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X34Y112        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    13.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                 12.780    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.848ns  (logic 0.117ns (13.797%)  route 0.731ns (86.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103                                     0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
    SLICE_X22Y103        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.731     0.848    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[13]
    SLICE_X15Y106        FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y106        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.684ns  (logic 0.117ns (17.105%)  route 0.567ns (82.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103                                     0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
    SLICE_X22Y103        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/Q
                         net (fo=1, routed)           0.567     0.684    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[12]
    SLICE_X15Y106        FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y106        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.612ns  (logic 0.118ns (19.281%)  route 0.494ns (80.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y100                                     0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
    SLICE_X21Y100        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/Q
                         net (fo=1, routed)           0.494     0.612    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[7]
    SLICE_X22Y96         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X22Y96         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.605ns  (logic 0.118ns (19.504%)  route 0.487ns (80.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y95                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
    SLICE_X18Y95         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, routed)           0.487     0.605    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
    SLICE_X18Y95         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X18Y95         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.588ns  (logic 0.117ns (19.898%)  route 0.471ns (80.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X21Y93         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, routed)           0.471     0.588    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X22Y95         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X22Y95         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.451%)  route 0.459ns (79.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y92                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
    SLICE_X23Y92         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/Q
                         net (fo=1, routed)           0.459     0.577    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[5]
    SLICE_X23Y92         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X23Y92         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.575ns  (logic 0.118ns (20.522%)  route 0.457ns (79.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
    SLICE_X23Y93         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/Q
                         net (fo=1, routed)           0.457     0.575    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[4]
    SLICE_X23Y93         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X23Y93         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.553ns  (logic 0.118ns (21.338%)  route 0.435ns (78.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
    SLICE_X23Y94         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/Q
                         net (fo=1, routed)           0.435     0.553    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[1]
    SLICE_X23Y94         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X23Y94         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.550ns  (logic 0.114ns (20.727%)  route 0.436ns (79.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X21Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.436     0.550    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X22Y95         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X22Y95         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.543ns  (logic 0.118ns (21.731%)  route 0.425ns (78.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103                                     0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
    SLICE_X22Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/Q
                         net (fo=1, routed)           0.425     0.543    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[15]
    SLICE_X21Y99         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y99         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  2.520    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.589ns  (logic 0.117ns (7.363%)  route 1.472ns (92.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X7Y82          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=91, routed)          1.472     1.589    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X15Y89         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y89         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     3.061    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.559ns  (logic 0.118ns (7.569%)  route 1.441ns (92.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X5Y82          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=69, routed)          1.441     1.559    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X7Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y104         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.307ns  (logic 0.117ns (8.952%)  route 1.190ns (91.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
    SLICE_X7Y81          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=76, routed)          1.190     1.307    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[9]
    SLICE_X15Y89         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y89         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.296ns  (logic 0.114ns (8.796%)  route 1.182ns (91.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
    SLICE_X5Y80          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/Q
                         net (fo=43, routed)          1.182     1.296    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[10]
    SLICE_X15Y89         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y89         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.199ns  (logic 0.116ns (9.675%)  route 1.083ns (90.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
    SLICE_X5Y80          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=47, routed)          1.083     1.199    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[11]
    SLICE_X12Y87         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X12Y87         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.178ns  (logic 0.117ns (9.932%)  route 1.061ns (90.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
    SLICE_X6Y81          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/Q
                         net (fo=55, routed)          1.061     1.178    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X15Y87         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y87         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.154ns  (logic 0.114ns (9.879%)  route 1.040ns (90.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X6Y82          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=48, routed)          1.040     1.154    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X7Y88          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y88          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.145ns  (logic 0.117ns (10.218%)  route 1.028ns (89.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X6Y82          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          1.028     1.145    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X11Y90         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X11Y90         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.124ns  (logic 0.115ns (10.231%)  route 1.009ns (89.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X6Y82          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=45, routed)          1.009     1.124    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X14Y88         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X14Y88         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.056ns  (logic 0.117ns (11.080%)  route 0.939ns (88.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
    SLICE_X5Y82          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=76, routed)          0.939     1.056    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[5]
    SLICE_X11Y88         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X11Y88         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  2.006    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.115ns (5.744%)  route 1.887ns (94.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.893     5.312    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X1Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.427 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.887     7.314    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.223 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.214    
                         clock uncertainty           -0.161     8.053    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     7.633    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.114ns (5.987%)  route 1.790ns (94.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.893     5.312    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X1Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     5.426 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.790     7.216    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.223 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.214    
                         clock uncertainty           -0.161     8.053    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     7.621    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.114ns (5.864%)  route 1.830ns (94.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 8.243 - 3.333 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.871ns (routing 0.335ns, distribution 1.536ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.871     5.290    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y103         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.404 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.830     7.234    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.243 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.234    
                         clock uncertainty           -0.161     8.073    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     7.641    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.114ns (6.264%)  route 1.706ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 8.243 - 3.333 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.911ns (routing 0.335ns, distribution 1.576ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.911     5.330    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[6][9]_0
    SLICE_X12Y87         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.444 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=3, routed)           1.706     7.150    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.243 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.234    
                         clock uncertainty           -0.161     8.073    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.113ns (6.056%)  route 1.753ns (93.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.893     5.312    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X1Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     5.425 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.753     7.178    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.223 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.214    
                         clock uncertainty           -0.161     8.053    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     7.617    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.113ns (5.916%)  route 1.797ns (94.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 8.243 - 3.333 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.871ns (routing 0.335ns, distribution 1.536ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.871     5.290    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y103         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.403 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=8, routed)           1.797     7.200    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.243 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.234    
                         clock uncertainty           -0.161     8.073    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     7.653    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.114ns (6.162%)  route 1.736ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.893     5.312    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X1Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.426 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.736     7.162    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.223 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.214    
                         clock uncertainty           -0.161     8.053    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     7.629    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.629    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.117ns (6.297%)  route 1.741ns (93.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 8.243 - 3.333 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.866     5.285    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y103         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     5.402 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.741     7.143    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.243 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.234    
                         clock uncertainty           -0.161     8.073    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     7.649    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.114ns (6.419%)  route 1.662ns (93.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.893     5.312    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X1Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.426 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.662     7.088    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.223 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.214    
                         clock uncertainty           -0.161     8.053    
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     7.629    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.629    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.114ns (6.810%)  route 1.560ns (93.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 8.243 - 3.333 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.923ns (routing 0.335ns, distribution 1.588ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.923     5.342    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X0Y120         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.456 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.560     7.016    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.571     8.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.365 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.243 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.234    
                         clock uncertainty           -0.161     8.073    
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     7.561    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.104ns (22.560%)  route 0.357ns (77.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.655ns (routing 0.309ns, distribution 1.346ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.655     5.109    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X2Y39          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     5.213 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.357     5.570    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y34 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     4.967 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.979    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y34 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.941    
                         clock uncertainty            0.161     5.102    
    BITSLICE_RX_TX_X0Y34 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.075     5.177    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.177    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.104ns (22.757%)  route 0.353ns (77.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.664ns (routing 0.309ns, distribution 1.355ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.664     5.118    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X2Y57          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.222 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.353     5.575    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.961 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.973    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.935    
                         clock uncertainty            0.161     5.096    
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.082     5.178    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.178    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.104ns (23.111%)  route 0.346ns (76.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.666ns (routing 0.309ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.666     5.120    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y56          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104     5.224 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.346     5.570    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     4.963 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.975    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.937    
                         clock uncertainty            0.161     5.098    
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.071     5.169    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.169    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.104ns (22.511%)  route 0.358ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.664ns (routing 0.309ns, distribution 1.355ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.664     5.118    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X2Y58          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.222 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.358     5.580    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.961 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.973    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.935    
                         clock uncertainty            0.161     5.096    
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.082     5.178    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.178    
                         arrival time                           5.580    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.103ns (22.788%)  route 0.349ns (77.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.668ns (routing 0.309ns, distribution 1.359ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.668     5.122    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y56          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     5.225 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.349     5.574    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     4.963 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.975    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.937    
                         clock uncertainty            0.161     5.098    
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.065     5.163    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.163    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.104ns (22.222%)  route 0.364ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.657     5.111    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X2Y41          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.215 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.364     5.579    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y37 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     4.972 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.984    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y37 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.946    
                         clock uncertainty            0.161     5.107    
    BITSLICE_RX_TX_X0Y37 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.060     5.167    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.106ns (23.094%)  route 0.353ns (76.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.656ns (routing 0.309ns, distribution 1.347ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.656     5.110    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y14          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106     5.216 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.353     5.569    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y10 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.961 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.973    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y10 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.935    
                         clock uncertainty            0.161     5.096    
    BITSLICE_RX_TX_X0Y10 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     5.139    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.139    
                         arrival time                           5.569    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.104ns (25.679%)  route 0.301ns (74.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.640ns (routing 0.309ns, distribution 1.331ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.640     5.094    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y24          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104     5.198 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.301     5.499    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     4.967 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.979    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.941    
                         clock uncertainty            0.161     5.102    
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     5.068    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.068    
                         arrival time                           5.499    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.106ns (23.144%)  route 0.352ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.636ns (routing 0.309ns, distribution 1.327ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.636     5.090    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X2Y34          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     5.196 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.352     5.548    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y29 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y4
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     4.940 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.952    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y29 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.914    
                         clock uncertainty            0.161     5.075    
    BITSLICE_RX_TX_X0Y29 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     5.110    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.110    
                         arrival time                           5.548    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.107ns (23.516%)  route 0.348ns (76.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.668ns (routing 0.309ns, distribution 1.359ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.668     5.122    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X1Y57          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     5.229 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.348     5.577    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.734     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.929 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.961 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.973    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.038     4.935    
                         clock uncertainty            0.161     5.096    
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     5.139    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.139    
                         arrival time                           5.577    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.114ns (8.346%)  route 1.252ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.226 - 3.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.860     5.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y107         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.393 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.252     6.645    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.226 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.043     8.269    
                         clock uncertainty           -0.161     8.108    
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     7.672    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][1]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.114ns (7.570%)  route 1.392ns (92.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.950ns (routing 0.335ns, distribution 1.615ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.950     5.369    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X12Y70         FDSE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.483 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][1]/Q
                         net (fo=1, routed)           1.392     6.875    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ACT_n[1]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     8.214 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.043     8.258    
                         clock uncertainty           -0.161     8.097    
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.148     7.949    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.113ns (9.128%)  route 1.125ns (90.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.226 - 3.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.860     5.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y107         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.392 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.125     6.517    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.226 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.043     8.269    
                         clock uncertainty           -0.161     8.108    
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     7.676    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.114ns (9.612%)  route 1.072ns (90.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 8.246 - 3.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.860     5.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y107         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.393 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.072     6.465    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.246 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.043     8.289    
                         clock uncertainty           -0.161     8.128    
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     7.692    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][7]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.113ns (7.682%)  route 1.358ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.940     5.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X11Y68         FDSE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     5.472 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][7]/Q
                         net (fo=1, routed)           1.358     6.830    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ACT_n[7]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     8.214 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.043     8.258    
                         clock uncertainty           -0.161     8.097    
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.025     8.072    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.114ns (7.900%)  route 1.329ns (92.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.940     5.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X11Y68         FDSE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.473 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/Q
                         net (fo=1, routed)           1.329     6.802    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ACT_n[0]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     8.214 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.043     8.258    
                         clock uncertainty           -0.161     8.097    
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.046     8.051    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.115ns (9.991%)  route 1.036ns (90.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.226 - 3.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.860     5.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y107         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.394 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.036     6.430    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.226 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.043     8.269    
                         clock uncertainty           -0.161     8.108    
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     7.684    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.114ns (9.922%)  route 1.035ns (90.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.226 - 3.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.860     5.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y107         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.393 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.035     6.428    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.226 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.043     8.269    
                         clock uncertainty           -0.161     8.108    
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     7.688    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.114ns (7.900%)  route 1.329ns (92.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.940     5.359    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X11Y68         FDSE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     5.473 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][2]/Q
                         net (fo=1, routed)           1.329     6.802    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ACT_n[2]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     8.214 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.043     8.258    
                         clock uncertainty           -0.161     8.097    
    BITSLICE_RX_TX_X0Y96 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.027     8.070    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.113ns (10.027%)  route 1.014ns (89.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 8.246 - 3.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.860     5.279    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y107         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.392 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.014     6.406    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.574     8.362    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     7.564    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.246 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.043     8.289    
                         clock uncertainty           -0.161     8.128    
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     7.696    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.106ns (21.200%)  route 0.394ns (78.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.667     5.121    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y115         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     5.227 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][55]/Q
                         net (fo=1, routed)           0.394     5.621    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y99 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     4.973 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.985    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y99 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.944    
                         clock uncertainty            0.161     5.105    
    BITSLICE_RX_TX_X0Y99 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.076     5.181    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.181    
                         arrival time                           5.621    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.104ns (19.885%)  route 0.419ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.667     5.121    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y102         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     5.225 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/Q
                         net (fo=1, routed)           0.419     5.644    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[0]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     4.968 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.980    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.939    
                         clock uncertainty            0.161     5.100    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.086     5.186    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.186    
                         arrival time                           5.644    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.104ns (19.549%)  route 0.428ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.669ns (routing 0.309ns, distribution 1.360ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.669     5.123    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y103         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     5.227 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/Q
                         net (fo=2, routed)           0.428     5.655    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     4.968 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.980    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.939    
                         clock uncertainty            0.161     5.100    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.096     5.196    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.196    
                         arrival time                           5.655    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.106ns (19.739%)  route 0.431ns (80.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.669ns (routing 0.309ns, distribution 1.360ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.669     5.123    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y103         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106     5.229 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]/Q
                         net (fo=1, routed)           0.431     5.660    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     4.968 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.980    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.939    
                         clock uncertainty            0.161     5.100    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.098     5.198    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.198    
                         arrival time                           5.660    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.104ns (19.549%)  route 0.428ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.669ns (routing 0.309ns, distribution 1.360ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.669     5.123    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y103         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     5.227 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/Q
                         net (fo=2, routed)           0.428     5.655    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[1]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     4.968 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.980    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.939    
                         clock uncertainty            0.161     5.100    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.081     5.181    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.181    
                         arrival time                           5.655    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.104ns (20.472%)  route 0.404ns (79.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.676ns (routing 0.309ns, distribution 1.367ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.676     5.130    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X3Y108         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.234 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/Q
                         net (fo=2, routed)           0.404     5.638    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.947 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.959    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.918    
                         clock uncertainty            0.161     5.079    
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.069     5.148    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.148    
                         arrival time                           5.638    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.106ns (19.099%)  route 0.449ns (80.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.667     5.121    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y115         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.106     5.227 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][71]/Q
                         net (fo=1, routed)           0.449     5.676    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.967 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.979    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.938    
                         clock uncertainty            0.161     5.099    
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.081     5.180    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.180    
                         arrival time                           5.676    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.103ns (18.393%)  route 0.457ns (81.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.667     5.121    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y115         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.103     5.224 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][66]/Q
                         net (fo=2, routed)           0.457     5.681    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.967 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.979    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.938    
                         clock uncertainty            0.161     5.099    
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.082     5.181    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.181    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.104ns (22.462%)  route 0.359ns (77.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.667     5.121    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y115         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     5.225 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][48]/Q
                         net (fo=1, routed)           0.359     5.584    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[0]
    BITSLICE_RX_TX_X0Y99 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     4.973 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.985    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y99 RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.944    
                         clock uncertainty            0.161     5.105    
    BITSLICE_RX_TX_X0Y99 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     5.071    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.071    
                         arrival time                           5.584    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][92]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.104ns (18.342%)  route 0.463ns (81.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.669ns (routing 0.309ns, distribution 1.360ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.669     5.123    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y115         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     5.227 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][92]/Q
                         net (fo=2, routed)           0.463     5.690    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.740     5.159    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.935 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     4.978 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.990    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.041     4.949    
                         clock uncertainty            0.161     5.110    
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.054     5.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           5.690    
  -------------------------------------------------------------------
                         slack                                  0.526    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.113ns (5.148%)  route 2.082ns (94.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 8.242 - 3.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.894ns (routing 0.335ns, distribution 1.559ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.894     5.313    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y47          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     5.426 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.082     7.508    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.635     8.241 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.242    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.233    
                         clock uncertainty           -0.161     8.072    
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.004     8.068    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.114ns (5.198%)  route 2.079ns (94.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.291 - 3.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.894ns (routing 0.335ns, distribution 1.559ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.894     5.313    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X2Y51          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.427 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.079     7.506    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.684     8.290 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.291    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.282    
                         clock uncertainty           -0.161     8.121    
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.017     8.104    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.114ns (5.273%)  route 2.048ns (94.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 8.285 - 3.333 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.921ns (routing 0.335ns, distribution 1.586ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.921     5.340    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X8Y65          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.048     7.502    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.678     8.284 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.285    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.276    
                         clock uncertainty           -0.161     8.115    
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.008     8.107    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.113ns (5.165%)  route 2.075ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.291 - 3.333 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.892ns (routing 0.335ns, distribution 1.557ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.892     5.311    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_0
    SLICE_X3Y55          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.424 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.075     7.499    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.684     8.290 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.291    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.282    
                         clock uncertainty           -0.161     8.121    
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.017     8.104    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.115ns (5.356%)  route 2.032ns (94.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 8.274 - 3.333 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.896ns (routing 0.335ns, distribution 1.561ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.896     5.315    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X2Y46          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.430 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.032     7.462    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.667     8.273 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.274    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.265    
                         clock uncertainty           -0.161     8.104    
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.035     8.069    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.114ns (5.290%)  route 2.041ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.291 - 3.333 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.895ns (routing 0.335ns, distribution 1.560ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.895     5.314    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_0
    SLICE_X2Y56          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.428 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.041     7.469    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.684     8.290 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.291    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.282    
                         clock uncertainty           -0.161     8.121    
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.015     8.106    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.113ns (5.253%)  route 2.038ns (94.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.291 - 3.333 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.898ns (routing 0.335ns, distribution 1.563ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.898     5.317    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X2Y52          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.430 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.038     7.468    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.684     8.290 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.291    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.282    
                         clock uncertainty           -0.161     8.121    
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.015     8.106    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.113ns (6.631%)  route 1.591ns (93.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 8.268 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.893     5.312    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X1Y104         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     5.425 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.591     7.016    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.268 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.010     8.259    
                         clock uncertainty           -0.161     8.098    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     7.662    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.115ns (5.487%)  route 1.981ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 8.297 - 3.333 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.934ns (routing 0.335ns, distribution 1.599ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.934     5.353    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X6Y60          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.468 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.981     7.449    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y154
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    AK17                                              0.000     3.333 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 f  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.690     8.296 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.297    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y154
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.288    
                         clock uncertainty           -0.161     8.127    
    BITSLICE_RX_TX_X0Y154
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.030     8.097    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.113ns (5.358%)  route 1.996ns (94.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 8.285 - 3.333 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.925ns (routing 0.335ns, distribution 1.590ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.925     5.344    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X8Y65          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.457 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.996     7.453    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.616     8.404    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     7.410 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.606    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.678     8.284 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.285    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.010     8.276    
                         clock uncertainty           -0.161     8.115    
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.007     8.108    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  0.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.106ns (26.238%)  route 0.298ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.682ns (routing 0.309ns, distribution 1.373ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.682     5.136    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0
    SLICE_X1Y150         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     5.242 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.298     5.540    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     4.988 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.000    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.956    
                         clock uncertainty            0.161     5.117    
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     5.162    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           5.540    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.104ns (23.799%)  route 0.333ns (76.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.680ns (routing 0.309ns, distribution 1.371ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.680     5.134    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y152         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     5.238 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.333     5.571    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.992 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.004    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.960    
                         clock uncertainty            0.161     5.121    
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     5.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.170    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.104ns (25.679%)  route 0.301ns (74.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.717ns (routing 0.309ns, distribution 1.408ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.717     5.171    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0
    SLICE_X1Y120         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     5.275 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.301     5.576    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     4.988 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.000    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.956    
                         clock uncertainty            0.161     5.117    
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     5.162    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           5.576    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.104ns (23.111%)  route 0.346ns (76.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.699ns (routing 0.309ns, distribution 1.390ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.699     5.153    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y120         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     5.257 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.346     5.603    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y106
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.992 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.004    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y106
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.960    
                         clock uncertainty            0.161     5.121    
    BITSLICE_RX_TX_X0Y106
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     5.170    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.170    
                         arrival time                           5.603    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.104ns (23.799%)  route 0.333ns (76.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.690ns (routing 0.309ns, distribution 1.381ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.690     5.144    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X0Y140         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     5.248 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.333     5.581    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     4.973 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.985    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.941    
                         clock uncertainty            0.161     5.102    
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     5.148    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.148    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.104ns (23.636%)  route 0.336ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.698ns (routing 0.309ns, distribution 1.389ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.698     5.152    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y123         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     5.256 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.336     5.592    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     4.991 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.003    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.959    
                         clock uncertainty            0.161     5.120    
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     5.155    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.592    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.104ns (23.529%)  route 0.338ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.687ns (routing 0.309ns, distribution 1.378ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.687     5.141    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X0Y143         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     5.245 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.338     5.583    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y125
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     5.018 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.030    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y125
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.986    
                         clock uncertainty            0.161     5.147    
    BITSLICE_RX_TX_X0Y125
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     5.113    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                           5.583    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.107ns (19.852%)  route 0.432ns (80.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.680ns (routing 0.309ns, distribution 1.371ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.680     5.134    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y145         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     5.241 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.432     5.673    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y127
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 f  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 f  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.012 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.024    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y127
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.980    
                         clock uncertainty            0.161     5.141    
    BITSLICE_RX_TX_X0Y127
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     5.184    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.184    
                         arrival time                           5.673    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.107ns (21.022%)  route 0.402ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.692ns (routing 0.309ns, distribution 1.383ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.692     5.146    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X0Y140         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     5.253 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.402     5.655    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y121
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     4.956 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.968    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y121
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.924    
                         clock uncertainty            0.161     5.085    
    BITSLICE_RX_TX_X0Y121
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.067     5.152    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.152    
                         arrival time                           5.655    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.106ns (23.451%)  route 0.346ns (76.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.714ns (routing 0.309ns, distribution 1.405ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     1.057    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.132 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     2.699    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.034 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.379    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.454 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.714     5.168    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X1Y131         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     5.274 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.346     5.620    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y113
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=19494, routed)       1.785     5.204    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     3.980 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.215    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     5.014 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.026    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y113
                         RXTX_BITSLICE                                r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.044     4.982    
                         clock uncertainty            0.161     5.143    
    BITSLICE_RX_TX_X0Y113
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.039     5.104    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.104    
                         arrival time                           5.620    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       32.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.799ns  (logic 0.115ns (14.393%)  route 0.684ns (85.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y112        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.684     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y112        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y101        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.657     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y99         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.750ns  (logic 0.114ns (15.200%)  route 0.636ns (84.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y112        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.636     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y112        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 32.310    

Slack (MET) :             32.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.692ns  (logic 0.117ns (16.908%)  route 0.575ns (83.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X33Y112        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.575     0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y111        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 32.369    

Slack (MET) :             32.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.672ns  (logic 0.114ns (16.964%)  route 0.558ns (83.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y101        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.558     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y101        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 32.391    

Slack (MET) :             32.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.621ns  (logic 0.117ns (18.841%)  route 0.504ns (81.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y101        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.504     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y101        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 32.441    

Slack (MET) :             32.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.588ns  (logic 0.114ns (19.388%)  route 0.474ns (80.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.474     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y111        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.529ns  (logic 0.117ns (22.117%)  route 0.412ns (77.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y101        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.412     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y99         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                 32.533    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.384ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.678ns  (logic 0.114ns (16.814%)  route 0.564ns (83.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.564     0.678    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X23Y99         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X23Y99         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.538ns  (logic 0.114ns (21.190%)  route 0.424ns (78.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X22Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.424     0.538    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X22Y102        FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y102        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                 11.524    

Slack (MET) :             11.531ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X22Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.417     0.531    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X22Y97         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y97         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 11.531    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.516ns  (logic 0.114ns (22.093%)  route 0.402ns (77.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X22Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.402     0.516    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X21Y93         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X21Y93         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.560ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.709%)  route 0.388ns (77.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X22Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.388     0.502    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X22Y99         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y99         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 11.560    

Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.494ns  (logic 0.114ns (23.077%)  route 0.380ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X22Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.380     0.494    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X22Y101        FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y101        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 11.568    

Slack (MET) :             11.574ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.488ns  (logic 0.116ns (23.770%)  route 0.372ns (76.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X22Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.372     0.488    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X22Y98         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y98         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 11.574    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.438ns  (logic 0.116ns (26.484%)  route 0.322ns (73.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X22Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.322     0.438    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X22Y97         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y97         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.425ns  (logic 0.116ns (27.294%)  route 0.309ns (72.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X21Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.309     0.425    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X21Y97         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X21Y97         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 11.637    

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X21Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.270     0.384    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X21Y97         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X21Y97         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 11.679    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout0 rise@3.333ns)
  Data Path Delay:        0.987ns  (logic 0.114ns (11.550%)  route 0.873ns (88.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.832 - 6.667 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 8.702 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.950ns (routing 0.335ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.309ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.875 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.965    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.965 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     4.681    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.764 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     6.497    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     6.266 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     6.669    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     6.752 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.950     8.702    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X16Y78         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     8.816 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.873     9.689    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X19Y81         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    AK17                                              0.000     6.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.051 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.102    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.102 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     7.724    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.799 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     9.366    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     9.701 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    10.046    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.121 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.711    11.832    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X19Y81         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.102    11.731    
                         clock uncertainty           -0.180    11.550    
    SLICE_X19Y81         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    11.610    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.806ns  (logic 0.117ns (14.516%)  route 0.689ns (85.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
    SLICE_X6Y97          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/Q
                         net (fo=1, routed)           0.689     0.806    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[25]
    SLICE_X7Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y84          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.742ns  (logic 0.117ns (15.768%)  route 0.625ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
    SLICE_X6Y100         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/Q
                         net (fo=1, routed)           0.625     0.742    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X8Y86          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y86          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.727ns  (logic 0.117ns (16.094%)  route 0.610ns (83.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
    SLICE_X6Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/Q
                         net (fo=1, routed)           0.610     0.727    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[5]
    SLICE_X8Y88          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y88          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.723ns  (logic 0.116ns (16.044%)  route 0.607ns (83.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[2]/C
    SLICE_X10Y91         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[2]/Q
                         net (fo=1, routed)           0.607     0.723    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[2]
    SLICE_X9Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X9Y84          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.674ns  (logic 0.114ns (16.914%)  route 0.560ns (83.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/C
    SLICE_X10Y91         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/Q
                         net (fo=1, routed)           0.560     0.674    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[28]
    SLICE_X9Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X9Y84          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.671ns  (logic 0.117ns (17.437%)  route 0.554ns (82.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
    SLICE_X5Y91          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/Q
                         net (fo=1, routed)           0.554     0.671    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[1]
    SLICE_X7Y84          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y84          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.668ns  (logic 0.117ns (17.515%)  route 0.551ns (82.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
    SLICE_X6Y100         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/Q
                         net (fo=1, routed)           0.551     0.668    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[27]
    SLICE_X6Y83          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y83          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.658ns  (logic 0.114ns (17.325%)  route 0.544ns (82.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86                                       0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
    SLICE_X7Y86          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/Q
                         net (fo=1, routed)           0.544     0.658    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[20]
    SLICE_X7Y85          FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y85          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.636ns  (logic 0.114ns (17.925%)  route 0.522ns (82.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91                                      0.000     0.000 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[7]/C
    SLICE_X10Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[7]/Q
                         net (fo=1, routed)           0.522     0.636    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X10Y91         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X10Y91         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  4.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.142ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.803     2.597    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X16Y78         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.645 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.426     3.071    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X19Y81         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.952     2.700    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X19Y81         FDRE                                         r  ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.093     2.792    
                         clock uncertainty            0.180     2.973    
    SLICE_X19Y81         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.029    ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.371ns (20.130%)  route 1.472ns (79.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 35.679 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.002ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.188     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.200    35.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.411    36.090    
                         clock uncertainty           -0.035    36.055    
    SLICE_X36Y102        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    35.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.973    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 31.072    

Slack (MET) :             31.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.371ns (20.130%)  route 1.472ns (79.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 35.679 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.002ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.188     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.200    35.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.411    36.090    
                         clock uncertainty           -0.035    36.055    
    SLICE_X36Y102        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    35.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.973    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 31.072    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.371ns (20.196%)  route 1.466ns (79.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 35.678 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.002ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.002ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.190     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.209     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X49Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.075     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y100        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.182     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         1.199    35.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.411    36.089    
                         clock uncertainty           -0.035    36.054    
    SLICE_X36Y102        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    35.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.972    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 31.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.002ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.693     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.374     1.483    
    SLICE_X32Y101        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.601ns (routing 0.002ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.002ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.601     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.170     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y103        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.705     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.363     1.506    
    SLICE_X32Y103        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.601ns (routing 0.002ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.002ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.601     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.170     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y103        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.705     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.363     1.506    
    SLICE_X32Y103        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.601ns (routing 0.002ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.002ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.601     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.170     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y103        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=502, routed)         0.705     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.363     1.506    
    SLICE_X32Y103        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/F2/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.310ns (12.430%)  route 2.184ns (87.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 8.449 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.309ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.629     7.095    ddr4_test_inst/nolabel_line268/rst
    SLICE_X4Y32          LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.195     7.290 f  ddr4_test_inst/nolabel_line268/RD_ADRS[24]_i_3/O
                         net (fo=2, routed)           0.555     7.845    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/PRE
    SLICE_X4Y32          FDPE                                         f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.661     8.449    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/C
    SLICE_X4Y32          FDPE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/F2/C
                         clock pessimism              0.054     8.503    
                         clock uncertainty           -0.055     8.447    
    SLICE_X4Y32          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.365    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[24]/F2
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/F1/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.155ns (6.386%)  route 2.272ns (93.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 8.423 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.309ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.689     7.155    ddr4_test_inst/nolabel_line268/rst
    SLICE_X1Y30          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.195 f  ddr4_test_inst/nolabel_line268/RD_ADRS[26]_i_2/O
                         net (fo=2, routed)           0.583     7.778    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/CLR
    SLICE_X1Y30          FDCE                                         f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.635     8.423    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/C
    SLICE_X1Y30          FDCE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/F1/C
                         clock pessimism              0.054     8.477    
                         clock uncertainty           -0.055     8.422    
    SLICE_X1Y30          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     8.340    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[26]/F1
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/F2/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.155ns (6.260%)  route 2.321ns (93.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 8.486 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.309ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.985     7.451    ddr4_test_inst/nolabel_line268/rst
    SLICE_X22Y37         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     7.491 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[24]_i_3/O
                         net (fo=2, routed)           0.336     7.827    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/PRE
    SLICE_X22Y37         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.698     8.486    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/C
    SLICE_X22Y37         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/F2/C
                         clock pessimism              0.054     8.539    
                         clock uncertainty           -0.055     8.484    
    SLICE_X22Y37         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.402    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[24]/F2
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/F1/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.186ns (7.280%)  route 2.369ns (92.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 8.574 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.309ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.737     7.203    ddr4_test_inst/nolabel_line268/rst
    SLICE_X32Y45         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     7.274 f  ddr4_test_inst/nolabel_line268/WR_LEN[23]_i_1/O
                         net (fo=2, routed)           0.632     7.906    ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/CLR
    SLICE_X32Y44         FDCE                                         f  ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.786     8.574    ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/C
    SLICE_X32Y44         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/F1/C
                         clock pessimism              0.053     8.626    
                         clock uncertainty           -0.055     8.571    
    SLICE_X32Y44         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.489    ddr4_test_inst/nolabel_line268/WR_LEN_reg[23]/F1
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F1/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.186ns (7.266%)  route 2.374ns (92.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 8.581 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.309ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.781     7.247    ddr4_test_inst/nolabel_line268/rst
    SLICE_X30Y43         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     7.318 f  ddr4_test_inst/nolabel_line268/WR_LEN[6]_i_1/O
                         net (fo=2, routed)           0.593     7.911    ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/CLR
    SLICE_X30Y43         FDCE                                         f  ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.793     8.581    ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/C
    SLICE_X30Y43         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F1/C
                         clock pessimism              0.053     8.633    
                         clock uncertainty           -0.055     8.578    
    SLICE_X30Y43         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     8.496    ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F1
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/F2/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.300ns (11.755%)  route 2.252ns (88.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 8.580 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.309ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.859     7.325    ddr4_test_inst/nolabel_line268/rst
    SLICE_X33Y46         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.510 f  ddr4_test_inst/nolabel_line268/WR_LEN[11]_i_2/O
                         net (fo=2, routed)           0.393     7.903    ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/PRE
    SLICE_X33Y45         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.792     8.580    ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/C
    SLICE_X33Y45         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/F2/C
                         clock pessimism              0.053     8.632    
                         clock uncertainty           -0.055     8.577    
    SLICE_X33Y45         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.495    ddr4_test_inst/nolabel_line268/WR_LEN_reg[11]/F2
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/F1/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.186ns (7.731%)  route 2.220ns (92.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 8.444 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.309ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.917     7.383    ddr4_test_inst/nolabel_line268/rst
    SLICE_X3Y30          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.454 f  ddr4_test_inst/nolabel_line268/RD_ADRS[21]_i_2/O
                         net (fo=2, routed)           0.303     7.757    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/CLR
    SLICE_X4Y30          FDCE                                         f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.656     8.444    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/C
    SLICE_X4Y30          FDCE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/F1/C
                         clock pessimism              0.054     8.498    
                         clock uncertainty           -0.055     8.442    
    SLICE_X4Y30          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.360    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[21]/F1
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F2/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.158ns (6.233%)  route 2.377ns (93.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 8.580 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.309ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.787     7.253    ddr4_test_inst/nolabel_line268/rst
    SLICE_X30Y43         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043     7.296 f  ddr4_test_inst/nolabel_line268/WR_LEN[6]_i_2/O
                         net (fo=2, routed)           0.590     7.886    ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/PRE
    SLICE_X31Y43         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.792     8.580    ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/C
    SLICE_X31Y43         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F2/C
                         clock pessimism              0.053     8.632    
                         clock uncertainty           -0.055     8.577    
    SLICE_X31Y43         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.495    ddr4_test_inst/nolabel_line268/WR_LEN_reg[6]/F2
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F1/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.186ns (7.355%)  route 2.343ns (92.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 8.575 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.309ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.854     7.320    ddr4_test_inst/nolabel_line268/rst
    SLICE_X30Y41         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     7.391 f  ddr4_test_inst/nolabel_line268/WR_LEN[0]_i_1/O
                         net (fo=2, routed)           0.489     7.880    ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/CLR
    SLICE_X31Y41         FDCE                                         f  ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.787     8.575    ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/C
    SLICE_X31Y41         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F1/C
                         clock pessimism              0.053     8.627    
                         clock uncertainty           -0.055     8.572    
    SLICE_X31Y41         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.490    ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F1
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F2/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.158ns (6.257%)  route 2.367ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 8.574 - 3.333 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.309ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.932     5.351    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.466 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         1.860     7.326    ddr4_test_inst/nolabel_line268/rst
    SLICE_X30Y41         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043     7.369 f  ddr4_test_inst/nolabel_line268/WR_LEN[0]_i_2/O
                         net (fo=2, routed)           0.507     7.876    ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/PRE
    SLICE_X30Y41         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    AK17                                              0.000     3.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     4.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567     6.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.786     8.574    ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/C
    SLICE_X30Y41         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F2/C
                         clock pessimism              0.053     8.626    
                         clock uncertainty           -0.055     8.571    
    SLICE_X30Y41         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.489    ddr4_test_inst/nolabel_line268/WR_LEN_reg[0]/F2
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F2/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F1/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.094ns (24.607%)  route 0.288ns (75.393%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      0.830ns (routing 0.127ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.142ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.830     2.624    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/C
    SLICE_X25Y60         FDPE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.673 r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F2/Q
                         net (fo=1, routed)           0.067     2.740    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/D1
    SLICE_X25Y60         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     2.755 r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/L3/O
                         net (fo=8, routed)           0.035     2.790    ddr4_test_inst/nolabel_line268/RD_ADRS[2]
    SLICE_X25Y60         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.030     2.820 f  ddr4_test_inst/nolabel_line268/RD_ADRS[2]_i_2/O
                         net (fo=2, routed)           0.186     3.006    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/CLR
    SLICE_X25Y59         FDCE                                         f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       1.008     2.756    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/C
    SLICE_X25Y59         FDCE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F1/C
                         clock pessimism              0.032     2.787    
    SLICE_X25Y59         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.792    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[2]/F1
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/F2/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.064ns (23.529%)  route 0.208ns (76.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.828ns (routing 0.127ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.828     2.622    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.671 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         0.075     2.746    ddr4_test_inst/nolabel_line268/rst
    SLICE_X21Y55         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     2.761 f  ddr4_test_inst/nolabel_line268/WR_ADRS[29]_i_3/O
                         net (fo=2, routed)           0.133     2.894    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/PRE
    SLICE_X21Y55         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.987     2.735    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/C
    SLICE_X21Y55         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/F2/C
                         clock pessimism             -0.061     2.673    
    SLICE_X21Y55         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     2.678    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[29]/F2
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/rd_state_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.049ns (12.963%)  route 0.329ns (87.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      0.828ns (routing 0.127ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.142ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.828     2.622    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.671 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         0.329     3.000    ddr4_test_inst/u_aq_axi_master/ARESETN
    SLICE_X23Y63         FDCE                                         f  ddr4_test_inst/u_aq_axi_master/rd_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.965     2.713    ddr4_test_inst/u_aq_axi_master/ACLK
    SLICE_X23Y63         FDCE                                         r  ddr4_test_inst/u_aq_axi_master/rd_state_reg[0]/C
                         clock pessimism              0.032     2.744    
    SLICE_X23Y63         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.749    ddr4_test_inst/u_aq_axi_master/rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/rd_state_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.049ns (12.963%)  route 0.329ns (87.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      0.828ns (routing 0.127ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.142ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.828     2.622    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.671 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         0.329     3.000    ddr4_test_inst/u_aq_axi_master/ARESETN
    SLICE_X23Y63         FDCE                                         f  ddr4_test_inst/u_aq_axi_master/rd_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.965     2.713    ddr4_test_inst/u_aq_axi_master/ACLK
    SLICE_X23Y63         FDCE                                         r  ddr4_test_inst/u_aq_axi_master/rd_state_reg[1]/C
                         clock pessimism              0.032     2.744    
    SLICE_X23Y63         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.749    ddr4_test_inst/u_aq_axi_master/rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ddr4_test_inst/c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/u_aq_axi_master/rd_state_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.049ns (12.963%)  route 0.329ns (87.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      0.828ns (routing 0.127ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.142ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.828     2.622    ddr4_test_inst/c0_ddr4_clk
    SLICE_X20Y56         FDRE                                         r  ddr4_test_inst/c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.671 r  ddr4_test_inst/c0_ddr4_aresetn_reg/Q
                         net (fo=582, routed)         0.329     3.000    ddr4_test_inst/u_aq_axi_master/ARESETN
    SLICE_X23Y63         FDCE                                         f  ddr4_test_inst/u_aq_axi_master/rd_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.965     2.713    ddr4_test_inst/u_aq_axi_master/ACLK
    SLICE_X23Y63         FDCE                                         r  ddr4_test_inst/u_aq_axi_master/rd_state_reg[2]/C
                         clock pessimism              0.032     2.744    
    SLICE_X23Y63         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.749    ddr4_test_inst/u_aq_axi_master/rd_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F1/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F2/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.094ns (31.864%)  route 0.201ns (68.136%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.828ns (routing 0.127ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.142ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.828     2.622    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/C
    SLICE_X21Y45         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.671 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F1/Q
                         net (fo=1, routed)           0.034     2.705    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/D0
    SLICE_X21Y44         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.720 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/L3/O
                         net (fo=9, routed)           0.034     2.754    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[23]
    SLICE_X21Y44         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     2.784 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[23]_i_3/O
                         net (fo=2, routed)           0.133     2.917    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/PRE
    SLICE_X21Y44         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.975     2.723    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/C
    SLICE_X21Y44         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F2/C
                         clock pessimism             -0.062     2.661    
    SLICE_X21Y44         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     2.666    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[23]/F2
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F1/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F2/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.079ns (25.902%)  route 0.226ns (74.098%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.826ns (routing 0.127ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.142ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.826     2.620    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/C
    SLICE_X22Y42         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.669 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F1/Q
                         net (fo=1, routed)           0.034     2.703    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/D0
    SLICE_X22Y41         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.718 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/L3/O
                         net (fo=9, routed)           0.065     2.783    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[43]
    SLICE_X22Y41         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     2.798 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[43]_i_3/O
                         net (fo=2, routed)           0.127     2.925    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/PRE
    SLICE_X22Y41         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.981     2.729    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/C
    SLICE_X22Y41         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F2/C
                         clock pessimism             -0.063     2.666    
    SLICE_X22Y41         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.671    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[43]/F2
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F1/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F2/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.094ns (29.193%)  route 0.228ns (70.808%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.834ns (routing 0.127ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.142ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.834     2.628    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/C
    SLICE_X24Y65         FDCE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.677 f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F1/Q
                         net (fo=1, routed)           0.029     2.706    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/D0
    SLICE_X24Y64         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.015     2.721 f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/L3/O
                         net (fo=8, routed)           0.035     2.756    ddr4_test_inst/nolabel_line268/RD_ADRS[1]
    SLICE_X24Y64         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030     2.786 f  ddr4_test_inst/nolabel_line268/RD_ADRS[1]_i_3/O
                         net (fo=2, routed)           0.164     2.950    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/PRE
    SLICE_X24Y64         FDPE                                         f  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.999     2.747    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/C
    SLICE_X24Y64         FDPE                                         r  ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F2/C
                         clock pessimism             -0.066     2.681    
    SLICE_X24Y64         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     2.686    ddr4_test_inst/nolabel_line268/RD_ADRS_reg[1]/F2
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F1/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F2/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.110ns (31.884%)  route 0.235ns (68.116%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.826ns (routing 0.127ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.142ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.826     2.620    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/C
    SLICE_X23Y42         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.669 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F1/Q
                         net (fo=1, routed)           0.074     2.743    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/D0
    SLICE_X22Y42         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     2.774 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/L3/O
                         net (fo=9, routed)           0.035     2.809    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[16]
    SLICE_X22Y42         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.030     2.839 f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[16]_i_3/O
                         net (fo=2, routed)           0.126     2.965    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/PRE
    SLICE_X22Y42         FDPE                                         f  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.974     2.722    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/C
    SLICE_X22Y42         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F2/C
                         clock pessimism             -0.026     2.695    
    SLICE_X22Y42         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.700    ddr4_test_inst/nolabel_line268/WR_FIFO_DATA_reg[16]/F2
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F2/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F1/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.125ns (34.341%)  route 0.239ns (65.659%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      0.801ns (routing 0.127ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.142ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.801     2.595    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/C
    SLICE_X17Y75         FDPE                                         r  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.644 r  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F2/Q
                         net (fo=1, routed)           0.036     2.680    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/D1
    SLICE_X17Y75         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.045     2.725 r  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/L3/O
                         net (fo=6, routed)           0.037     2.762    ddr4_test_inst/nolabel_line268/WR_ADRS[11]
    SLICE_X17Y75         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     2.793 f  ddr4_test_inst/nolabel_line268/WR_ADRS[11]_i_2/O
                         net (fo=2, routed)           0.166     2.959    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/CLR
    SLICE_X16Y75         FDCE                                         f  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=19494, routed)       0.965     2.713    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/C
    SLICE_X16Y75         FDCE                                         r  ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F1/C
                         clock pessimism             -0.026     2.687    
    SLICE_X16Y75         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.692    ddr4_test_inst/nolabel_line268/WR_ADRS_reg[11]/F1
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.114ns (9.238%)  route 1.120ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 18.618 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.309ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.120     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.830    18.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.074    18.692    
                         clock uncertainty           -0.066    18.626    
    SLICE_X31Y105        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    18.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                 11.831    

Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.114ns (9.238%)  route 1.120ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 18.618 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.309ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.120     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.830    18.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.074    18.692    
                         clock uncertainty           -0.066    18.626    
    SLICE_X31Y105        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    18.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                 11.831    

Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.114ns (9.238%)  route 1.120ns (90.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 18.618 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.309ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.120     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.830    18.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.074    18.692    
                         clock uncertainty           -0.066    18.626    
    SLICE_X31Y105        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    18.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                 11.831    

Slack (MET) :             11.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.114ns (9.216%)  route 1.123ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 18.629 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.309ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.123     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.841    18.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.074    18.703    
                         clock uncertainty           -0.066    18.637    
    SLICE_X31Y104        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    18.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                 11.839    

Slack (MET) :             11.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.114ns (9.216%)  route 1.123ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 18.629 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.309ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.123     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.841    18.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/C
                         clock pessimism              0.074    18.703    
                         clock uncertainty           -0.066    18.637    
    SLICE_X31Y104        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    18.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                 11.839    

Slack (MET) :             11.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.114ns (9.291%)  route 1.113ns (90.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 18.627 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.309ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.113     6.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.839    18.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism              0.074    18.701    
                         clock uncertainty           -0.066    18.635    
    SLICE_X31Y104        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    18.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.553    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                 11.847    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.114ns (9.710%)  route 1.060ns (90.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 18.622 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.309ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.060     6.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.834    18.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.139    18.761    
                         clock uncertainty           -0.066    18.695    
    SLICE_X33Y107        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    18.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.114ns (9.710%)  route 1.060ns (90.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 18.622 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.309ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.060     6.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.834    18.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.139    18.761    
                         clock uncertainty           -0.066    18.695    
    SLICE_X33Y107        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    18.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.114ns (9.710%)  route 1.060ns (90.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 18.622 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.309ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.060     6.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.834    18.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism              0.139    18.761    
                         clock uncertainty           -0.066    18.695    
    SLICE_X33Y107        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    18.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.114ns (9.710%)  route 1.060ns (90.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 18.622 - 13.333 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.335ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.309ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  BUFG_inst/O
                         net (fo=1131, routed)        1.733     3.164    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.933 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     3.336    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.419 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        2.060     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.060     6.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    AK17                                              0.000    13.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.718 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.769    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.769 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    14.391    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.466 r  BUFG_inst/O
                         net (fo=1131, routed)        1.567    16.033    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.368 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    16.713    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.788 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.834    18.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/C
                         clock pessimism              0.139    18.761    
                         clock uncertainty           -0.066    18.695    
    SLICE_X33Y107        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    18.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 11.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.142ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.169     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.057     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.072     2.733    
    SLICE_X33Y106        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.142ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.169     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.057     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.072     2.733    
    SLICE_X33Y106        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.142ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.169     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.057     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.072     2.733    
    SLICE_X33Y106        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.142ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.169     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X33Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.057     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.072     2.733    
    SLICE_X33Y106        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.142ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.170     2.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X32Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.057     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.072     2.733    
    SLICE_X32Y106        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.142ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.170     2.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X32Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.057     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism             -0.072     2.733    
    SLICE_X32Y106        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.142ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.212     2.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.052     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism             -0.039     2.761    
    SLICE_X31Y106        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.142ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.876     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.212     2.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X31Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.052     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism             -0.039     2.761    
    SLICE_X31Y106        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.048ns (19.123%)  route 0.203ns (80.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.142ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.881     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.045     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.039     2.754    
    SLICE_X33Y100        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.048ns (19.123%)  route 0.203ns (80.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.142ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  BUFG_inst/O
                         net (fo=1131, routed)        0.682     1.331    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.601 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.767    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.794 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        0.881     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk_buf
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  BUFG_inst/O
                         net (fo=1131, routed)        0.800     1.716    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.509 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.717    ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.748 r  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=6639, routed)        1.045     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.039     2.754    
    SLICE_X33Y100        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.168    





