\t (00:00:02) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Mon Nov 22 16:30:24 2021
\t (00:00:02)         Host=BF-202007251750 User=Administrator Pid=12976 CPUs=16
\t (00:00:02) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "MCU-V4"
\d (00:00:05) Design opened: G:/github/PLL_FM_HW/MCU/PCB/MCU-V4.brd
\i (00:00:05) trapsize 10799
\i (00:00:05) trapsize 11122
\i (00:00:05) trapsize 11208
\i (00:00:05) trapsize 8935
\i (00:00:05) trapsize 9159
\i (00:00:06) generaledit 
\i (00:00:44) ncdrill customization 
\i (00:00:44) generaledit 
\i (00:00:48) zoom in 1 
\i (00:00:48) setwindow pcb
\i (00:00:48) zoom in 119.8078 -27.1078
\i (00:00:48) trapsize 4579
\i (00:00:48) zoom in 1 
\i (00:00:48) setwindow pcb
\i (00:00:48) zoom in 119.6246 -26.8330
\i (00:00:48) trapsize 2290
\i (00:00:49) zoom out 1 
\i (00:00:49) setwindow pcb
\i (00:00:49) zoom out 83.9511 -25.2302
\i (00:00:49) trapsize 4579
\i (00:00:49) zoom out 1 
\i (00:00:49) setwindow pcb
\i (00:00:49) zoom out 83.9512 -25.2302
\i (00:00:49) trapsize 9159
\i (00:01:53) exit 
\t (00:01:56)     Journal end - Mon Nov 22 16:32:19 2021
