{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581291364627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581291364628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  9 18:36:04 2020 " "Processing started: Sun Feb  9 18:36:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581291364628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581291364628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581291364628 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1581291364835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1581291365073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581291365073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291365126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291365126 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581291365856 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1581291365856 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581291365897 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581291365899 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581291365899 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581291365899 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581291365899 ""}
{ "Info" "ISTA_SDC_FOUND" "/acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581291365901 ""}
{ "Info" "ISTA_SDC_FOUND" "/acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581291365911 ""}
{ "Info" "ISTA_SDC_FOUND" "/acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581291365930 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) CLOCK_50 (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) CLOCK_50 (Rise) setup and hold " "From u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From CLOCK_50 (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From CLOCK_50 (Rise) to u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291366004 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1581291366004 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581291366005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581291366024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.488 " "Worst-case setup slack is 7.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.488               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    7.488               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.310               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    9.310               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.524               0.000 CLOCK_50  " "    9.524               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.638               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   33.638               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.847               0.000 altera_reserved_tck  " "   45.847               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291366133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.289               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 CLOCK_50  " "    0.346               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.387               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.401               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291366153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.987 " "Worst-case recovery slack is 12.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.987               0.000 CLOCK_50  " "   12.987               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.314               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   13.314               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.182               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   15.182               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.720               0.000 altera_reserved_tck  " "   97.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291366163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.138 " "Worst-case removal slack is 1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138               0.000 altera_reserved_tck  " "    1.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.255               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    3.255               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.106               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    5.106               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.396               0.000 CLOCK_50  " "    5.396               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291366175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.555 " "Worst-case minimum pulse width slack is 9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555               0.000 CLOCK_50  " "    9.555               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.619               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    9.619               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    9.698               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.694               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.694               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291366180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291366180 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.998 ns " "Worst Case Available Settling Time: 32.998 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291366410 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581291366410 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581291366419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581291366447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581291367167 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) CLOCK_50 (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) CLOCK_50 (Rise) setup and hold " "From u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From CLOCK_50 (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From CLOCK_50 (Rise) to u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291367432 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1581291367432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.375 " "Worst-case setup slack is 8.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.375               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    8.375               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.099               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   10.099               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.416               0.000 CLOCK_50  " "   10.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.235               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   34.235               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.316               0.000 altera_reserved_tck  " "   46.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291367497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.296               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CLOCK_50  " "    0.338               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.340               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.353               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291367525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.639 " "Worst-case recovery slack is 13.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.639               0.000 CLOCK_50  " "   13.639               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.989               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   13.989               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.681               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   15.681               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.925               0.000 altera_reserved_tck  " "   97.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291367538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.038 " "Worst-case removal slack is 1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 altera_reserved_tck  " "    1.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.894               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    2.894               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.639               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.639               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.877               0.000 CLOCK_50  " "    4.877               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291367551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.559 " "Worst-case minimum pulse width slack is 9.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.559               0.000 CLOCK_50  " "    9.559               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.652               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    9.652               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    9.688               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.687               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.687               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 altera_reserved_tck  " "   49.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291367559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291367559 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.493 ns " "Worst Case Available Settling Time: 33.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291367846 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581291367846 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581291367858 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) CLOCK_50 (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) CLOCK_50 (Rise) setup and hold " "From u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From CLOCK_50 (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From CLOCK_50 (Rise) to u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) to u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581291368060 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1581291368060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.454 " "Worst-case setup slack is 13.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.454               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   13.454               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.404               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   14.404               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.662               0.000 CLOCK_50  " "   14.662               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.163               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   37.163               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.335               0.000 altera_reserved_tck  " "   48.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291368087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.106               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.175               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.181               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291368112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.132 " "Worst-case recovery slack is 16.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.132               0.000 CLOCK_50  " "   16.132               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.381               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   16.381               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.443               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   17.443               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.814               0.000 altera_reserved_tck  " "   98.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291368130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 altera_reserved_tck  " "    0.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    1.704               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.628               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    2.628               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.803               0.000 CLOCK_50  " "    2.803               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291368147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.202 " "Worst-case minimum pulse width slack is 9.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 CLOCK_50  " "    9.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    9.750               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    9.780               0.000 u0\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.764               0.000 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.304               0.000 altera_reserved_tck  " "   49.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581291368159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581291368159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.589 ns " "Worst Case Available Settling Time: 36.589 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581291368514 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581291368514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581291368957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581291368958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581291369175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  9 18:36:09 2020 " "Processing ended: Sun Feb  9 18:36:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581291369175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581291369175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581291369175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581291369175 ""}
