@Manual{milkymist,
	title = "Milkymist - eyecandy on a chip",
	author = "S\'ebastien Bourdeauducq",
	note = "\texttt{http://www.milkymist.org}"
}

@Manual{milkdrop,
	title = "MilkDrop plug-in for Winamp",
	author = "Nullsoft",
	note = "\texttt{http://www.nullsoft.com/ free/milkdrop/}"
}

@Manual{wishbone,
	title = "WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores",
	author = "Silicore Corporation and OpenCores.org",
	year = 2002,
	note = "\texttt{http://opencores.org/downloads/wbspec\_b3.pdf}"
}

@Manual{mico32,
	title = "LatticeMico32",
	author = "Lattice Semiconductor",
	note = "\texttt{http://www.latticesemi.com/products/ intellectualproperty/ipcores/mico32/index.cfm}"
}

@Manual{microblaze,
	title = "Microblaze Soft Processor Core",
	author = "Xilinx",
	note = "\texttt{http://www.xilinx.com/tools/microblaze.htm}"
}

@Manual{nios,
	title = "Nios II Processor: The World's Most Versatile Embedded Processor",
	author = "Altera",
	note = "\texttt{http://www.altera.com/products/ip/processors/nios2/ni2-index.html}"
}

@Manual{aemb,
	title = "AEMB 32-bit Microprocessor Core",
	author = "Shawn Tan",
	note = "\texttt{http://www.opencores.org/?do=project\&who=aemb}"
}

@Manual{grlib,
	title = "SOC Library",
	author = "Aeroflex Gaisler",
	note = "\texttt{http://www.gaisler.com}"
}

@Manual{opensparc,
	title = "OpenSPARC",
	author = "Sun Microsystems",
	note = "\texttt{http://www.opensparc.net}"
}

@Manual{simplyrisc,
	title = "Simply RISC S1 Core",
	author = "Simply RISC",
	note = "\texttt{http://www.srisc.com/?s1}"
}

@Manual{openrisc,
	title = "OpenRISC",
	author = "Opencores",
	note = "\texttt{http://www.opencores.org/project,or1k}"
}

@Manual{pagemode,
	title = "Indexing Memory Banks to Maximize Page Mode Hit Percentage and Minimize Memory Latency",
	author = "Tomas Rokicki",
	institution = "HP Laboratories Palo Alto",
	year = 2003,
	note = "\texttt{http://www.hpl.hp.com/techreports/96/HPL-96-95R1.html}"
}

@article{memorywall,
	author = "Wulf, Wm. A. and McKee, Sally A.",
	title = "Hitting the memory wall: implications of the obvious",
	journal = "SIGARCH Comput. Archit. News",
	volume = "23",
	number = "1",
	year = "1995",
	issn = "0163-5964",
	pages = "20--24",
	note = "\texttt{http://www.cs.virginia.edu/papers/Hitting\_Memory\_Wall-wulf94.pdf}",
	publisher = "ACM",
	address = "New York, NY, USA",
}

@article{memvscpu,
	author = "David Patterson, Thomas Anderson et al.",
	title = "A Case for Intelligent {RAM} : {IRAM}",
	year = "1997",
	issn = "0163-5964",
	publisher = "IEEE Micro",
	note = "\texttt{http://www.cs.washington.edu/homes/tom/pubs/iram-micro.pdf}"
}

@Manual{memmax,
	title = "MemMax Scheduler",
	author = "Sonics Inc.",
	note = "\texttt{http://www.sonicsinc.com/uploads/pdfs/ MMScheduler\_ds\_final02\_032109.pdf}"
}

@inproceedings{dramqos,
	author = "Heithecker, Sven and Ernst, Rolf",
	title = "Traffic shaping for an {FPGA} based {SDRAM} controller with complex {QoS} requirements",
	booktitle = "DAC '05: Proceedings of the 42nd annual Design Automation Conference",
	year = "2005",
	isbn = "1-59593-058-2",
	pages = "575--578",
	location = "Anaheim, California, USA",
	note = "\texttt{http://reference.kfupm.edu.sa/content/t/r/traffic\_shaping\_for\_an \_fpga\_based\_sdram\_\_67108.pdf}",
	publisher = "ACM",
	address = "New York, NY, USA",
}

@Manual{fml,
	title = "FastMemoryLink (FML) bus specifications",
	author = "S\'ebastien Bourdeauducq",
	year = 2009,
	note = "\texttt{http://www.milkymist.org/doc/fml.pdf}"
}

@inproceedings{mibench,
	author = "Guthaus, M. R. and Ringenberg, J. S. and Ernst, D. and Austin, T. M. and Mudge, T. and Brown, R. B.",
	title = "{MiBench}: A free, commercially representative embedded benchmark suite",
	booktitle = "WWC '01: Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop",
	year = "2001",
	isbn = "0-7803-7315-4",
	pages = "3--14",
	note = "\texttt{http://www.eecs.umich.edu/mibench/Publications/MiBench.pdf}",
	publisher = "IEEE Computer Society",
	address = "Washington, DC, USA",
}
