$date
	Sat Oct 22 23:32:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#246586
b1 &
b1 %
1$
b1 !
1"
#246587
0"
#246590
1#
#246594
b0 &
b0 %
0#
0$
#1243128
b101 !
1"
#1243130
b101 &
b101 %
1$
#1243131
0"
#1243134
b10000 &
b10000 %
#1243138
b1000 &
b1000 %
#1243142
b100 &
b100 %
#1243146
b10 &
b10 %
#1243150
b1 &
1#
b1 %
#1243154
b0 &
b0 %
0#
0$
#2244666
b11010 &
b11010 %
1$
b11010 !
1"
#2244667
0"
#2244670
b1101 &
b1101 %
#2244674
b101000 &
b101000 %
#2244678
b10100 &
b10100 %
#2244682
b1010 &
b1010 %
#2244686
b101 &
b101 %
#2244690
b10000 &
b10000 %
#2244694
b1000 &
b1000 %
#2244698
b100 &
b100 %
#2244702
b10 &
b10 %
#2244706
b1 &
b1 %
1#
#2244710
b0 &
0#
b0 %
0$
#4500012
