Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Sat Oct  5 16:03:48 2013
| Host         : chinook.ece.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 6.4 (Santiago)
| Command      : report_utilization -file xilinx_pcie_2_1_ep_7x_utilization_synth.rpt -pb xilinx_pcie_2_1_ep_7x_utilization_synth.pb
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7vx485t
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Loced | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 4287 |     0 |    303600 |  1.41 |
|   LUT as Logic          | 4287 |     0 |    303600 |  1.41 |
|   LUT as Memory         |    0 |     0 |    130800 |  0.00 |
| Slice Registers         | 4396 |     0 |    607200 |  0.72 |
|   Register as Flip Flop | 4396 |     0 |    607200 |  0.72 |
|   Register as Latch     |    0 |     0 |    607200 |  0.00 |
| F7 Muxes                |  106 |     0 |    151800 |  0.06 |
| F8 Muxes                |    0 |     0 |     75900 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |      1030 |  0.77 |
|   RAMB36/FIFO*    |    8 |     0 |      1030 |  0.77 |
|     RAMB36E1 only |    8 |       |           |       |
|   RAMB18          |    0 |     0 |      2060 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2800 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    5 |     0 |       700 |  0.71 |
| Bonded IPADs                |   18 |     0 |        86 | 20.93 |
| Bonded OPADs                |   16 |     0 |        56 | 28.57 |
| GTXE2_CHANNEL               |    8 |     0 |        28 | 28.57 |
| GTXE2_COMMON                |    2 |     0 |         7 | 28.57 |
| IBUFGDS                     |    0 |     0 |       672 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        14 |  0.00 |
| IN_FIFO                     |    0 |     0 |        56 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        56 |  0.00 |
| PHASER_REF                  |    0 |     0 |        14 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        14 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        56 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        56 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       700 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       700 |  0.00 |
| IBUFDS_GTE2                 |    1 |     0 |        28 |  3.57 |
| ILOGIC                      |    0 |     0 |       700 |  0.00 |
| OLOGIC                      |    0 |     0 |       700 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    5 |     0 |        32 | 15.62 |
| BUFIO      |    0 |     0 |        56 |  0.00 |
| MMCME2_ADV |    1 |     0 |        14 |  7.14 |
| PLLE2_ADV  |    0 |     0 |        14 |  0.00 |
| BUFMRCE    |    0 |     0 |        28 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        56 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    1 |     0 |         4 | 25.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| FDRE          | 4324 |
| LUT1          | 1771 |
| LUT6          | 1157 |
| LUT5          |  662 |
| LUT3          |  404 |
| LUT4          |  321 |
| LUT2          |  236 |
| MUXF7         |  106 |
| FDSE          |   61 |
| CARRY4        |   61 |
| OBUF          |   20 |
| IBUF          |   19 |
| FDCE          |    9 |
| RAMB36E1      |    8 |
| GTXE2_CHANNEL |    8 |
| BUFG          |    4 |
| GTXE2_COMMON  |    2 |
| FDPE          |    2 |
| PCIE_2_1      |    1 |
| MMCME2_ADV    |    1 |
| IBUFDS_GTE2   |    1 |
| BUFGCTRL      |    1 |
+---------------+------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


