// Seed: 2758039189
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri1 id_3
);
  assign #id_5 id_5 = id_5;
  assign id_3 = -1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input wire id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9
    , id_11
);
  parameter id_12 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_9,
      id_5
  );
  assign id_5 = -1'b0;
  logic [1 'h0 : -1] id_13;
  logic id_14 = 1'd0;
endmodule
