{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520257476196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520257476200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  5 19:14:36 2018 " "Processing started: Mon Mar  5 19:14:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520257476200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257476200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257476200 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1520257476849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply-Struct " "Found design unit 1: multiply-Struct" {  } { { "multiply.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/multiply.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488647 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/multiply.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift-Struct " "Found design unit 1: leftshift-Struct" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/leftshift.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488669 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift " "Found entity 1: leftshift" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/leftshift.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ebitleftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ebitleftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebitleftshift-Struct " "Found design unit 1: ebitleftshift-Struct" {  } { { "ebitleftshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/ebitleftshift.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488679 ""} { "Info" "ISGN_ENTITY_NAME" "1 ebitleftshift " "Found entity 1: ebitleftshift" {  } { { "ebitleftshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/ebitleftshift.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Struct " "Found design unit 1: add-Struct" {  } { { "add.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/add.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488687 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/add.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rightshift-Struct " "Found design unit 1: rightshift-Struct" {  } { { "rightshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/rightshift.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488694 ""} { "Info" "ISGN_ENTITY_NAME" "1 rightshift " "Found entity 1: rightshift" {  } { { "rightshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/rightshift.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft-Struct " "Found design unit 1: shiftleft-Struct" {  } { { "shiftleft.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/shiftleft.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488696 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/shiftleft.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Struct " "Found design unit 1: decoder-Struct" {  } { { "decoder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488698 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftright-Struct " "Found design unit 1: shiftright-Struct" {  } { { "shiftright.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/shiftright.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488719 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftright " "Found entity 1: shiftright" {  } { { "shiftright.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/shiftright.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488735 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addtestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addtestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addtestbench-Behave " "Found design unit 1: addtestbench-Behave" {  } { { "addtestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/addtestbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488749 ""} { "Info" "ISGN_ENTITY_NAME" "1 addtestbench " "Found entity 1: addtestbench" {  } { { "addtestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/addtestbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutadd-DutWrap " "Found design unit 1: dutadd-DutWrap" {  } { { "dutadd.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutadd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488758 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutadd " "Found entity 1: dutadd" {  } { { "dutadd.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutadd.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/Testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/Testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488781 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488783 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsub-Struct " "Found design unit 1: halfsub-Struct" {  } { { "halfsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488789 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsub " "Found entity 1: halfsub" {  } { { "halfsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfsub.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsub-Struct " "Found design unit 1: fullsub-Struct" {  } { { "fullsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/fullsub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488791 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsub " "Found entity 1: fullsub" {  } { { "fullsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/fullsub.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Struct " "Found design unit 1: fulladder-Struct" {  } { { "fulladder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/fulladder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488792 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/fulladder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitsub-Struct " "Found design unit 1: eightbitsub-Struct" {  } { { "eightbitsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/eightbitsub.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488794 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbitsub " "Found entity 1: eightbitsub" {  } { { "eightbitsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/eightbitsub.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbit-Struct " "Found design unit 1: eightbit-Struct" {  } { { "eightbit.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/eightbit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488796 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbit " "Found entity 1: eightbit" {  } { { "eightbit.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/eightbit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ebitrightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ebitrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebitrightshift-Struct " "Found design unit 1: ebitrightshift-Struct" {  } { { "ebitrightshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/ebitrightshift.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488798 ""} { "Info" "ISGN_ENTITY_NAME" "1 ebitrightshift " "Found entity 1: ebitrightshift" {  } { { "ebitrightshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/ebitrightshift.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 13 6 " "Found 13 design units, including 6 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Behave " "Found design unit 2: INVERTER-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Behave " "Found design unit 3: AND_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_2-Behave " "Found design unit 4: OR_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Behave " "Found design unit 5: NAND_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 XOR_2-Behave " "Found design unit 6: XOR_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 halfadder-Struct " "Found design unit 7: halfadder-Struct" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_2 " "Found entity 3: OR_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR_2 " "Found entity 5: XOR_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfadder " "Found entity 6: halfadder" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor-Struct " "Found design unit 1: multiplexor-Struct" {  } { { "multiplexor.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/multiplexor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488803 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/multiplexor.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inputinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputinverter-Struct " "Found design unit 1: inputinverter-Struct" {  } { { "inputinverter.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/inputinverter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488805 ""} { "Info" "ISGN_ENTITY_NAME" "1 inputinverter " "Found entity 1: inputinverter" {  } { { "inputinverter.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/inputinverter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedrightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modifiedrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modifiedrightshift-Struct " "Found design unit 1: modifiedrightshift-Struct" {  } { { "modifiedrightshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedrightshift.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488807 ""} { "Info" "ISGN_ENTITY_NAME" "1 modifiedrightshift " "Found entity 1: modifiedrightshift" {  } { { "modifiedrightshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedrightshift.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedleftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modifiedleftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modifiedleftshift-Struct " "Found design unit 1: modifiedleftshift-Struct" {  } { { "modifiedleftshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedleftshift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488809 ""} { "Info" "ISGN_ENTITY_NAME" "1 modifiedleftshift " "Found entity 1: modifiedleftshift" {  } { { "modifiedleftshift.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedleftshift.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutsub-DutWrap " "Found design unit 1: dutsub-DutWrap" {  } { { "dutsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488810 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutsub " "Found entity 1: dutsub" {  } { { "dutsub.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutsub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtestbench-Behave " "Found design unit 1: subtestbench-Behave" {  } { { "subtestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/subtestbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488812 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtestbench " "Found entity 1: subtestbench" {  } { { "subtestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/subtestbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutleft-DutWrap " "Found design unit 1: dutleft-DutWrap" {  } { { "dutleft.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutleft.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488813 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutleft " "Found entity 1: dutleft" {  } { { "dutleft.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutleft.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lefttestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lefttestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lefttestbench-Behave " "Found design unit 1: lefttestbench-Behave" {  } { { "lefttestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/lefttestbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488825 ""} { "Info" "ISGN_ENTITY_NAME" "1 lefttestbench " "Found entity 1: lefttestbench" {  } { { "lefttestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/lefttestbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "righttestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file righttestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 righttestbench-Behave " "Found design unit 1: righttestbench-Behave" {  } { { "righttestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/righttestbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488842 ""} { "Info" "ISGN_ENTITY_NAME" "1 righttestbench " "Found entity 1: righttestbench" {  } { { "righttestbench.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/righttestbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutright-DutWrap " "Found design unit 1: dutright-DutWrap" {  } { { "dutright.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutright.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488843 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutright " "Found entity 1: dutright" {  } { { "dutright.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/dutright.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520257488843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257488843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520257489042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520257489081 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut " "Elaborating entity \"alu\" for hierarchy \"alu:dut\"" {  } { { "TopLevel.vhdl" "dut" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig5 alu.vhd(14) " "Verilog HDL or VHDL warning at alu.vhd(14): object \"sig5\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/alu.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520257489106 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit alu:dut\|eightbit:a " "Elaborating entity \"eightbit\" for hierarchy \"alu:dut\|eightbit:a\"" {  } { { "alu.vhd" "a" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:dut\|eightbit:a\|fulladder:f_1 " "Elaborating entity \"fulladder\" for hierarchy \"alu:dut\|eightbit:a\|fulladder:f_1\"" {  } { { "eightbit.vhd" "f_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/eightbit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1 " "Elaborating entity \"halfadder\" for hierarchy \"alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\"" {  } { { "fulladder.vhd" "h_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/fulladder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\|XOR_2:x_1 " "Elaborating entity \"XOR_2\" for hierarchy \"alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\|XOR_2:x_1\"" {  } { { "halfadder.vhd" "x_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\|AND_2:a_1 " "Elaborating entity \"AND_2\" for hierarchy \"alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\|AND_2:a_1\"" {  } { { "halfadder.vhd" "a_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 alu:dut\|eightbit:a\|fulladder:f_1\|OR_2:o_1 " "Elaborating entity \"OR_2\" for hierarchy \"alu:dut\|eightbit:a\|fulladder:f_1\|OR_2:o_1\"" {  } { { "fulladder.vhd" "o_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/fulladder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifiedleftshift alu:dut\|modifiedleftshift:b " "Elaborating entity \"modifiedleftshift\" for hierarchy \"alu:dut\|modifiedleftshift:b\"" {  } { { "alu.vhd" "b" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/alu.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputinverter alu:dut\|modifiedleftshift:b\|inputinverter:in_1 " "Elaborating entity \"inputinverter\" for hierarchy \"alu:dut\|modifiedleftshift:b\|inputinverter:in_1\"" {  } { { "modifiedleftshift.vhd" "in_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedleftshift.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor alu:dut\|modifiedleftshift:b\|inputinverter:in_1\|multiplexor:\\g_1:0:m_1 " "Elaborating entity \"multiplexor\" for hierarchy \"alu:dut\|modifiedleftshift:b\|inputinverter:in_1\|multiplexor:\\g_1:0:m_1\"" {  } { { "inputinverter.vhd" "\\g_1:0:m_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/inputinverter.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER alu:dut\|modifiedleftshift:b\|inputinverter:in_1\|multiplexor:\\g_1:0:m_1\|INVERTER:n_1 " "Elaborating entity \"INVERTER\" for hierarchy \"alu:dut\|modifiedleftshift:b\|inputinverter:in_1\|multiplexor:\\g_1:0:m_1\|INVERTER:n_1\"" {  } { { "multiplexor.vhd" "n_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/multiplexor.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifiedrightshift alu:dut\|modifiedleftshift:b\|modifiedrightshift:r_1 " "Elaborating entity \"modifiedrightshift\" for hierarchy \"alu:dut\|modifiedleftshift:b\|modifiedrightshift:r_1\"" {  } { { "modifiedleftshift.vhd" "r_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedleftshift.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebitrightshift alu:dut\|modifiedleftshift:b\|modifiedrightshift:r_1\|ebitrightshift:r_1 " "Elaborating entity \"ebitrightshift\" for hierarchy \"alu:dut\|modifiedleftshift:b\|modifiedrightshift:r_1\|ebitrightshift:r_1\"" {  } { { "modifiedrightshift.vhd" "r_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/modifiedrightshift.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitsub alu:dut\|eightbitsub:d " "Elaborating entity \"eightbitsub\" for hierarchy \"alu:dut\|eightbitsub:d\"" {  } { { "alu.vhd" "d" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/alu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsub alu:dut\|eightbitsub:d\|fullsub:f_1 " "Elaborating entity \"fullsub\" for hierarchy \"alu:dut\|eightbitsub:d\|fullsub:f_1\"" {  } { { "eightbitsub.vhd" "f_1" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/eightbitsub.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520257489361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520257490668 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520257490668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520257490668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520257490668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1238 " "Peak virtual memory: 1238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520257491523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  5 19:14:51 2018 " "Processing ended: Mon Mar  5 19:14:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520257491523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520257491523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520257491523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520257491523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1520257494230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520257494231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  5 19:14:52 2018 " "Processing started: Mon Mar  5 19:14:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520257494231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1520257494231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shifter -c shifter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1520257494231 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1520257494425 ""}
{ "Info" "0" "" "Project  = shifter" {  } {  } 0 0 "Project  = shifter" 0 0 "Fitter" 0 0 1520257494442 ""}
{ "Info" "0" "" "Revision = shifter" {  } {  } 0 0 "Revision = shifter" 0 0 "Fitter" 0 0 1520257494442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1520257494520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shifter 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"shifter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520257494539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520257494738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520257494738 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520257494969 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1520257494995 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520257495527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520257495527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520257495527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520257495527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520257495527 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520257495527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shifter.sdc " "Synopsys Design Constraints File file not found: 'shifter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520257495773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1520257495774 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1520257495803 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1520257495803 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520257495804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520257495804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TCLK " "   1.000         TCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520257495804 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1520257495804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520257495837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520257495838 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1520257495861 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock " "Automatically promoted signal \"TCLK\" to use Global clock" {  } { { "TopLevel.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 16 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1520257495898 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TCLK " "Pin \"TCLK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/ritesh/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ritesh/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { TCLK } } } { "/home/ritesh/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ritesh/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCLK" } } } } { "TopLevel.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ritesh/Desktop/digitalLab/digital_lab3/" { { 0 { 0 ""} 0 1038 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1520257495899 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock " "Automatically promoted some destinations of signal \"TRST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\|XOR_2:x_1\|c " "Destination \"alu:dut\|eightbit:a\|fulladder:f_1\|halfadder:h_1\|XOR_2:x_1\|c\" may be non-global or may not use global clock" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[11\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[11\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[15\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[15\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "alu:dut\|modifiedrightshift:c\|ebitrightshift:r_1\|multiplexor:\\g_2:1:m_3\|OR_2:o_1\|c~0 " "Destination \"alu:dut\|modifiedrightshift:c\|ebitrightshift:r_1\|multiplexor:\\g_2:1:m_3\|OR_2:o_1\|c~0\" may be non-global or may not use global clock" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/halfadder.vhd" 51 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[9\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[9\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[13\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[13\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1520257495899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1520257495899 ""}  } { { "TopLevel.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1520257495899 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TRST " "Pin \"TRST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/ritesh/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ritesh/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { TRST } } } { "/home/ritesh/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ritesh/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "TopLevel.vhdl" "" { Text "/home/ritesh/Desktop/digitalLab/digital_lab3/TopLevel.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ritesh/Desktop/digitalLab/digital_lab3/" { { 0 { 0 ""} 0 1039 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1520257495899 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1520257495900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1520257495916 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1520257495937 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1520257495981 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1520257495981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1520257495982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520257495982 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520257496014 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1520257496158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520257496446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520257496724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520257496742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520257497110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520257497110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520257497127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/ritesh/Desktop/digitalLab/digital_lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1520257497293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520257497293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1520257497813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520257497813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520257497814 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1520257497848 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520257497869 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1520257497885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ritesh/Desktop/digitalLab/digital_lab3/output_files/shifter.fit.smsg " "Generated suppressed messages file /home/ritesh/Desktop/digitalLab/digital_lab3/output_files/shifter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520257498015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1267 " "Peak virtual memory: 1267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520257498049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  5 19:14:58 2018 " "Processing ended: Mon Mar  5 19:14:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520257498049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520257498049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520257498049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520257498049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1520257500296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520257500297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  5 19:15:00 2018 " "Processing started: Mon Mar  5 19:15:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520257500297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1520257500297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shifter -c shifter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1520257500297 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1520257500604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1520257500629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520257500859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  5 19:15:00 2018 " "Processing ended: Mon Mar  5 19:15:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520257500859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520257500859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520257500859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1520257500859 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1520257501091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1520257502324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520257502324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  5 19:15:01 2018 " "Processing started: Mon Mar  5 19:15:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520257502324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shifter -c shifter " "Command: quartus_sta shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1520257502410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shifter.sdc " "Synopsys Design Constraints File file not found: 'shifter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502958 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCLK TCLK " "create_clock -period 1.000 -name TCLK TCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1520257502959 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502959 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1520257502960 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1520257502966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.068 " "Worst-case setup slack is -10.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.068            -264.525 TCLK  " "  -10.068            -264.525 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.078 " "Worst-case hold slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 TCLK  " "    1.078               0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 TCLK  " "   -2.289              -2.289 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1520257502969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502969 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502982 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520257502997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  5 19:15:02 2018 " "Processing ended: Mon Mar  5 19:15:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520257502997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520257502997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520257502997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257502997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1520257504769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520257504771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  5 19:15:04 2018 " "Processing started: Mon Mar  5 19:15:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520257504771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1520257504771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shifter -c shifter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1520257504771 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "shifter.vho shifter_vhd.sdo /home/ritesh/Desktop/digitalLab/digital_lab3/simulation/modelsim/ simulation " "Generated files \"shifter.vho\" and \"shifter_vhd.sdo\" in directory \"/home/ritesh/Desktop/digitalLab/digital_lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520257505344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1284 " "Peak virtual memory: 1284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520257505368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  5 19:15:05 2018 " "Processing ended: Mon Mar  5 19:15:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520257505368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520257505368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520257505368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1520257505368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus Prime Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1520257505542 ""}
