00:04:18 INFO  : Registering command handlers for Vitis TCF services
00:04:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\temp_xsdb_launch_script.tcl
00:04:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\temp_xsdb_launch_script.tcl
00:04:24 INFO  : Platform repository initialization has completed.
00:04:25 INFO  : XSCT server has started successfully.
00:04:25 INFO  : XSCT server has started successfully.
00:04:25 INFO  : Successfully done setting XSCT server connection channel  
00:04:25 INFO  : Successfully done setting XSCT server connection channel  
00:04:29 INFO  : plnx-install-location is set to ''
00:04:29 INFO  : Successfully done setting workspace for the tool. 
00:04:29 INFO  : Successfully done setting workspace for the tool. 
00:04:29 INFO  : Successfully done query RDI_DATADIR 
00:26:44 INFO  : Result from executing command 'getProjects': pi_ila_wrapper
00:26:44 INFO  : Result from executing command 'getPlatforms': 
00:26:45 INFO  : Platform 'pi_ila_wrapper' is added to custom repositories.
00:26:56 INFO  : Platform 'pi_ila_wrapper' is added to custom repositories.
00:46:57 INFO  : Result from executing command 'getProjects': FOC_wrapper
00:46:57 INFO  : Result from executing command 'getPlatforms': 
00:46:58 INFO  : Platform 'FOC_wrapper' is added to custom repositories.
00:47:10 INFO  : Platform 'FOC_wrapper' is added to custom repositories.
00:53:36 INFO  : Result from executing command 'getProjects': FOC_wrapper
00:53:36 INFO  : Result from executing command 'getPlatforms': FOC_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/FOC_wrapper.xpfm
00:53:37 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
00:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:35 WARN  : Part name present in the hardware specification 'xczu9eg-ffvb1156-2-e' doesn't match the one present on the target 'xczu7'.
00:56:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:56:04 INFO  : 'jtag frequency' command is executed.
00:56:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:56:04 INFO  : Context for 'APU' is selected.
00:56:05 INFO  : System reset is completed.
00:56:08 INFO  : 'after 3000' command is executed.
00:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:56:08 ERROR : bitstream is not compatible with the target
00:56:08 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
00:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

00:56:08 ERROR : bitstream is not compatible with the target
01:22:36 ERROR : An unexpected exception occurred in the module 'reading platform'
01:24:12 INFO  : Result from executing command 'getProjects': FOC_wrapper
01:24:12 INFO  : Result from executing command 'getPlatforms': 
01:24:12 INFO  : Platform 'FOC_wrapper' is added to custom repositories.
01:24:22 INFO  : Platform 'FOC_wrapper' is added to custom repositories.
01:27:30 INFO  : Result from executing command 'getProjects': FOC_wrapper
01:27:30 INFO  : Result from executing command 'getPlatforms': FOC_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/FOC_wrapper.xpfm
01:27:30 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
07:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
07:49:10 INFO  : 'jtag frequency' command is executed.
07:49:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
07:49:11 INFO  : Context for 'APU' is selected.
07:49:12 INFO  : System reset is completed.
07:49:15 INFO  : 'after 3000' command is executed.
07:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
07:49:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
07:49:26 INFO  : Context for 'APU' is selected.
07:49:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
07:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
07:49:27 INFO  : Context for 'APU' is selected.
07:49:27 INFO  : Boot mode is read from the target.
07:49:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:49:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:49:28 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
07:49:28 INFO  : 'set bp_49_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
07:49:29 INFO  : 'con -block -timeout 60' command is executed.
07:49:30 INFO  : 'bpremove $bp_49_28_fsbl_bp' command is executed.
07:49:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:49:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
07:49:30 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
07:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
07:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_49_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

07:49:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
07:49:31 INFO  : 'con' command is executed.
07:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

07:49:31 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:34:30 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:35:04 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:35:52 INFO  : Disconnected from the channel tcfchan#2.
08:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:35:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:35:53 INFO  : 'jtag frequency' command is executed.
08:35:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:35:53 INFO  : Context for 'APU' is selected.
08:35:54 INFO  : System reset is completed.
08:35:57 INFO  : 'after 3000' command is executed.
08:35:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:36:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:36:09 INFO  : Context for 'APU' is selected.
08:36:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:36:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:36:09 INFO  : Context for 'APU' is selected.
08:36:09 INFO  : Boot mode is read from the target.
08:36:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:36:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:36:10 INFO  : 'set bp_36_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:36:11 INFO  : 'con -block -timeout 60' command is executed.
08:36:11 INFO  : 'bpremove $bp_36_10_fsbl_bp' command is executed.
08:36:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:36:11 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
08:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_36_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:36:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:12 INFO  : 'con' command is executed.
08:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:36:12 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:37:11 INFO  : Disconnected from the channel tcfchan#4.
08:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:37:12 INFO  : 'jtag frequency' command is executed.
08:37:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:37:12 INFO  : Context for 'APU' is selected.
08:37:13 INFO  : System reset is completed.
08:37:16 INFO  : 'after 3000' command is executed.
08:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:37:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:37:27 INFO  : Context for 'APU' is selected.
08:37:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:37:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:37:27 INFO  : Context for 'APU' is selected.
08:37:27 INFO  : Boot mode is read from the target.
08:37:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:37:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:37:28 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:37:28 INFO  : 'set bp_37_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:37:29 INFO  : 'con -block -timeout 60' command is executed.
08:37:29 INFO  : 'bpremove $bp_37_28_fsbl_bp' command is executed.
08:37:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:37:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:37:30 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
08:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_37_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:37:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:37:30 INFO  : 'con' command is executed.
08:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:37:30 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:38:08 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:38:19 INFO  : Disconnected from the channel tcfchan#5.
08:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:38:21 INFO  : 'jtag frequency' command is executed.
08:38:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:38:21 INFO  : Context for 'APU' is selected.
08:38:22 INFO  : System reset is completed.
08:38:25 INFO  : 'after 3000' command is executed.
08:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:38:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:38:36 INFO  : Context for 'APU' is selected.
08:38:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
08:38:36 INFO  : Context for 'APU' is selected.
08:38:36 INFO  : Boot mode is read from the target.
08:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:38:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:38:37 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:38:37 INFO  : 'set bp_38_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:38:38 INFO  : 'con -block -timeout 60' command is executed.
08:38:38 INFO  : 'bpremove $bp_38_37_fsbl_bp' command is executed.
08:38:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:38:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:38:39 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
08:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_38_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:38:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:38:39 INFO  : 'con' command is executed.
08:38:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:38:39 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:39:48 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:39:53 INFO  : Disconnected from the channel tcfchan#6.
08:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:39:54 INFO  : 'jtag frequency' command is executed.
08:39:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:39:54 INFO  : Context for 'APU' is selected.
08:39:55 INFO  : System reset is completed.
08:39:58 INFO  : 'after 3000' command is executed.
08:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:40:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:40:09 INFO  : Context for 'APU' is selected.
08:40:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:40:09 INFO  : Context for 'APU' is selected.
08:40:09 INFO  : Boot mode is read from the target.
08:40:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:40:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:40:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:40:10 INFO  : 'set bp_40_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:40:11 INFO  : 'con -block -timeout 60' command is executed.
08:40:11 INFO  : 'bpremove $bp_40_10_fsbl_bp' command is executed.
08:40:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:40:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:40:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
08:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_40_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:40:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:40:12 INFO  : 'con' command is executed.
08:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:40:12 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:50:16 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:52:06 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:52:41 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:52:49 INFO  : Disconnected from the channel tcfchan#7.
08:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:52:51 INFO  : 'jtag frequency' command is executed.
08:52:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:52:51 INFO  : Context for 'APU' is selected.
08:52:52 INFO  : System reset is completed.
08:52:55 INFO  : 'after 3000' command is executed.
08:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:53:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:53:06 INFO  : Context for 'APU' is selected.
08:53:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:06 INFO  : Context for 'APU' is selected.
08:53:06 INFO  : Boot mode is read from the target.
08:53:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:07 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:07 INFO  : 'set bp_53_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:53:08 INFO  : 'con -block -timeout 60' command is executed.
08:53:08 INFO  : 'bpremove $bp_53_7_fsbl_bp' command is executed.
08:53:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:09 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_53_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:09 INFO  : 'con' command is executed.
08:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:53:09 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:53:22 INFO  : Disconnected from the channel tcfchan#8.
08:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:53:23 INFO  : 'jtag frequency' command is executed.
08:53:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:53:23 INFO  : Context for 'APU' is selected.
08:53:24 INFO  : System reset is completed.
08:53:27 INFO  : 'after 3000' command is executed.
08:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:53:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:53:38 INFO  : Context for 'APU' is selected.
08:53:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:39 INFO  : Context for 'APU' is selected.
08:53:39 INFO  : Boot mode is read from the target.
08:53:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:39 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:40 INFO  : 'set bp_53_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:53:41 INFO  : 'con -block -timeout 60' command is executed.
08:53:41 INFO  : 'bpremove $bp_53_39_fsbl_bp' command is executed.
08:53:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:41 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:41 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_53_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:42 INFO  : 'con' command is executed.
08:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:53:42 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:58:15 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:58:19 INFO  : Disconnected from the channel tcfchan#9.
08:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:58:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:58:20 INFO  : 'jtag frequency' command is executed.
08:58:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:58:20 INFO  : Context for 'APU' is selected.
08:58:21 INFO  : System reset is completed.
08:58:24 INFO  : 'after 3000' command is executed.
08:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:58:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:58:36 INFO  : Context for 'APU' is selected.
08:58:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
08:58:36 INFO  : Context for 'APU' is selected.
08:58:36 INFO  : Boot mode is read from the target.
08:58:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:58:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:58:36 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:58:37 INFO  : 'set bp_58_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:58:38 INFO  : 'con -block -timeout 60' command is executed.
08:58:38 INFO  : 'bpremove $bp_58_36_fsbl_bp' command is executed.
08:58:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:58:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:58:38 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
08:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_58_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:58:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:58:39 INFO  : 'con' command is executed.
08:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:58:39 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
08:59:16 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
08:59:20 INFO  : Disconnected from the channel tcfchan#10.
08:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:59:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
08:59:21 INFO  : 'jtag frequency' command is executed.
08:59:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:59:21 INFO  : Context for 'APU' is selected.
08:59:22 INFO  : System reset is completed.
08:59:25 INFO  : 'after 3000' command is executed.
08:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
08:59:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
08:59:36 INFO  : Context for 'APU' is selected.
08:59:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
08:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
08:59:37 INFO  : Context for 'APU' is selected.
08:59:37 INFO  : Boot mode is read from the target.
08:59:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:59:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:59:37 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:59:37 INFO  : 'set bp_59_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:59:38 INFO  : 'con -block -timeout 60' command is executed.
08:59:38 INFO  : 'bpremove $bp_59_37_fsbl_bp' command is executed.
08:59:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:59:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:59:39 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
08:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_59_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:59:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:59:40 INFO  : 'con' command is executed.
08:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:59:40 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
09:00:36 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
09:00:40 INFO  : Disconnected from the channel tcfchan#11.
09:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
09:00:41 INFO  : 'jtag frequency' command is executed.
09:00:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:00:41 INFO  : Context for 'APU' is selected.
09:00:42 INFO  : System reset is completed.
09:00:45 INFO  : 'after 3000' command is executed.
09:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
09:00:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
09:00:56 INFO  : Context for 'APU' is selected.
09:00:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
09:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:00:56 INFO  : Context for 'APU' is selected.
09:00:56 INFO  : Boot mode is read from the target.
09:00:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:00:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:00:57 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:00:57 INFO  : 'set bp_0_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:00:58 INFO  : 'con -block -timeout 60' command is executed.
09:00:58 INFO  : 'bpremove $bp_0_57_fsbl_bp' command is executed.
09:00:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:00:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:00:59 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_0_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:00:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:00:59 INFO  : 'con' command is executed.
09:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:00:59 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
09:38:22 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
09:38:34 INFO  : Disconnected from the channel tcfchan#12.
09:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
09:38:35 INFO  : 'jtag frequency' command is executed.
09:38:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:38:35 INFO  : Context for 'APU' is selected.
09:38:36 INFO  : System reset is completed.
09:38:39 INFO  : 'after 3000' command is executed.
09:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
09:38:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
09:38:50 INFO  : Context for 'APU' is selected.
09:38:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
09:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:50 INFO  : Context for 'APU' is selected.
09:38:50 INFO  : Boot mode is read from the target.
09:38:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:38:51 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:38:51 INFO  : 'set bp_38_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:38:52 INFO  : 'con -block -timeout 60' command is executed.
09:38:52 INFO  : 'bpremove $bp_38_51_fsbl_bp' command is executed.
09:38:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:38:53 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_38_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:53 INFO  : 'con' command is executed.
09:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:38:53 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
09:40:31 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
09:40:39 INFO  : Disconnected from the channel tcfchan#13.
09:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
09:40:40 INFO  : 'jtag frequency' command is executed.
09:40:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:40:40 INFO  : Context for 'APU' is selected.
09:40:42 INFO  : System reset is completed.
09:40:45 INFO  : 'after 3000' command is executed.
09:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
09:40:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
09:40:56 INFO  : Context for 'APU' is selected.
09:40:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
09:40:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:56 INFO  : Context for 'APU' is selected.
09:40:56 INFO  : Boot mode is read from the target.
09:40:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:40:57 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:40:57 INFO  : 'set bp_40_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:40:58 INFO  : 'con -block -timeout 60' command is executed.
09:40:58 INFO  : 'bpremove $bp_40_57_fsbl_bp' command is executed.
09:40:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:40:59 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:40:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_40_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:59 INFO  : 'con' command is executed.
09:40:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:40:59 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
10:41:34 INFO  : Disconnected from the channel tcfchan#14.
13:08:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\temp_xsdb_launch_script.tcl
13:08:40 INFO  : XSCT server has started successfully.
13:08:40 INFO  : plnx-install-location is set to ''
13:08:40 INFO  : Successfully done setting XSCT server connection channel  
13:08:40 INFO  : Successfully done setting workspace for the tool. 
13:08:46 INFO  : Platform repository initialization has completed.
13:08:46 INFO  : Registering command handlers for Vitis TCF services
13:08:50 INFO  : Successfully done query RDI_DATADIR 
14:28:59 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
14:36:59 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
14:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
14:37:07 INFO  : 'jtag frequency' command is executed.
14:37:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:07 INFO  : Context for 'APU' is selected.
14:37:08 INFO  : System reset is completed.
14:37:11 INFO  : 'after 3000' command is executed.
14:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
14:37:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
14:37:23 INFO  : Context for 'APU' is selected.
14:37:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
14:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:24 INFO  : Context for 'APU' is selected.
14:37:24 INFO  : Boot mode is read from the target.
14:37:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:24 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:25 INFO  : 'set bp_37_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:26 INFO  : 'con -block -timeout 60' command is executed.
14:37:26 INFO  : 'bpremove $bp_37_24_fsbl_bp' command is executed.
14:37:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:26 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_37_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:27 INFO  : 'con' command is executed.
14:37:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:37:27 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
14:37:44 INFO  : Disconnected from the channel tcfchan#1.
14:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
14:37:45 INFO  : 'jtag frequency' command is executed.
14:37:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:45 INFO  : Context for 'APU' is selected.
14:37:47 INFO  : System reset is completed.
14:37:50 INFO  : 'after 3000' command is executed.
14:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
14:38:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
14:38:01 INFO  : Context for 'APU' is selected.
14:38:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
14:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:10 INFO  : Context for 'APU' is selected.
14:38:10 INFO  : Boot mode is read from the target.
14:38:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:11 INFO  : 'set bp_38_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:38:12 INFO  : 'con -block -timeout 60' command is executed.
14:38:12 INFO  : 'bpremove $bp_38_10_fsbl_bp' command is executed.
14:38:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_38_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:13 INFO  : 'con' command is executed.
14:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:38:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
15:05:46 INFO  : Checking for BSP changes to sync application flags for project 'FOC_app'...
15:05:59 INFO  : Disconnected from the channel tcfchan#2.
15:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
15:06:01 INFO  : 'jtag frequency' command is executed.
15:06:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:06:01 INFO  : Context for 'APU' is selected.
15:06:01 INFO  : System reset is completed.
15:06:05 INFO  : 'after 3000' command is executed.
15:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
15:06:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit"
15:06:16 INFO  : Context for 'APU' is selected.
15:06:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa'.
15:06:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:26 INFO  : Context for 'APU' is selected.
15:06:26 INFO  : Boot mode is read from the target.
15:06:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:27 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:27 INFO  : 'set bp_6_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:28 INFO  : 'con -block -timeout 60' command is executed.
15:06:28 INFO  : 'bpremove $bp_6_27_fsbl_bp' command is executed.
15:06:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:29 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/_ide/bitstream/FOC_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/hw/FOC_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/sw/FOC_wrapper/boot/fsbl.elf
set bp_6_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_app/Debug/FOC_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:29 INFO  : 'con' command is executed.
15:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:29 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_foc_app-default.tcl'
02:04:05 INFO  : Disconnected from the channel tcfchan#3.
16:28:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\temp_xsdb_launch_script.tcl
16:28:05 INFO  : XSCT server has started successfully.
16:28:05 INFO  : Successfully done setting XSCT server connection channel  
16:28:05 INFO  : plnx-install-location is set to ''
16:28:05 INFO  : Successfully done setting workspace for the tool. 
16:28:10 INFO  : Platform repository initialization has completed.
16:28:10 INFO  : Registering command handlers for Vitis TCF services
16:28:15 INFO  : Successfully done query RDI_DATADIR 
16:33:53 INFO  : Result from executing command 'getProjects': FOC_wrapper;pi_ila_wrapper
16:33:53 INFO  : Result from executing command 'getPlatforms': FOC_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/FOC_wrapper.xpfm
16:33:53 INFO  : Platform 'pi_ila_wrapper' is added to custom repositories.
16:34:04 INFO  : Platform 'pi_ila_wrapper' is added to custom repositories.
16:38:05 INFO  : Result from executing command 'getProjects': FOC_wrapper;pi_ila_wrapper
16:38:05 INFO  : Result from executing command 'getPlatforms': FOC_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/FOC_wrapper.xpfm;pi_ila_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/pi_ila_wrapper.xpfm
16:38:05 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:16:07 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:16:54 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:17:40 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
18:19:33 INFO  : 'jtag frequency' command is executed.
18:19:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:19:33 INFO  : Context for 'APU' is selected.
18:19:35 INFO  : System reset is completed.
18:19:38 INFO  : 'after 3000' command is executed.
18:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
18:19:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
18:19:49 INFO  : Context for 'APU' is selected.
18:19:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
18:19:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:50 INFO  : Context for 'APU' is selected.
18:19:50 INFO  : Boot mode is read from the target.
18:19:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:51 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:51 INFO  : 'set bp_19_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:19:52 INFO  : 'con -block -timeout 60' command is executed.
18:19:52 INFO  : 'bpremove $bp_19_51_fsbl_bp' command is executed.
18:19:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:53 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_19_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:53 INFO  : 'con' command is executed.
18:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:53 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
18:21:57 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:22:17 INFO  : Disconnected from the channel tcfchan#2.
18:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
18:22:18 INFO  : 'jtag frequency' command is executed.
18:22:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:22:18 INFO  : Context for 'APU' is selected.
18:22:19 INFO  : System reset is completed.
18:22:22 INFO  : 'after 3000' command is executed.
18:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
18:22:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
18:22:33 INFO  : Context for 'APU' is selected.
18:22:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
18:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:33 INFO  : Context for 'APU' is selected.
18:22:33 INFO  : Boot mode is read from the target.
18:22:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:22:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:22:34 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:22:34 INFO  : 'set bp_22_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:22:35 INFO  : 'con -block -timeout 60' command is executed.
18:22:35 INFO  : 'bpremove $bp_22_34_fsbl_bp' command is executed.
18:22:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:22:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:22:36 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_22_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:22:36 INFO  : 'con' command is executed.
18:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:22:36 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
18:27:03 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:27:37 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:27:54 INFO  : Disconnected from the channel tcfchan#3.
18:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
18:27:55 INFO  : 'jtag frequency' command is executed.
18:27:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:27:55 INFO  : Context for 'APU' is selected.
18:27:56 INFO  : System reset is completed.
18:27:59 INFO  : 'after 3000' command is executed.
18:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
18:28:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
18:28:10 INFO  : Context for 'APU' is selected.
18:28:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
18:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:10 INFO  : Context for 'APU' is selected.
18:28:10 INFO  : Boot mode is read from the target.
18:28:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:11 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:11 INFO  : 'set bp_28_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:28:12 INFO  : 'con -block -timeout 60' command is executed.
18:28:12 INFO  : 'bpremove $bp_28_11_fsbl_bp' command is executed.
18:28:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:13 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_28_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:13 INFO  : 'con' command is executed.
18:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:28:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
18:29:04 INFO  : Disconnected from the channel tcfchan#4.
18:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
18:29:05 INFO  : 'jtag frequency' command is executed.
18:29:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:29:05 INFO  : Context for 'APU' is selected.
18:29:06 INFO  : System reset is completed.
18:29:09 INFO  : 'after 3000' command is executed.
18:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
18:29:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
18:29:20 INFO  : Context for 'APU' is selected.
18:29:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
18:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:20 INFO  : Context for 'APU' is selected.
18:29:20 INFO  : Boot mode is read from the target.
18:29:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:22 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:22 INFO  : 'set bp_29_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:29:23 INFO  : 'con -block -timeout 60' command is executed.
18:29:23 INFO  : 'bpremove $bp_29_22_fsbl_bp' command is executed.
18:29:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:24 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_29_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:24 INFO  : 'con' command is executed.
18:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:29:24 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
18:30:39 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:33:46 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:59:35 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
18:59:47 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
19:01:57 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
19:02:13 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
19:02:23 INFO  : Disconnected from the channel tcfchan#5.
19:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
19:02:25 INFO  : 'jtag frequency' command is executed.
19:02:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:02:25 INFO  : Context for 'APU' is selected.
19:02:26 INFO  : System reset is completed.
19:02:29 INFO  : 'after 3000' command is executed.
19:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
19:02:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
19:02:40 INFO  : Context for 'APU' is selected.
19:02:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
19:02:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:40 INFO  : Context for 'APU' is selected.
19:02:40 INFO  : Boot mode is read from the target.
19:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:02:41 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:02:41 INFO  : 'set bp_2_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:02:42 INFO  : 'con -block -timeout 60' command is executed.
19:02:42 INFO  : 'bpremove $bp_2_41_fsbl_bp' command is executed.
19:02:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:02:43 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
19:02:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_2_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:43 INFO  : 'con' command is executed.
19:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:02:43 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:47:55 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:48:26 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:48:57 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:49:07 INFO  : Disconnected from the channel tcfchan#6.
01:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:49:09 INFO  : 'jtag frequency' command is executed.
01:49:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:49:09 INFO  : Context for 'APU' is selected.
01:49:10 INFO  : System reset is completed.
01:49:13 INFO  : 'after 3000' command is executed.
01:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:49:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:49:31 INFO  : Context for 'APU' is selected.
01:49:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:31 INFO  : Context for 'APU' is selected.
01:49:31 INFO  : Boot mode is read from the target.
01:49:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:49:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:49:33 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:49:34 INFO  : 'set bp_49_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:49:34 INFO  : 'con -block -timeout 60' command is executed.
01:49:34 INFO  : 'bpremove $bp_49_33_fsbl_bp' command is executed.
01:49:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:49:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:49:36 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_49_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:49:36 INFO  : 'con' command is executed.
01:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:49:36 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:54:16 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:55:26 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:55:34 INFO  : Disconnected from the channel tcfchan#7.
01:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:55:36 INFO  : 'jtag frequency' command is executed.
01:55:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:55:36 INFO  : Context for 'APU' is selected.
01:55:39 INFO  : System reset is completed.
01:55:42 INFO  : 'after 3000' command is executed.
01:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:56:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:56:02 INFO  : Context for 'APU' is selected.
01:56:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:02 INFO  : Context for 'APU' is selected.
01:56:02 INFO  : Boot mode is read from the target.
01:56:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:56:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:56:04 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:56:04 INFO  : 'set bp_56_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:56:05 INFO  : 'con -block -timeout 60' command is executed.
01:56:05 INFO  : 'bpremove $bp_56_4_fsbl_bp' command is executed.
01:56:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:56:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:56:06 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:56:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_56_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:56:07 INFO  : 'con' command is executed.
01:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:56:07 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:57:05 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:57:37 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:01:15 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:01:25 INFO  : Disconnected from the channel tcfchan#8.
02:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:01:27 INFO  : 'jtag frequency' command is executed.
02:01:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:01:27 INFO  : Context for 'APU' is selected.
02:01:28 INFO  : System reset is completed.
02:01:31 INFO  : 'after 3000' command is executed.
02:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:02:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:02:02 INFO  : Context for 'APU' is selected.
02:02:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:02 INFO  : Context for 'APU' is selected.
02:02:02 INFO  : Boot mode is read from the target.
02:02:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:02:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:02:09 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:02:09 INFO  : 'set bp_2_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:02:09 INFO  : 'con -block -timeout 60' command is executed.
02:02:09 INFO  : 'bpremove $bp_2_9_fsbl_bp' command is executed.
02:02:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:02:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:02:16 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:02:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_2_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:02:16 INFO  : 'con' command is executed.
02:02:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:02:16 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:03:50 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:04:04 INFO  : Disconnected from the channel tcfchan#9.
02:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:04:07 INFO  : 'jtag frequency' command is executed.
02:04:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:04:07 INFO  : Context for 'APU' is selected.
02:04:10 INFO  : System reset is completed.
02:04:13 INFO  : 'after 3000' command is executed.
02:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:04:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:04:41 INFO  : Context for 'APU' is selected.
02:04:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:41 INFO  : Context for 'APU' is selected.
02:04:41 INFO  : Boot mode is read from the target.
02:04:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:04:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:04:43 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:04:43 INFO  : 'set bp_4_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:04:43 INFO  : 'con -block -timeout 60' command is executed.
02:04:43 INFO  : 'bpremove $bp_4_43_fsbl_bp' command is executed.
02:04:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:04:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:04:45 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_4_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:04:45 INFO  : 'con' command is executed.
02:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:04:45 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:06:46 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:06:52 INFO  : Disconnected from the channel tcfchan#10.
02:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:06:53 INFO  : 'jtag frequency' command is executed.
02:06:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:06:53 INFO  : Context for 'APU' is selected.
02:06:54 INFO  : System reset is completed.
02:06:57 INFO  : 'after 3000' command is executed.
02:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:07:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:07:10 INFO  : Context for 'APU' is selected.
02:07:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:10 INFO  : Context for 'APU' is selected.
02:07:10 INFO  : Boot mode is read from the target.
02:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:07:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:07:11 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:07:11 INFO  : 'set bp_7_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:07:12 INFO  : 'con -block -timeout 60' command is executed.
02:07:12 INFO  : 'bpremove $bp_7_11_fsbl_bp' command is executed.
02:07:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:07:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:07:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_7_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:07:13 INFO  : 'con' command is executed.
02:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:07:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:08:02 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:08:22 INFO  : Disconnected from the channel tcfchan#11.
02:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:08:24 INFO  : 'jtag frequency' command is executed.
02:08:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:08:25 INFO  : Context for 'APU' is selected.
02:08:26 INFO  : System reset is completed.
02:08:29 INFO  : 'after 3000' command is executed.
02:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:08:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:08:42 INFO  : Context for 'APU' is selected.
02:08:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:42 INFO  : Context for 'APU' is selected.
02:08:42 INFO  : Boot mode is read from the target.
02:08:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:08:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:08:43 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:08:43 INFO  : 'set bp_8_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:08:44 INFO  : 'con -block -timeout 60' command is executed.
02:08:44 INFO  : 'bpremove $bp_8_43_fsbl_bp' command is executed.
02:08:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:08:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:08:44 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_8_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:08:45 INFO  : 'con' command is executed.
02:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:08:45 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:10:14 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:10:36 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:11:02 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:11:13 INFO  : Disconnected from the channel tcfchan#12.
02:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:11:15 INFO  : 'jtag frequency' command is executed.
02:11:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:11:15 INFO  : Context for 'APU' is selected.
02:11:16 INFO  : System reset is completed.
02:11:19 INFO  : 'after 3000' command is executed.
02:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:11:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:11:33 INFO  : Context for 'APU' is selected.
02:11:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:11:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:34 INFO  : Context for 'APU' is selected.
02:11:34 INFO  : Boot mode is read from the target.
02:11:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:11:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:11:35 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:11:35 INFO  : 'set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:11:35 INFO  : 'con -block -timeout 60' command is executed.
02:11:35 INFO  : 'bpremove $bp_11_35_fsbl_bp' command is executed.
02:11:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:11:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:11:37 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:11:37 INFO  : 'con' command is executed.
02:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:11:37 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:13:14 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:13:21 INFO  : Disconnected from the channel tcfchan#13.
02:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:13:23 INFO  : 'jtag frequency' command is executed.
02:13:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:13:23 INFO  : Context for 'APU' is selected.
02:13:25 INFO  : System reset is completed.
02:13:28 INFO  : 'after 3000' command is executed.
02:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:13:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:13:41 INFO  : Context for 'APU' is selected.
02:13:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:41 INFO  : Context for 'APU' is selected.
02:13:41 INFO  : Boot mode is read from the target.
02:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:13:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:13:42 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:13:43 INFO  : 'set bp_13_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:13:44 INFO  : 'con -block -timeout 60' command is executed.
02:13:44 INFO  : 'bpremove $bp_13_42_fsbl_bp' command is executed.
02:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:13:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:13:45 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_13_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:13:45 INFO  : 'con' command is executed.
02:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:13:45 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:14:50 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:15:00 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:15:05 INFO  : Disconnected from the channel tcfchan#14.
02:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:15:07 INFO  : 'jtag frequency' command is executed.
02:15:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:15:07 INFO  : Context for 'APU' is selected.
02:15:08 INFO  : System reset is completed.
02:15:11 INFO  : 'after 3000' command is executed.
02:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:15:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:15:25 INFO  : Context for 'APU' is selected.
02:15:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:26 INFO  : Context for 'APU' is selected.
02:15:26 INFO  : Boot mode is read from the target.
02:15:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:15:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:15:27 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:15:27 INFO  : 'set bp_15_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:15:29 INFO  : 'con -block -timeout 60' command is executed.
02:15:29 INFO  : 'bpremove $bp_15_27_fsbl_bp' command is executed.
02:15:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:15:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:15:30 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_15_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:15:31 INFO  : 'con' command is executed.
02:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:15:31 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:15:55 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:16:41 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:17:53 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:18:07 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:18:19 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:18:27 INFO  : Disconnected from the channel tcfchan#15.
02:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:18:28 INFO  : 'jtag frequency' command is executed.
02:18:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:18:28 INFO  : Context for 'APU' is selected.
02:18:30 INFO  : System reset is completed.
02:18:33 INFO  : 'after 3000' command is executed.
02:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:18:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:18:44 INFO  : Context for 'APU' is selected.
02:18:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:44 INFO  : Context for 'APU' is selected.
02:18:44 INFO  : Boot mode is read from the target.
02:18:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:18:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:18:45 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:18:45 INFO  : 'set bp_18_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:18:46 INFO  : 'con -block -timeout 60' command is executed.
02:18:46 INFO  : 'bpremove $bp_18_45_fsbl_bp' command is executed.
02:18:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:18:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:18:47 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_18_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:18:47 INFO  : 'con' command is executed.
02:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:18:47 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:20:45 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:20:50 INFO  : Disconnected from the channel tcfchan#16.
02:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:20:51 INFO  : 'jtag frequency' command is executed.
02:20:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:20:51 INFO  : Context for 'APU' is selected.
02:20:52 INFO  : System reset is completed.
02:20:55 INFO  : 'after 3000' command is executed.
02:20:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:21:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:21:07 INFO  : Context for 'APU' is selected.
02:21:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:07 INFO  : Context for 'APU' is selected.
02:21:07 INFO  : Boot mode is read from the target.
02:21:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:21:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:21:08 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:21:08 INFO  : 'set bp_21_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:21:09 INFO  : 'con -block -timeout 60' command is executed.
02:21:09 INFO  : 'bpremove $bp_21_8_fsbl_bp' command is executed.
02:21:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:21:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:21:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_21_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:21:10 INFO  : 'con' command is executed.
02:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:21:10 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:21:37 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:21:44 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:21:47 INFO  : Disconnected from the channel tcfchan#17.
02:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:21:49 INFO  : 'jtag frequency' command is executed.
02:21:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:21:49 INFO  : Context for 'APU' is selected.
02:21:50 INFO  : System reset is completed.
02:21:53 INFO  : 'after 3000' command is executed.
02:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:22:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:22:04 INFO  : Context for 'APU' is selected.
02:22:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:04 INFO  : Context for 'APU' is selected.
02:22:04 INFO  : Boot mode is read from the target.
02:22:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:22:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:22:05 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:22:05 INFO  : 'set bp_22_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:22:06 INFO  : 'con -block -timeout 60' command is executed.
02:22:06 INFO  : 'bpremove $bp_22_5_fsbl_bp' command is executed.
02:22:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:22:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:22:07 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_22_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:22:08 INFO  : 'con' command is executed.
02:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:22:08 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:22:48 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:22:53 INFO  : Disconnected from the channel tcfchan#18.
02:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:22:54 INFO  : 'jtag frequency' command is executed.
02:22:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:22:54 INFO  : Context for 'APU' is selected.
02:22:55 INFO  : System reset is completed.
02:22:58 INFO  : 'after 3000' command is executed.
02:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:23:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:23:09 INFO  : Context for 'APU' is selected.
02:23:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:09 INFO  : Context for 'APU' is selected.
02:23:09 INFO  : Boot mode is read from the target.
02:23:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:23:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:23:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:23:11 INFO  : 'set bp_23_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:23:12 INFO  : 'con -block -timeout 60' command is executed.
02:23:12 INFO  : 'bpremove $bp_23_10_fsbl_bp' command is executed.
02:23:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:23:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:23:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_23_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:23:13 INFO  : 'con' command is executed.
02:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:23:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:25:59 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:26:07 INFO  : Disconnected from the channel tcfchan#19.
02:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:26:08 INFO  : 'jtag frequency' command is executed.
02:26:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:26:08 INFO  : Context for 'APU' is selected.
02:26:09 INFO  : System reset is completed.
02:26:12 INFO  : 'after 3000' command is executed.
02:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:26:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:26:23 INFO  : Context for 'APU' is selected.
02:26:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:24 INFO  : Context for 'APU' is selected.
02:26:24 INFO  : Boot mode is read from the target.
02:26:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:26:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:26:24 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:26:25 INFO  : 'set bp_26_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:26:26 INFO  : 'con -block -timeout 60' command is executed.
02:26:26 INFO  : 'bpremove $bp_26_25_fsbl_bp' command is executed.
02:26:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:26:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:26:26 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_26_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:26:27 INFO  : 'con' command is executed.
02:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:26:27 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:27:58 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:28:09 INFO  : Disconnected from the channel tcfchan#20.
02:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:28:10 INFO  : 'jtag frequency' command is executed.
02:28:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:28:10 INFO  : Context for 'APU' is selected.
02:28:11 INFO  : System reset is completed.
02:28:14 INFO  : 'after 3000' command is executed.
02:28:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:28:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:28:25 INFO  : Context for 'APU' is selected.
02:28:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:28:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:26 INFO  : Context for 'APU' is selected.
02:28:26 INFO  : Boot mode is read from the target.
02:28:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:28:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:28:27 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:28:27 INFO  : 'set bp_28_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:28:28 INFO  : 'con -block -timeout 60' command is executed.
02:28:28 INFO  : 'bpremove $bp_28_27_fsbl_bp' command is executed.
02:28:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:28:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:28:29 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_28_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:28:29 INFO  : 'con' command is executed.
02:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:28:29 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:30:50 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:30:55 INFO  : Disconnected from the channel tcfchan#21.
02:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:30:57 INFO  : 'jtag frequency' command is executed.
02:30:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:30:57 INFO  : Context for 'APU' is selected.
02:30:58 INFO  : System reset is completed.
02:31:01 INFO  : 'after 3000' command is executed.
02:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:31:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:31:12 INFO  : Context for 'APU' is selected.
02:31:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:12 INFO  : Context for 'APU' is selected.
02:31:12 INFO  : Boot mode is read from the target.
02:31:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:31:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:31:13 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:31:13 INFO  : 'set bp_31_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:31:14 INFO  : 'con -block -timeout 60' command is executed.
02:31:14 INFO  : 'bpremove $bp_31_13_fsbl_bp' command is executed.
02:31:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:31:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:31:15 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_31_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:31:15 INFO  : 'con' command is executed.
02:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:31:15 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:32:51 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:32:57 INFO  : Disconnected from the channel tcfchan#22.
02:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:32:58 INFO  : 'jtag frequency' command is executed.
02:32:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:32:58 INFO  : Context for 'APU' is selected.
02:32:59 INFO  : System reset is completed.
02:33:02 INFO  : 'after 3000' command is executed.
02:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:33:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:33:13 INFO  : Context for 'APU' is selected.
02:33:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:13 INFO  : Context for 'APU' is selected.
02:33:13 INFO  : Boot mode is read from the target.
02:33:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:33:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:33:14 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:33:14 INFO  : 'set bp_33_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:33:15 INFO  : 'con -block -timeout 60' command is executed.
02:33:15 INFO  : 'bpremove $bp_33_14_fsbl_bp' command is executed.
02:33:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:33:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:33:16 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_33_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:33:16 INFO  : 'con' command is executed.
02:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:33:16 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:34:49 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:34:53 INFO  : Disconnected from the channel tcfchan#23.
02:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:34:54 INFO  : 'jtag frequency' command is executed.
02:34:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:34:54 INFO  : Context for 'APU' is selected.
02:34:55 INFO  : System reset is completed.
02:34:58 INFO  : 'after 3000' command is executed.
02:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:35:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:35:09 INFO  : Context for 'APU' is selected.
02:35:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:10 INFO  : Context for 'APU' is selected.
02:35:10 INFO  : Boot mode is read from the target.
02:35:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:35:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:35:11 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:35:11 INFO  : 'set bp_35_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:35:12 INFO  : 'con -block -timeout 60' command is executed.
02:35:12 INFO  : 'bpremove $bp_35_11_fsbl_bp' command is executed.
02:35:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:35:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:35:13 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_35_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:35:13 INFO  : 'con' command is executed.
02:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:35:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:39:09 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:39:15 INFO  : Disconnected from the channel tcfchan#24.
02:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:39:17 INFO  : 'jtag frequency' command is executed.
02:39:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:39:17 INFO  : Context for 'APU' is selected.
02:39:18 INFO  : System reset is completed.
02:39:21 INFO  : 'after 3000' command is executed.
02:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:39:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:39:32 INFO  : Context for 'APU' is selected.
02:39:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:32 INFO  : Context for 'APU' is selected.
02:39:32 INFO  : Boot mode is read from the target.
02:39:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:39:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:39:33 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:39:33 INFO  : 'set bp_39_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:39:34 INFO  : 'con -block -timeout 60' command is executed.
02:39:34 INFO  : 'bpremove $bp_39_33_fsbl_bp' command is executed.
02:39:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:39:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:39:35 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_39_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:39:35 INFO  : 'con' command is executed.
02:39:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:39:35 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:41:01 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:41:08 INFO  : Disconnected from the channel tcfchan#25.
02:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:41:09 INFO  : 'jtag frequency' command is executed.
02:41:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:41:09 INFO  : Context for 'APU' is selected.
02:41:10 INFO  : System reset is completed.
02:41:13 INFO  : 'after 3000' command is executed.
02:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:41:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:41:25 INFO  : Context for 'APU' is selected.
02:41:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:25 INFO  : Context for 'APU' is selected.
02:41:25 INFO  : Boot mode is read from the target.
02:41:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:41:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:41:26 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:41:26 INFO  : 'set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:41:27 INFO  : 'con -block -timeout 60' command is executed.
02:41:27 INFO  : 'bpremove $bp_41_26_fsbl_bp' command is executed.
02:41:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:41:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:41:28 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:41:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:41:28 INFO  : 'con' command is executed.
02:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:41:28 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:42:37 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:42:44 INFO  : Disconnected from the channel tcfchan#26.
02:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:42:45 INFO  : 'jtag frequency' command is executed.
02:42:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:42:45 INFO  : Context for 'APU' is selected.
02:42:46 INFO  : System reset is completed.
02:42:49 INFO  : 'after 3000' command is executed.
02:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:43:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:43:00 INFO  : Context for 'APU' is selected.
02:43:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:00 INFO  : Context for 'APU' is selected.
02:43:00 INFO  : Boot mode is read from the target.
02:43:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:43:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:43:01 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:43:01 INFO  : 'set bp_43_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:43:02 INFO  : 'con -block -timeout 60' command is executed.
02:43:02 INFO  : 'bpremove $bp_43_1_fsbl_bp' command is executed.
02:43:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:43:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:43:03 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_43_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:43:04 INFO  : 'con' command is executed.
02:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:43:04 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:45:30 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:45:36 INFO  : Disconnected from the channel tcfchan#27.
02:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:45:37 INFO  : 'jtag frequency' command is executed.
02:45:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:45:37 INFO  : Context for 'APU' is selected.
02:45:39 INFO  : System reset is completed.
02:45:42 INFO  : 'after 3000' command is executed.
02:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:45:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:45:53 INFO  : Context for 'APU' is selected.
02:45:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:53 INFO  : Context for 'APU' is selected.
02:45:53 INFO  : Boot mode is read from the target.
02:45:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:45:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:45:54 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:45:54 INFO  : 'set bp_45_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:45:55 INFO  : 'con -block -timeout 60' command is executed.
02:45:55 INFO  : 'bpremove $bp_45_54_fsbl_bp' command is executed.
02:45:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:45:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:45:56 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_45_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:45:56 INFO  : 'con' command is executed.
02:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:45:56 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
03:06:27 INFO  : Result from executing command 'getProjects': FOC_wrapper;pi_ila_wrapper;zusys_wrapper
03:06:27 INFO  : Result from executing command 'getPlatforms': FOC_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/FOC_wrapper.xpfm;pi_ila_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/pi_ila_wrapper.xpfm
03:06:27 INFO  : Platform 'zusys_wrapper' is added to custom repositories.
03:06:41 INFO  : Platform 'zusys_wrapper' is added to custom repositories.
03:11:38 INFO  : Result from executing command 'getProjects': FOC_wrapper;pi_ila_wrapper;zusys_wrapper
03:11:38 INFO  : Result from executing command 'getPlatforms': FOC_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/FOC_wrapper/export/FOC_wrapper/FOC_wrapper.xpfm;pi_ila_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/pi_ila_wrapper.xpfm;zusys_wrapper|C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/zusys_wrapper/export/zusys_wrapper/zusys_wrapper.xpfm
03:11:38 INFO  : Checking for BSP changes to sync application flags for project 'zusys_App'...
03:13:03 INFO  : Disconnected from the channel tcfchan#28.
03:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:06 WARN  : Part name present in the hardware specification 'xczu9eg-ffvc900-1-e' doesn't match the one present on the target 'xczu7'.
03:13:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
03:13:20 INFO  : 'jtag frequency' command is executed.
03:13:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:13:20 INFO  : Context for 'APU' is selected.
03:13:21 INFO  : System reset is completed.
03:13:24 INFO  : 'after 3000' command is executed.
03:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
03:13:24 ERROR : bitstream is not compatible with the target
03:13:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
03:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

03:13:24 ERROR : bitstream is not compatible with the target
08:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:31 WARN  : Part name present in the hardware specification 'xczu9eg-ffvc900-1-e' doesn't match the one present on the target 'xczu7'.
08:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:39:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:47:38 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
10:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
10:47:53 INFO  : 'jtag frequency' command is executed.
10:47:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:47:53 INFO  : Context for 'APU' is selected.
10:47:54 INFO  : System reset is completed.
10:47:57 INFO  : 'after 3000' command is executed.
10:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
10:48:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
10:48:08 INFO  : Context for 'APU' is selected.
10:48:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
10:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:08 INFO  : Context for 'APU' is selected.
10:48:08 INFO  : Boot mode is read from the target.
10:48:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:48:09 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:48:09 INFO  : 'set bp_48_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:48:11 INFO  : 'con -block -timeout 60' command is executed.
10:48:11 INFO  : 'bpremove $bp_48_9_fsbl_bp' command is executed.
10:48:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:48:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_48_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:12 INFO  : 'con' command is executed.
10:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:48:12 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
10:51:31 INFO  : Disconnected from the channel tcfchan#30.
10:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
10:51:32 INFO  : 'jtag frequency' command is executed.
10:51:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:51:32 INFO  : Context for 'APU' is selected.
10:51:34 INFO  : System reset is completed.
10:51:37 INFO  : 'after 3000' command is executed.
10:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
10:51:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
10:51:48 INFO  : Context for 'APU' is selected.
10:51:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
10:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:48 INFO  : Context for 'APU' is selected.
10:51:48 INFO  : Boot mode is read from the target.
10:51:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:49 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:49 INFO  : 'set bp_51_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:51:50 INFO  : 'con -block -timeout 60' command is executed.
10:51:50 INFO  : 'bpremove $bp_51_49_fsbl_bp' command is executed.
10:51:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:51 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_51_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:51 INFO  : 'con' command is executed.
10:51:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:51:51 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
10:54:24 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
10:54:29 INFO  : Disconnected from the channel tcfchan#31.
10:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
10:54:31 INFO  : 'jtag frequency' command is executed.
10:54:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:54:31 INFO  : Context for 'APU' is selected.
10:54:32 INFO  : System reset is completed.
10:54:35 INFO  : 'after 3000' command is executed.
10:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
10:54:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
10:54:46 INFO  : Context for 'APU' is selected.
10:54:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
10:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:47 INFO  : Context for 'APU' is selected.
10:54:47 INFO  : Boot mode is read from the target.
10:54:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:48 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:48 INFO  : 'set bp_54_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:54:49 INFO  : 'con -block -timeout 60' command is executed.
10:54:49 INFO  : 'bpremove $bp_54_48_fsbl_bp' command is executed.
10:54:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:49 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_54_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:50 INFO  : 'con' command is executed.
10:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:54:50 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
10:57:00 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
10:57:06 INFO  : Disconnected from the channel tcfchan#32.
10:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
10:57:08 INFO  : 'jtag frequency' command is executed.
10:57:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:08 INFO  : Context for 'APU' is selected.
10:57:09 INFO  : System reset is completed.
10:57:12 INFO  : 'after 3000' command is executed.
10:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
10:57:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
10:57:23 INFO  : Context for 'APU' is selected.
10:57:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
10:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:24 INFO  : Context for 'APU' is selected.
10:57:24 INFO  : Boot mode is read from the target.
10:57:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:25 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:25 INFO  : 'set bp_57_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:57:26 INFO  : 'con -block -timeout 60' command is executed.
10:57:26 INFO  : 'bpremove $bp_57_25_fsbl_bp' command is executed.
10:57:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:27 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_57_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:27 INFO  : 'con' command is executed.
10:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:57:27 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:43:21 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:43:43 INFO  : Disconnected from the channel tcfchan#33.
01:43:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:43:45 INFO  : 'jtag frequency' command is executed.
01:43:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:43:45 INFO  : Context for 'APU' is selected.
01:43:46 INFO  : System reset is completed.
01:43:49 INFO  : 'after 3000' command is executed.
01:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:44:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:44:00 INFO  : Context for 'APU' is selected.
01:44:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:00 INFO  : Context for 'APU' is selected.
01:44:00 INFO  : Boot mode is read from the target.
01:44:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:44:01 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:44:01 INFO  : 'set bp_44_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:44:02 INFO  : 'con -block -timeout 60' command is executed.
01:44:02 INFO  : 'bpremove $bp_44_1_fsbl_bp' command is executed.
01:44:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:44:03 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_44_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:03 INFO  : 'con' command is executed.
01:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:44:03 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:46:14 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:46:25 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:46:30 INFO  : Disconnected from the channel tcfchan#34.
01:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:46:32 INFO  : 'jtag frequency' command is executed.
01:46:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:46:32 INFO  : Context for 'APU' is selected.
01:46:33 INFO  : System reset is completed.
01:46:36 INFO  : 'after 3000' command is executed.
01:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:46:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:46:47 INFO  : Context for 'APU' is selected.
01:46:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:47 INFO  : Context for 'APU' is selected.
01:46:47 INFO  : Boot mode is read from the target.
01:46:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:46:48 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:46:48 INFO  : 'set bp_46_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:46:50 INFO  : 'con -block -timeout 60' command is executed.
01:46:50 INFO  : 'bpremove $bp_46_48_fsbl_bp' command is executed.
01:46:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:46:50 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_46_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:51 INFO  : 'con' command is executed.
01:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:46:51 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:48:01 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:48:06 INFO  : Disconnected from the channel tcfchan#35.
01:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:48:08 INFO  : 'jtag frequency' command is executed.
01:48:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:48:08 INFO  : Context for 'APU' is selected.
01:48:09 INFO  : System reset is completed.
01:48:12 INFO  : 'after 3000' command is executed.
01:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:48:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:48:23 INFO  : Context for 'APU' is selected.
01:48:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:48:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:23 INFO  : Context for 'APU' is selected.
01:48:23 INFO  : Boot mode is read from the target.
01:48:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:48:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:48:24 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:48:24 INFO  : 'set bp_48_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:48:26 INFO  : 'con -block -timeout 60' command is executed.
01:48:26 INFO  : 'bpremove $bp_48_24_fsbl_bp' command is executed.
01:48:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:48:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:48:26 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_48_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:48:27 INFO  : 'con' command is executed.
01:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:48:27 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:49:20 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:49:27 INFO  : Disconnected from the channel tcfchan#36.
01:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:49:28 INFO  : 'jtag frequency' command is executed.
01:49:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:49:28 INFO  : Context for 'APU' is selected.
01:49:29 INFO  : System reset is completed.
01:49:32 INFO  : 'after 3000' command is executed.
01:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:49:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:49:43 INFO  : Context for 'APU' is selected.
01:49:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:49:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:43 INFO  : Context for 'APU' is selected.
01:49:43 INFO  : Boot mode is read from the target.
01:49:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:49:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:49:44 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:49:44 INFO  : 'set bp_49_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:49:45 INFO  : 'con -block -timeout 60' command is executed.
01:49:45 INFO  : 'bpremove $bp_49_44_fsbl_bp' command is executed.
01:49:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:49:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:49:46 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:49:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_49_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:49:46 INFO  : 'con' command is executed.
01:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:49:46 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:50:06 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:53:49 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:54:10 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:54:24 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:55:05 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:55:13 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:55:50 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
01:55:56 INFO  : Disconnected from the channel tcfchan#37.
01:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:55:57 INFO  : 'jtag frequency' command is executed.
01:55:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:55:57 INFO  : Context for 'APU' is selected.
01:55:59 INFO  : System reset is completed.
01:56:02 INFO  : 'after 3000' command is executed.
01:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:56:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:56:13 INFO  : Context for 'APU' is selected.
01:56:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:13 INFO  : Context for 'APU' is selected.
01:56:13 INFO  : Boot mode is read from the target.
01:56:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:56:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:56:14 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:56:14 INFO  : 'set bp_56_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:56:15 INFO  : 'con -block -timeout 60' command is executed.
01:56:15 INFO  : 'bpremove $bp_56_14_fsbl_bp' command is executed.
01:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:56:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:56:16 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:56:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_56_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:56:16 INFO  : 'con' command is executed.
01:56:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:56:16 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
01:57:21 INFO  : Disconnected from the channel tcfchan#38.
01:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
01:57:22 INFO  : 'jtag frequency' command is executed.
01:57:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:57:22 INFO  : Context for 'APU' is selected.
01:57:24 INFO  : System reset is completed.
01:57:27 INFO  : 'after 3000' command is executed.
01:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
01:57:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
01:57:38 INFO  : Context for 'APU' is selected.
01:57:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
01:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:38 INFO  : Context for 'APU' is selected.
01:57:38 INFO  : Boot mode is read from the target.
01:57:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:57:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:57:39 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:57:39 INFO  : 'set bp_57_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:57:40 INFO  : 'con -block -timeout 60' command is executed.
01:57:40 INFO  : 'bpremove $bp_57_39_fsbl_bp' command is executed.
01:57:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:57:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:57:41 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
01:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_57_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:57:41 INFO  : 'con' command is executed.
01:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:57:41 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:00:08 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:00:12 INFO  : Disconnected from the channel tcfchan#39.
02:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:00:13 INFO  : 'jtag frequency' command is executed.
02:00:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:00:13 INFO  : Context for 'APU' is selected.
02:00:14 INFO  : System reset is completed.
02:00:17 INFO  : 'after 3000' command is executed.
02:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:00:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:00:29 INFO  : Context for 'APU' is selected.
02:00:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:29 INFO  : Context for 'APU' is selected.
02:00:29 INFO  : Boot mode is read from the target.
02:00:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:00:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:00:30 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:00:30 INFO  : 'set bp_0_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:00:31 INFO  : 'con -block -timeout 60' command is executed.
02:00:31 INFO  : 'bpremove $bp_0_30_fsbl_bp' command is executed.
02:00:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:00:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:00:32 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_0_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:00:32 INFO  : 'con' command is executed.
02:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:00:32 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:05:05 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:05:21 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:05:29 INFO  : Disconnected from the channel tcfchan#40.
02:05:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:05:31 INFO  : 'jtag frequency' command is executed.
02:05:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:05:31 INFO  : Context for 'APU' is selected.
02:05:32 INFO  : System reset is completed.
02:05:35 INFO  : 'after 3000' command is executed.
02:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:05:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:05:46 INFO  : Context for 'APU' is selected.
02:05:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:46 INFO  : Context for 'APU' is selected.
02:05:46 INFO  : Boot mode is read from the target.
02:05:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:05:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:05:47 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:05:47 INFO  : 'set bp_5_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:05:48 INFO  : 'con -block -timeout 60' command is executed.
02:05:48 INFO  : 'bpremove $bp_5_47_fsbl_bp' command is executed.
02:05:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:05:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:05:49 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_5_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:05:49 INFO  : 'con' command is executed.
02:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:05:49 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:11:02 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:11:21 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:11:26 INFO  : Disconnected from the channel tcfchan#41.
02:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:11:28 INFO  : 'jtag frequency' command is executed.
02:11:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:11:28 INFO  : Context for 'APU' is selected.
02:11:29 INFO  : System reset is completed.
02:11:32 INFO  : 'after 3000' command is executed.
02:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:11:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:11:43 INFO  : Context for 'APU' is selected.
02:11:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:43 INFO  : Context for 'APU' is selected.
02:11:43 INFO  : Boot mode is read from the target.
02:11:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:11:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:11:44 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:11:44 INFO  : 'set bp_11_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:11:45 INFO  : 'con -block -timeout 60' command is executed.
02:11:45 INFO  : 'bpremove $bp_11_44_fsbl_bp' command is executed.
02:11:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:11:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:11:46 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_11_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:11:47 INFO  : 'con' command is executed.
02:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:11:47 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
02:14:32 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
02:14:38 INFO  : Disconnected from the channel tcfchan#42.
02:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
02:14:39 INFO  : 'jtag frequency' command is executed.
02:14:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:14:40 INFO  : Context for 'APU' is selected.
02:14:41 INFO  : System reset is completed.
02:14:44 INFO  : 'after 3000' command is executed.
02:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
02:14:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
02:14:55 INFO  : Context for 'APU' is selected.
02:14:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
02:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:55 INFO  : Context for 'APU' is selected.
02:14:55 INFO  : Boot mode is read from the target.
02:14:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:14:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:14:56 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:14:56 INFO  : 'set bp_14_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:14:57 INFO  : 'con -block -timeout 60' command is executed.
02:14:57 INFO  : 'bpremove $bp_14_56_fsbl_bp' command is executed.
02:14:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:14:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:14:58 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
02:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_14_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:14:58 INFO  : 'con' command is executed.
02:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:14:58 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:13:27 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:13:56 INFO  : Disconnected from the channel tcfchan#43.
00:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:13:57 INFO  : 'jtag frequency' command is executed.
00:13:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:13:58 INFO  : Context for 'APU' is selected.
00:13:59 INFO  : System reset is completed.
00:14:02 INFO  : 'after 3000' command is executed.
00:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:14:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:14:13 INFO  : Context for 'APU' is selected.
00:14:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:13 INFO  : Context for 'APU' is selected.
00:14:13 INFO  : Boot mode is read from the target.
00:14:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:14:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:14:14 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:14:14 INFO  : 'set bp_14_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:14:15 INFO  : 'con -block -timeout 60' command is executed.
00:14:15 INFO  : 'bpremove $bp_14_14_fsbl_bp' command is executed.
00:14:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:14:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:14:16 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_14_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:14:16 INFO  : 'con' command is executed.
00:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:14:16 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:15:55 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:16:07 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:16:13 INFO  : Disconnected from the channel tcfchan#44.
00:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:16:15 INFO  : 'jtag frequency' command is executed.
00:16:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:16:15 INFO  : Context for 'APU' is selected.
00:16:16 INFO  : System reset is completed.
00:16:19 INFO  : 'after 3000' command is executed.
00:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:16:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:16:30 INFO  : Context for 'APU' is selected.
00:16:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:30 INFO  : Context for 'APU' is selected.
00:16:30 INFO  : Boot mode is read from the target.
00:16:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:16:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:16:31 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:16:31 INFO  : 'set bp_16_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:16:32 INFO  : 'con -block -timeout 60' command is executed.
00:16:32 INFO  : 'bpremove $bp_16_31_fsbl_bp' command is executed.
00:16:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:16:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:16:33 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_16_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:16:33 INFO  : 'con' command is executed.
00:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:16:33 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:17:52 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:17:57 INFO  : Disconnected from the channel tcfchan#45.
00:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:17:58 INFO  : 'jtag frequency' command is executed.
00:17:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:17:58 INFO  : Context for 'APU' is selected.
00:17:59 INFO  : System reset is completed.
00:18:02 INFO  : 'after 3000' command is executed.
00:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:18:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:18:14 INFO  : Context for 'APU' is selected.
00:18:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:14 INFO  : Context for 'APU' is selected.
00:18:14 INFO  : Boot mode is read from the target.
00:18:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:18:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:18:15 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:18:15 INFO  : 'set bp_18_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:18:16 INFO  : 'con -block -timeout 60' command is executed.
00:18:16 INFO  : 'bpremove $bp_18_15_fsbl_bp' command is executed.
00:18:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:18:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:18:17 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_18_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:18:17 INFO  : 'con' command is executed.
00:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:18:17 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:18:50 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:18:55 INFO  : Disconnected from the channel tcfchan#46.
00:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:18:57 INFO  : 'jtag frequency' command is executed.
00:18:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:18:57 INFO  : Context for 'APU' is selected.
00:18:58 INFO  : System reset is completed.
00:19:01 INFO  : 'after 3000' command is executed.
00:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:19:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:19:12 INFO  : Context for 'APU' is selected.
00:19:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:12 INFO  : Context for 'APU' is selected.
00:19:12 INFO  : Boot mode is read from the target.
00:19:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:19:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:19:13 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:19:13 INFO  : 'set bp_19_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:19:14 INFO  : 'con -block -timeout 60' command is executed.
00:19:14 INFO  : 'bpremove $bp_19_13_fsbl_bp' command is executed.
00:19:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:19:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:19:15 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_19_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:19:15 INFO  : 'con' command is executed.
00:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:19:15 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:19:48 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:19:54 INFO  : Disconnected from the channel tcfchan#47.
00:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:19:55 INFO  : 'jtag frequency' command is executed.
00:19:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:19:55 INFO  : Context for 'APU' is selected.
00:19:56 INFO  : System reset is completed.
00:19:59 INFO  : 'after 3000' command is executed.
00:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:20:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:20:11 INFO  : Context for 'APU' is selected.
00:20:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:11 INFO  : Context for 'APU' is selected.
00:20:11 INFO  : Boot mode is read from the target.
00:20:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:20:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:20:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:20:12 INFO  : 'set bp_20_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:20:13 INFO  : 'con -block -timeout 60' command is executed.
00:20:13 INFO  : 'bpremove $bp_20_12_fsbl_bp' command is executed.
00:20:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:20:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:20:14 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_20_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:20:14 INFO  : 'con' command is executed.
00:20:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:20:14 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:20:40 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:21:05 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:21:09 INFO  : Disconnected from the channel tcfchan#48.
00:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:21:11 INFO  : 'jtag frequency' command is executed.
00:21:11 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:21:11 INFO  : Context for 'APU' is selected.
00:21:12 INFO  : System reset is completed.
00:21:15 INFO  : 'after 3000' command is executed.
00:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:21:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:21:26 INFO  : Context for 'APU' is selected.
00:21:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:26 INFO  : Context for 'APU' is selected.
00:21:26 INFO  : Boot mode is read from the target.
00:21:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:21:27 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:21:27 INFO  : 'set bp_21_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:21:28 INFO  : 'con -block -timeout 60' command is executed.
00:21:28 INFO  : 'bpremove $bp_21_27_fsbl_bp' command is executed.
00:21:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:21:29 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_21_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:30 INFO  : 'con' command is executed.
00:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:21:30 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:22:31 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:22:46 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:22:52 INFO  : Disconnected from the channel tcfchan#49.
00:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:22:54 INFO  : 'jtag frequency' command is executed.
00:22:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:22:54 INFO  : Context for 'APU' is selected.
00:22:56 INFO  : System reset is completed.
00:22:59 INFO  : 'after 3000' command is executed.
00:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:23:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:23:10 INFO  : Context for 'APU' is selected.
00:23:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:10 INFO  : Context for 'APU' is selected.
00:23:10 INFO  : Boot mode is read from the target.
00:23:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:23:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:23:11 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:23:12 INFO  : 'set bp_23_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:23:13 INFO  : 'con -block -timeout 60' command is executed.
00:23:13 INFO  : 'bpremove $bp_23_11_fsbl_bp' command is executed.
00:23:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:23:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:23:13 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_23_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:23:14 INFO  : 'con' command is executed.
00:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:23:14 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:24:07 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:26:45 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:26:55 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:27:00 INFO  : Disconnected from the channel tcfchan#50.
00:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:27:01 INFO  : 'jtag frequency' command is executed.
00:27:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:27:02 INFO  : Context for 'APU' is selected.
00:27:03 INFO  : System reset is completed.
00:27:06 INFO  : 'after 3000' command is executed.
00:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:27:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:27:17 INFO  : Context for 'APU' is selected.
00:27:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:27:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:17 INFO  : Context for 'APU' is selected.
00:27:17 INFO  : Boot mode is read from the target.
00:27:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:27:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:27:18 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:27:18 INFO  : 'set bp_27_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:27:19 INFO  : 'con -block -timeout 60' command is executed.
00:27:19 INFO  : 'bpremove $bp_27_18_fsbl_bp' command is executed.
00:27:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:27:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:27:20 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_27_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:27:20 INFO  : 'con' command is executed.
00:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:27:20 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:29:39 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:29:48 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:29:53 INFO  : Disconnected from the channel tcfchan#51.
00:29:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:29:54 INFO  : 'jtag frequency' command is executed.
00:29:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:29:54 INFO  : Context for 'APU' is selected.
00:29:56 INFO  : System reset is completed.
00:29:59 INFO  : 'after 3000' command is executed.
00:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:30:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:30:10 INFO  : Context for 'APU' is selected.
00:30:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:10 INFO  : Context for 'APU' is selected.
00:30:10 INFO  : Boot mode is read from the target.
00:30:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:30:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:30:11 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:30:11 INFO  : 'set bp_30_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:30:12 INFO  : 'con -block -timeout 60' command is executed.
00:30:12 INFO  : 'bpremove $bp_30_11_fsbl_bp' command is executed.
00:30:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:30:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:30:13 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:30:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_30_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:30:13 INFO  : 'con' command is executed.
00:30:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:30:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:31:09 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:31:13 INFO  : Disconnected from the channel tcfchan#52.
00:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:31:14 INFO  : 'jtag frequency' command is executed.
00:31:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:31:14 INFO  : Context for 'APU' is selected.
00:31:15 INFO  : System reset is completed.
00:31:18 INFO  : 'after 3000' command is executed.
00:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:31:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:31:30 INFO  : Context for 'APU' is selected.
00:31:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:30 INFO  : Context for 'APU' is selected.
00:31:30 INFO  : Boot mode is read from the target.
00:31:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:31:31 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:31:31 INFO  : 'set bp_31_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:31:31 INFO  : 'con -block -timeout 60' command is executed.
00:31:31 INFO  : 'bpremove $bp_31_31_fsbl_bp' command is executed.
00:31:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:31:32 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_31_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:32 INFO  : 'con' command is executed.
00:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:31:32 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:32:44 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:32:55 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:33:06 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:33:13 INFO  : Disconnected from the channel tcfchan#53.
00:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:33:14 INFO  : 'jtag frequency' command is executed.
00:33:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:33:14 INFO  : Context for 'APU' is selected.
00:33:15 INFO  : System reset is completed.
00:33:18 INFO  : 'after 3000' command is executed.
00:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:33:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:33:30 INFO  : Context for 'APU' is selected.
00:33:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:30 INFO  : Context for 'APU' is selected.
00:33:30 INFO  : Boot mode is read from the target.
00:33:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:33:31 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:33:31 INFO  : 'set bp_33_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:33:32 INFO  : 'con -block -timeout 60' command is executed.
00:33:32 INFO  : 'bpremove $bp_33_31_fsbl_bp' command is executed.
00:33:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:33:33 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_33_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:33 INFO  : 'con' command is executed.
00:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:33:33 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:33:52 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:33:57 INFO  : Disconnected from the channel tcfchan#54.
00:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:33:59 INFO  : 'jtag frequency' command is executed.
00:33:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:33:59 INFO  : Context for 'APU' is selected.
00:34:00 INFO  : System reset is completed.
00:34:03 INFO  : 'after 3000' command is executed.
00:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:34:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:34:14 INFO  : Context for 'APU' is selected.
00:34:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:14 INFO  : Context for 'APU' is selected.
00:34:14 INFO  : Boot mode is read from the target.
00:34:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:34:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:34:16 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:34:16 INFO  : 'set bp_34_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:34:17 INFO  : 'con -block -timeout 60' command is executed.
00:34:17 INFO  : 'bpremove $bp_34_16_fsbl_bp' command is executed.
00:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:34:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:34:18 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_34_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:34:18 INFO  : 'con' command is executed.
00:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:34:18 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:36:18 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:36:24 INFO  : Disconnected from the channel tcfchan#55.
00:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:36:26 INFO  : 'jtag frequency' command is executed.
00:36:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:36:26 INFO  : Context for 'APU' is selected.
00:36:27 INFO  : System reset is completed.
00:36:30 INFO  : 'after 3000' command is executed.
00:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:36:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:36:41 INFO  : Context for 'APU' is selected.
00:36:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:42 INFO  : Context for 'APU' is selected.
00:36:42 INFO  : Boot mode is read from the target.
00:36:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:36:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:36:42 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:36:43 INFO  : 'set bp_36_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:36:44 INFO  : 'con -block -timeout 60' command is executed.
00:36:44 INFO  : 'bpremove $bp_36_42_fsbl_bp' command is executed.
00:36:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:36:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:36:44 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_36_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:36:45 INFO  : 'con' command is executed.
00:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:36:45 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:38:49 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:38:52 INFO  : Disconnected from the channel tcfchan#56.
00:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:38:54 INFO  : 'jtag frequency' command is executed.
00:38:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:38:54 INFO  : Context for 'APU' is selected.
00:38:55 INFO  : System reset is completed.
00:38:58 INFO  : 'after 3000' command is executed.
00:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:39:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:39:09 INFO  : Context for 'APU' is selected.
00:39:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:09 INFO  : Context for 'APU' is selected.
00:39:09 INFO  : Boot mode is read from the target.
00:39:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:39:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:39:10 INFO  : 'set bp_39_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:39:12 INFO  : 'con -block -timeout 60' command is executed.
00:39:12 INFO  : 'bpremove $bp_39_10_fsbl_bp' command is executed.
00:39:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:39:12 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_39_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:13 INFO  : 'con' command is executed.
00:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:39:13 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:41:45 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:41:49 INFO  : Disconnected from the channel tcfchan#57.
00:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:41:51 INFO  : 'jtag frequency' command is executed.
00:41:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:41:51 INFO  : Context for 'APU' is selected.
00:41:52 INFO  : System reset is completed.
00:41:55 INFO  : 'after 3000' command is executed.
00:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:42:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:42:06 INFO  : Context for 'APU' is selected.
00:42:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:07 INFO  : Context for 'APU' is selected.
00:42:07 INFO  : Boot mode is read from the target.
00:42:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:42:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:42:08 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:42:08 INFO  : 'set bp_42_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:42:09 INFO  : 'con -block -timeout 60' command is executed.
00:42:09 INFO  : 'bpremove $bp_42_8_fsbl_bp' command is executed.
00:42:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:42:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:42:10 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_42_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:42:10 INFO  : 'con' command is executed.
00:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:42:10 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:44:27 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:44:37 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:44:42 INFO  : Disconnected from the channel tcfchan#58.
00:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:44:44 INFO  : 'jtag frequency' command is executed.
00:44:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:44:45 INFO  : Context for 'APU' is selected.
00:44:46 INFO  : System reset is completed.
00:44:49 INFO  : 'after 3000' command is executed.
00:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:45:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:45:00 INFO  : Context for 'APU' is selected.
00:45:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:45:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:00 INFO  : Context for 'APU' is selected.
00:45:00 INFO  : Boot mode is read from the target.
00:45:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:45:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:45:01 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:45:01 INFO  : 'set bp_45_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:45:02 INFO  : 'con -block -timeout 60' command is executed.
00:45:02 INFO  : 'bpremove $bp_45_1_fsbl_bp' command is executed.
00:45:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:45:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:45:03 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:45:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_45_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:45:04 INFO  : 'con' command is executed.
00:45:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:45:04 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
00:47:04 INFO  : Checking for BSP changes to sync application flags for project 'pi_ila_app'...
00:47:11 INFO  : Disconnected from the channel tcfchan#59.
00:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 88127A' is selected.
00:47:12 INFO  : 'jtag frequency' command is executed.
00:47:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:47:12 INFO  : Context for 'APU' is selected.
00:47:14 INFO  : System reset is completed.
00:47:17 INFO  : 'after 3000' command is executed.
00:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}' command is executed.
00:47:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit"
00:47:28 INFO  : Context for 'APU' is selected.
00:47:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa'.
00:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:28 INFO  : Context for 'APU' is selected.
00:47:28 INFO  : Boot mode is read from the target.
00:47:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:47:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:47:29 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:47:29 INFO  : 'set bp_47_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:47:30 INFO  : 'con -block -timeout 60' command is executed.
00:47:30 INFO  : 'bpremove $bp_47_29_fsbl_bp' command is executed.
00:47:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:47:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:47:31 INFO  : The application 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf' is downloaded to processor 'psu_cortexa53_0'.
00:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 88127A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-88127A-14730093-0"}
fpga -file C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/_ide/bitstream/pi_ila_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/hw/pi_ila_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_wrapper/export/pi_ila_wrapper/sw/pi_ila_wrapper/boot/fsbl.elf
set bp_47_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/PID_controller/pi_ila_app/Debug/pi_ila_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:47:32 INFO  : 'con' command is executed.
00:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:47:32 INFO  : Launch script is exported to file 'C:\Users\ponpr\Documents\ultrazohm_sw\ip_cores\PID_controller\.sdk\launch_scripts\single_application_debug\debugger_pi_ila_app-default.tcl'
19:01:26 INFO  : Disconnected from the channel tcfchan#60.
