Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 30 16:38:27 2025
| Host         : Vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_timing_summary_routed.rpt -pb pwm_generator_timing_summary_routed.pb -rpx pwm_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.635        0.000                      0                    9        0.229        0.000                      0                    9        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.635        0.000                      0                    9        0.229        0.000                      0                    9        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.268ns (60.150%)  route 0.840ns (39.850%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 14.446 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.419     5.227 r  counter_reg[2]/Q
                         net (fo=7, routed)           0.840     6.067    counter_reg[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.299     6.366 r  pwm_out_i_8/O
                         net (fo=1, routed)           0.000     6.366    pwm_out_i_8_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  pwm_out_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    p_0_in
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601    14.446    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C
                         clock pessimism              0.338    14.784    
                         clock uncertainty           -0.035    14.748    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)       -0.198    14.550    pwm_out_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.839ns (39.683%)  route 1.275ns (60.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 14.446 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.419     5.227 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.842     6.069    counter_reg[4]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.296     6.365 r  counter[7]_i_2/O
                         net (fo=2, routed)           0.433     6.798    counter[7]_i_2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.922 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     6.922    p_0_in__0[6]
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601    14.446    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.338    14.784    
                         clock uncertainty           -0.035    14.748    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.029    14.777    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.865ns (40.416%)  route 1.275ns (59.584%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 14.446 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.419     5.227 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.842     6.069    counter_reg[4]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.296     6.365 r  counter[7]_i_2/O
                         net (fo=2, routed)           0.433     6.798    counter[7]_i_2_n_0
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.150     6.948 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     6.948    p_0_in__0[7]
    SLICE_X1Y87          FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601    14.446    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[7]/C
                         clock pessimism              0.338    14.784    
                         clock uncertainty           -0.035    14.748    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.075    14.823    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             8.353ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.306%)  route 1.063ns (64.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     5.264 r  counter_reg[1]/Q
                         net (fo=8, routed)           1.063     6.326    counter_reg[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.450    p_0_in__0[3]
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600    14.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.363    14.808    
                         clock uncertainty           -0.035    14.772    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.031    14.803    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  8.353    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.608ns (36.390%)  route 1.063ns (63.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     5.264 r  counter_reg[1]/Q
                         net (fo=8, routed)           1.063     6.326    counter_reg[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.152     6.478 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     6.478    p_0_in__0[4]
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600    14.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.363    14.808    
                         clock uncertainty           -0.035    14.772    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.075    14.847    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.592%)  route 0.890ns (54.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.419     5.227 r  counter_reg[2]/Q
                         net (fo=7, routed)           0.890     6.117    counter_reg[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.327     6.444 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.444    p_0_in__0[2]
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600    14.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.363    14.808    
                         clock uncertainty           -0.035    14.772    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.075    14.847    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.504%)  route 1.009ns (63.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     5.264 r  counter_reg[1]/Q
                         net (fo=8, routed)           1.009     6.273    counter_reg[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.397 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.397    p_0_in__0[1]
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600    14.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.363    14.808    
                         clock uncertainty           -0.035    14.772    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.029    14.801    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.580ns (39.253%)  route 0.898ns (60.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     5.264 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.898     6.161    counter_reg[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.285 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     6.285    p_0_in__0[5]
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600    14.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.363    14.808    
                         clock uncertainty           -0.035    14.772    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.032    14.804    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.729%)  route 0.688ns (54.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 14.445 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     4.808    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     5.264 f  counter_reg[0]/Q
                         net (fo=9, routed)           0.688     5.952    counter_reg[0]
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     6.076 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.076    counter[0]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600    14.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.363    14.808    
                         clock uncertainty           -0.035    14.772    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.031    14.803    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  8.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.135     1.742    counter_reg[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    p_0_in__0[5]
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.518     1.465    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.092     1.557    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.466    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.167     1.775    counter_reg[6]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.042     1.817 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.817    p_0_in__0[7]
    SLICE_X1Y87          FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.518     1.466    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.107     1.573    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.466    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.167     1.775    counter_reg[6]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_0_in__0[6]
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.518     1.466    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.091     1.557    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.231ns (53.223%)  route 0.203ns (46.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  counter_reg[2]/Q
                         net (fo=7, routed)           0.203     1.796    counter_reg[2]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.103     1.899 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.899    p_0_in__0[4]
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.518     1.465    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.107     1.572    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.788%)  route 0.203ns (47.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  counter_reg[2]/Q
                         net (fo=7, routed)           0.203     1.796    counter_reg[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.099     1.895 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    p_0_in__0[3]
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.518     1.465    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.092     1.557    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.606 f  counter_reg[0]/Q
                         net (fo=9, routed)           0.252     1.859    counter_reg[0]
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.904 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    counter[0]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.518     1.465    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.092     1.557    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.286ns (61.671%)  route 0.178ns (38.329%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.606 f  counter_reg[5]/Q
                         net (fo=4, routed)           0.178     1.784    counter_reg[5]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.051     1.835 r  pwm_out_i_3/O
                         net (fo=1, routed)           0.000     1.835    pwm_out_i_3_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.929 r  pwm_out_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.929    p_0_in
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C
                         clock pessimism             -0.503     1.481    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.026     1.507    pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.185ns (34.572%)  route 0.350ns (65.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_reg[0]/Q
                         net (fo=9, routed)           0.350     1.956    counter_reg[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.044     2.000 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.000    p_0_in__0[2]
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.518     1.465    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.107     1.572    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.694%)  route 0.350ns (65.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.465    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_reg[0]/Q
                         net (fo=9, routed)           0.350     1.956    counter_reg[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     2.001 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.001    p_0_in__0[1]
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.518     1.465    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.091     1.556    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     pwm_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.743ns  (logic 3.069ns (53.445%)  route 2.674ns (46.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.721     4.809    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.265 r  pwm_out_reg/Q
                         net (fo=1, routed)           2.674     7.938    pwm_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         2.613    10.552 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.552    pwm_out
    H17                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.271ns (62.564%)  route 0.761ns (37.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.466    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  pwm_out_reg/Q
                         net (fo=1, routed)           0.761     2.368    pwm_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.130     3.498 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    pwm_out
    H17                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duty_cycle[6]
                            (input port)
  Destination:            pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 1.504ns (44.297%)  route 1.891ns (55.703%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  duty_cycle[6] (IN)
                         net (fo=0)                   0.000     0.000    duty_cycle[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  duty_cycle_IBUF[6]_inst/O
                         net (fo=2, routed)           1.891     2.871    duty_cycle_IBUF[6]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     2.995 r  pwm_out_i_6/O
                         net (fo=1, routed)           0.000     2.995    pwm_out_i_6_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.396 r  pwm_out_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    p_0_in
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601     4.446    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.362ns  (logic 0.965ns (40.848%)  route 1.397ns (59.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.397     2.362    rst_IBUF
    SLICE_X0Y87          FDCE                                         f  pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601     4.446    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.358ns  (logic 0.965ns (40.923%)  route 1.393ns (59.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.393     2.358    rst_IBUF
    SLICE_X1Y87          FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601     4.446    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.358ns  (logic 0.965ns (40.923%)  route 1.393ns (59.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.393     2.358    rst_IBUF
    SLICE_X1Y87          FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.601     4.446    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.965ns (43.535%)  route 1.252ns (56.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.252     2.217    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600     4.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.965ns (43.535%)  route 1.252ns (56.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.252     2.217    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600     4.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.965ns (43.535%)  route 1.252ns (56.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.252     2.217    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600     4.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.965ns (43.535%)  route 1.252ns (56.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.252     2.217    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600     4.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.965ns (43.535%)  route 1.252ns (56.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.252     2.217    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600     4.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.965ns (43.535%)  route 1.252ns (56.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.252     2.217    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.600     4.445    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.194ns (27.833%)  route 0.503ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.696    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.194ns (27.833%)  route 0.503ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.696    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.194ns (27.833%)  route 0.503ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.696    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.194ns (27.833%)  route 0.503ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.696    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.194ns (27.833%)  route 0.503ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.696    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.194ns (27.833%)  route 0.503ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.696    rst_IBUF
    SLICE_X0Y86          FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     1.984    clock_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 duty_cycle[7]
                            (input port)
  Destination:            pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.362ns (49.416%)  route 0.371ns (50.584%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  duty_cycle[7] (IN)
                         net (fo=0)                   0.000     0.000    duty_cycle[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  duty_cycle_IBUF[7]_inst/O
                         net (fo=2, routed)           0.371     0.593    duty_cycle_IBUF[7]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.049     0.642 r  pwm_out_i_2/O
                         net (fo=1, routed)           0.000     0.642    pwm_out_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.734 r  pwm_out_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    p_0_in
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.194ns (25.745%)  route 0.559ns (74.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.559     0.753    rst_IBUF
    SLICE_X1Y87          FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.194ns (25.745%)  route 0.559ns (74.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.559     0.753    rst_IBUF
    SLICE_X1Y87          FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.194ns (25.597%)  route 0.563ns (74.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.563     0.757    rst_IBUF
    SLICE_X0Y87          FDCE                                         f  pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clock_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     1.985    clock_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  pwm_out_reg/C





