// Seed: 3582921713
module module_0 ();
  wire id_1;
  supply0 id_2 = -1;
  wire id_3;
  ;
  assign id_3 = id_1;
  logic [-1 : 1 'b0] id_4;
  ;
  wire id_5;
  assign {1, (-1)} = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd2,
    parameter id_3 = 32'd57,
    parameter id_4 = 32'd32
) (
    _id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  inout wire _id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  wire _id_4;
  wire [id_4 : id_2] id_5;
  assign id_2 = (id_3);
  logic [{  id_1  ,  id_3  ,  -1  ,  1  ,  -1 'd0 ,  1 'b0 ,  1 'b0 &  id_1  ,  id_3  }  +  1 : 1]
      id_6;
  ;
  logic id_7;
endmodule
