INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'glib_pll'...
WARNING:sim - A core named 'glib_pll' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'glib_pll'...
Delivering associated files for 'glib_pll'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'glib_pll'...
Delivered 3 files into directory
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll
Delivered 1 file into directory
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vlx130t.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'glib_pll'...
Generating ISE project...
XCO file found: glib_pll.xco
XMDF file found: glib_pll_xmdf.tcl
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll/example_design/glib_pll_exdes.ucf -view all -origin_type created
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll/example_design/glib_pll_exdes.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/g
   lib_pll/example_design/glib_pll_exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll.asy -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/g
   lib_pll.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/tmp/_cg/glib_
pll.vho -view all -origin_type imported
WARNING: This core does not have a top level called "/glib_pll"
WARNING: Top level has been set to "/glib_pll_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'glib_pll'.
