Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar  5 13:02:02 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.409        0.000                      0                   91        0.221        0.000                      0                   91        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.409        0.000                      0                   91        0.221        0.000                      0                   91        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 seqplusvary/M_register_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/M_register_1_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.963ns (27.603%)  route 2.526ns (72.397%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.209    seqplusvary/CLK
    SLICE_X65Y57         FDRE                                         r  seqplusvary/M_register_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  seqplusvary/M_register_1_q_reg[1]/Q
                         net (fo=3, routed)           0.839     6.467    seqplusvary/M_register_1_q[1]
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.296     6.763 r  seqplusvary/io_led_OBUF[22]_inst_i_2/O
                         net (fo=5, routed)           0.423     7.186    seqplusvary/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.310 r  seqplusvary/io_led_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.640     7.950    seqplusvary/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.124     8.074 r  seqplusvary/io_led_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           0.623     8.698    seqplusvary/D[7]
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.913    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[7]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)       -0.043    15.107    seqplusvary/M_register_1_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 seqplusvary/M_register_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/M_register_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.839ns (27.718%)  route 2.188ns (72.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.209    seqplusvary/CLK
    SLICE_X65Y57         FDRE                                         r  seqplusvary/M_register_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  seqplusvary/M_register_1_q_reg[1]/Q
                         net (fo=3, routed)           0.839     6.467    seqplusvary/M_register_1_q[1]
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.296     6.763 r  seqplusvary/io_led_OBUF[22]_inst_i_2/O
                         net (fo=5, routed)           0.419     7.182    seqplusvary/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X65Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.306 r  seqplusvary/io_led_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           0.930     8.236    seqplusvary/D[4]
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.913    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[4]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)       -0.081    15.069    seqplusvary/M_register_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 seqplusvary/M_register_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/M_register_1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.834ns (35.060%)  route 1.545ns (64.940%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.209    seqplusvary/CLK
    SLICE_X65Y57         FDRE                                         r  seqplusvary/M_register_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  seqplusvary/M_register_1_q_reg[1]/Q
                         net (fo=3, routed)           0.839     6.467    seqplusvary/M_register_1_q[1]
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.296     6.763 r  seqplusvary/io_led_OBUF[22]_inst_i_2/O
                         net (fo=5, routed)           0.423     7.186    seqplusvary/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I1_O)        0.119     7.305 r  seqplusvary/io_led_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           0.282     7.588    seqplusvary/D[5]
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.913    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[5]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)       -0.283    14.867    seqplusvary/M_register_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 2.083ns (76.801%)  route 0.629ns (23.199%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.210    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  seqplusvary/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.357    seqplusvary/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.014 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.922 r  seqplusvary/slowClock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.922    seqplusvary/slowClock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X64Y61         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    seqplusvary/slowClock/CLK
    SLICE_X64Y61         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[25]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.256    seqplusvary/slowClock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.999ns (76.059%)  route 0.629ns (23.941%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.210    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  seqplusvary/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.357    seqplusvary/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.014 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.838 r  seqplusvary/slowClock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.838    seqplusvary/slowClock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X64Y61         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    seqplusvary/slowClock/CLK
    SLICE_X64Y61         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[26]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.256    seqplusvary/slowClock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.979ns (75.876%)  route 0.629ns (24.124%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.210    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  seqplusvary/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.357    seqplusvary/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.014 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.818 r  seqplusvary/slowClock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.818    seqplusvary/slowClock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X64Y61         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    seqplusvary/slowClock/CLK
    SLICE_X64Y61         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.256    seqplusvary/slowClock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.210    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  seqplusvary/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.357    seqplusvary/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.014 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.805 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.805    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.911    seqplusvary/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[21]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.257    seqplusvary/slowClock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.210    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  seqplusvary/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.357    seqplusvary/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.014 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.797 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.797    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.911    seqplusvary/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.257    seqplusvary/slowClock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 seqplusvary/M_register_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/M_register_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.839ns (33.461%)  route 1.668ns (66.539%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.209    seqplusvary/CLK
    SLICE_X65Y57         FDRE                                         r  seqplusvary/M_register_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  seqplusvary/M_register_1_q_reg[1]/Q
                         net (fo=3, routed)           0.839     6.467    seqplusvary/M_register_1_q[1]
    SLICE_X65Y56         LUT6 (Prop_lut6_I4_O)        0.296     6.763 r  seqplusvary/io_led_OBUF[22]_inst_i_2/O
                         net (fo=5, routed)           0.829     7.592    seqplusvary/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X65Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.716 r  seqplusvary/io_led_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           0.000     7.716    seqplusvary/D[6]
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.913    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[6]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.032    15.182    seqplusvary/M_register_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.210    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  seqplusvary/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.357    seqplusvary/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.014 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.721 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.721    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.911    seqplusvary/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.257    seqplusvary/slowClock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/FSM_onehot_M_y_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.536    seqplusvary/CLK
    SLICE_X65Y57         FDSE                                         r  seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/Q
                         net (fo=4, routed)           0.127     1.804    seqplusvary/FSM_onehot_M_y_controller_q_reg_n_0_[0]
    SLICE_X65Y57         FDRE                                         r  seqplusvary/FSM_onehot_M_y_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.052    seqplusvary/CLK
    SLICE_X65Y57         FDRE                                         r  seqplusvary/FSM_onehot_M_y_controller_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.047     1.583    seqplusvary/FSM_onehot_M_y_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 seqplusvary/FSM_onehot_M_y_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.188%)  route 0.152ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.536    seqplusvary/CLK
    SLICE_X65Y57         FDRE                                         r  seqplusvary/FSM_onehot_M_y_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  seqplusvary/FSM_onehot_M_y_controller_q_reg[2]/Q
                         net (fo=8, routed)           0.152     1.828    seqplusvary/FSM_onehot_M_y_controller_q_reg_n_0_[2]
    SLICE_X65Y57         FDSE                                         r  seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.052    seqplusvary/CLK
    SLICE_X65Y57         FDSE                                         r  seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y57         FDSE (Hold_fdse_C_D)         0.070     1.606    seqplusvary/FSM_onehot_M_y_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 seqplusvary/M_register_1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/M_register_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.950%)  route 0.135ns (42.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.537    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  seqplusvary/M_register_1_q_reg[3]/Q
                         net (fo=5, routed)           0.135     1.813    seqplusvary/M_register_1_q[3]
    SLICE_X65Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  seqplusvary/io_led_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           0.000     1.858    seqplusvary/D[6]
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.053    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[6]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.092     1.629    seqplusvary/M_register_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 seqplusvary/M_register_1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/M_register_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.537    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  seqplusvary/M_register_1_q_reg[3]/Q
                         net (fo=5, routed)           0.167     1.845    seqplusvary/M_register_1_q[3]
    SLICE_X65Y55         LUT3 (Prop_lut3_I1_O)        0.042     1.887 r  seqplusvary/io_led_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           0.000     1.887    seqplusvary/D[3]
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.053    seqplusvary/CLK
    SLICE_X65Y55         FDRE                                         r  seqplusvary/M_register_1_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.101     1.638    seqplusvary/M_register_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.535    seqplusvary/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  seqplusvary/slowClock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.813    seqplusvary/slowClock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  seqplusvary/slowClock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    seqplusvary/slowClock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     2.051    seqplusvary/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.669    seqplusvary/slowClock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.536    seqplusvary/slowClock/CLK
    SLICE_X64Y57         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seqplusvary/slowClock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.814    seqplusvary/slowClock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  seqplusvary/slowClock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    seqplusvary/slowClock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y57         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.052    seqplusvary/slowClock/CLK
    SLICE_X64Y57         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.134     1.670    seqplusvary/slowClock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.536    seqplusvary/slowClock/CLK
    SLICE_X64Y58         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seqplusvary/slowClock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.814    seqplusvary/slowClock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  seqplusvary/slowClock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    seqplusvary/slowClock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y58         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.052    seqplusvary/slowClock/CLK
    SLICE_X64Y58         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.670    seqplusvary/slowClock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.536    seqplusvary/slowClock/CLK
    SLICE_X64Y59         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seqplusvary/slowClock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.814    seqplusvary/slowClock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  seqplusvary/slowClock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    seqplusvary/slowClock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y59         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.052    seqplusvary/slowClock/CLK
    SLICE_X64Y59         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.670    seqplusvary/slowClock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.537    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  seqplusvary/slowClock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.815    seqplusvary/slowClock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  seqplusvary/slowClock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    seqplusvary/slowClock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.053    seqplusvary/slowClock/CLK
    SLICE_X64Y55         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.134     1.671    seqplusvary/slowClock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seqplusvary/slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seqplusvary/slowClock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.537    seqplusvary/slowClock/CLK
    SLICE_X64Y56         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  seqplusvary/slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.815    seqplusvary/slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  seqplusvary/slowClock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    seqplusvary/slowClock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y56         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.053    seqplusvary/slowClock/CLK
    SLICE_X64Y56         FDRE                                         r  seqplusvary/slowClock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.134     1.671    seqplusvary/slowClock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/FSM_onehot_M_y_controller_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   seqplusvary/M_register_1_q_reg[2]/C



