Function,Inputs,Outputs,Retry,RetryHandler,OnError,SubSubTest,Conditions,ReturnOnFail,Notes
Tech/DUTCmd>sendCmdAndParse,"{subsubtestname=""Send-Load_Firmware_CMD""}",Load_Status,,,,,,,"baseband on and load firmware"
,"+{expect=""Passed""}",BB_Load_Firmware_resp,,,,,,,
,"+{dutPluginName=""Kis_dut""}",,,,,,,,
,"+{channelPluginName=""Kis_channelPlugin""}",,,,,,,,
,"+{pattern=""firmware%-load=%""(%w+)%""""}",,,,,,,,
,"+{Timeout=""40""}",,,,,,,,
,"+{Commands=""time baseband --off --on --load_firmware""}",,,,,,,,
,"+{record=""false""}",,,,,,,,
Tech/DUTCmd>sendCmdAndParse,"{subsubtestname=""Run_AEMTools3.4_Test""}",,,,,,,,"run baseband python script"
,"+{dutPluginName=""Kis_dut""}",,,,,,,,
,"+{channelPluginName=""Kis_channelPlugin""}",,,,,,,,
,"+{Timeout=""500""}",,,,,,,,
,"+{Commands=""upy nandfs:\\AppleInternal\\Diags\\Logs\\Smokey\\AEMTools3.4\\main.py --end_point pcie3nm --device baseband --doe True --disable_smgr --ctle_sweep --r_value 13 --c_value 12 --result_path ""nandfs:\\AppleInternal\\Diags\\Logs\\Smokey\\AEMTools3.4\\pcie1_logs""""}",,,,,,,,
,"+{record=""false""}",,,,,,,,
Tech/DUTCmd>sendCmdAndParse,"{subsubtestname=""Send-Cat_PCIe1_Logs_CMD""}",,,,,,,,"catch baseband pcie1 test log"
,"+{dutPluginName=""Kis_dut""}",,,,,,,,
,"+{channelPluginName=""Kis_channelPlugin""}",,,,,,,,
,"+{Timeout=""10""}",,,,,,,,
,"+{Commands=""cat nandfs:\\AppleInternal\\Diags\\Logs\\Smokey\\AEMTools3.4\\pcie1_logs\\eyemargin_pcie0.csv""}",,,,,,,,
,"+{record=""false""}",,,,,,,,
Tech/DUTCmd>sendCmdAndParse,"{subsubtestname=""Send-Cat_Test_Result_CMD""}",PCIeBIST_BB_resp,,,,,,,"catch baseband pcie1 test result"
,"+{dutPluginName=""Kis_dut""}",,,,,,,,
,"+{channelPluginName=""Kis_channelPlugin""}",,,,,,,,
,"+{Timeout=""30""}",,,,,,,,
,"+{Commands=""cat nandfs:\\AppleInternal\\Diags\\Logs\\Smokey\\AEMTools3.4\\pcie1_logs\\results.txt""}",,,,,,,,
,"+{record=""false""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_cs""}",,,,,,,,"get pcie_1_lane:0_cs"
,"+{pattern=""pcie_1_lane:0_cs%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_rs""}",,,,,,,,"get pcie_1_lane:0_rs"
,"+{pattern=""pcie_1_lane:0_rs%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_h1""}",,,,,,,,"get pcie_1_lane:0_h1"
,"+{pattern=""pcie_1_lane:0_h1%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_h2""}",,,,,,,,"get pcie_1_lane:0_h2"
,"+{pattern=""pcie_1_lane:0_h2%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_h3""}",,,,,,,,"get pcie_1_lane:0_h3"
,"+{pattern=""pcie_1_lane:0_h3%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_h4""}",,,,,,,,"get pcie_1_lane:0_h4"
,"+{pattern=""pcie_1_lane:0_h4%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_h5""}",,,,,,,,"get pcie_1_lane:0_h5"
,"+{pattern=""pcie_1_lane:0_h5%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_aus_eq_ctrl_raw_cap_dclk_pos_raw""}",,,,,,,,"get pcie_1_lane:0_aus_eq_ctrl_raw_cap_dclk_pos_raw"
,"+{pattern=""pcie_1_lane:0_aus_eq_ctrl_raw_cap_dclk_pos_raw%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_aus_eq_ctrl_raw_cap_dclkb_pos_raw""}",,,,,,,,"get pcie_1_lane:0_aus_eq_ctrl_raw_cap_dclkb_pos_raw"
,"+{pattern=""pcie_1_lane:0_aus_eq_ctrl_raw_cap_dclkb_pos_raw%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_aus_eq_ctrl_raw_cap_xclk_pos_raw""}",,,,,,,,"get pcie_1_lane:0_aus_eq_ctrl_raw_cap_xclk_pos_raw"
,"+{pattern=""pcie_1_lane:0_aus_eq_ctrl_raw_cap_xclk_pos_raw%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0aus_eq_ctrl_raw_cap_xclkb_pos_raw""}",,,,,,,,"get pcie_1_lane:0aus_eq_ctrl_raw_cap_xclkb_pos_raw"
,"+{pattern=""pcie_1_lane:0aus_eq_ctrl_raw_cap_xclkb_pos_raw%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane_0_north_ticks""}",,,,,,,,"get pcie_1_lane_0_north_ticks"
,"+{pattern=""pcie_1_lane_0_north_ticks%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane_0_south_ticks""}",,,,,,,,"get pcie_1_lane_0_south_ticks"
,"+{pattern=""pcie_1_lane_0_south_ticks%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane_0_east_ticks""}",,,,,,,,"get pcie_1_lane_0_east_ticks"
,"+{pattern=""pcie_1_lane_0_east_ticks%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane_0_west_ticks""}",,,,,,,,"get pcie_1_lane_0_west_ticks"
,"+{pattern=""pcie_1_lane_0_west_ticks%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane_0_eh_mv""}",,,,,,,,"get pcie_1_lane_0_eh_mv"
,"+{pattern=""pcie_1_lane_0_eh_mv%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane_0_ew_ps""}",,,,,,,,"get pcie_1_lane_0_ew_ps"
,"+{pattern=""pcie_1_lane_0_ew_ps%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_cs_ticks""}",,,,,,,,"get pcie_1_lane:0_cs_ticks"
,"+{pattern=""pcie_1_lane:0_cs_ticks%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_lane:0_rs_ticks""}",,,,,,,,"get pcie_1_lane:0_rs_ticks"
,"+{pattern=""pcie_1_lane:0_rs_ticks%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/Common>parseWithRegexString,"{subsubtestname=""Read-pcie_1_resultcode""}",,,,,,,,"get pcie_1_resultcode"
,"+{pattern=""pcie_1_resultcode%s+->%s+([+-]?[0-9.]+)""}",,,,,,,,
,"+{Input=PCIeBIST_BB_resp}",,,,,,,,
,"+{record=""true""}",,,,,,,,
Tech/DUTCmd>sendCmdAndParse,"{subsubtestname=""Send-Baseband_Off_CMD""}",,,,,,,,"baseband turn off"
,"+{dutPluginName=""Kis_dut""}",,,,,,,,
,"+{channelPluginName=""Kis_channelPlugin""}",,,,,,,,
,"+{expect=""OK""}",,,,,,,,
,"+{Timeout=""10""}",,,,,,,,
,"+{Commands=""baseband --off""}",,,,,,,,
,"+{record=""false""}",,,,,,,,