INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/new/B_input_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_logic
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/new/mux2_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/Datapath_Simulations/imports/Assignment2.srcs/B_input_logic_sim/new/B_input_logic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_logic_tb
