@article{calhoun,
  author={Calhoun, Benton Highsmith and Chandrakasan, Anantha P.},
  journal={IEEE Journal of Solid-State Circuits}, 
  title={A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation}, 
  year={2007},
  volume={42},
  number={3},
  pages={680-688},
  doi={10.1109/JSSC.2006.891726}
}

@article{yamaoka,
    author={Yamaoka, M. and Osada, K. and Tsuchiya, R. and Horiuchi, M. and Kimura, S. and Kawahara, T.},
    booktitle={2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525)}, 
    title={Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology}, 
    year={2004},
    volume={},
    number={},
    pages={288-291},
    doi={10.1109/VLSIC.2004.1346590}
}

@article{zhang,
    author={Zhang, K. and Bhattacharya, U. and Chen, Z. and Hamzaoglu, F. and Murray, D. and Vallepalli, N. and Wang, Y. and Zheng, B. and Bohr, M.},
    booktitle={2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525)}, 
    title={SRAM design on 65nm CMOS technology with integrated leakage reduction scheme}, 
    year={2004},
    volume={},
    number={},
    pages={294-295},
    doi={10.1109/VLSIC.2004.1346592}
}
