# SystemRDL to SystemC TLM Generator ê°€ì´ë“œ

SystemRDL íŒŒì¼ë¡œë¶€í„° SystemC TLM-2.0 ê¸°ë°˜ì˜ CSR (Control and Status Register) ëª¨ë¸ì„ ìë™ ìƒì„±í•˜ëŠ” ë„êµ¬ì…ë‹ˆë‹¤.

## ğŸš€ ì£¼ìš” ê¸°ëŠ¥

### âœ… ì™„ì„±ëœ ê¸°ëŠ¥ë“¤
- **RDL íŒŒì¼ íŒŒì‹±**: SystemRDL í‘œì¤€ ë¬¸ë²• ì§€ì›
- **ë ˆì§€ìŠ¤í„° ë§µ ì¶”ì¶œ**: ì£¼ì†Œ, í•„ë“œ, ì´ˆê¸°ê°’, ì ‘ê·¼ ê¶Œí•œ ë“±
- **ë°°ì—´ ë ˆì§€ìŠ¤í„° ì§€ì›**: í¬íŠ¸ë³„ ì„¤ì • ë“± ë°˜ë³µë˜ëŠ” ë ˆì§€ìŠ¤í„° ì²˜ë¦¬
- **SystemC TLM-2.0 ìƒì„±**: í‘œì¤€ TLM ì†Œì¼“ ì¸í„°í˜ì´ìŠ¤
- **ìë™ ì ‘ê·¼ í•¨ìˆ˜**: ë ˆì§€ìŠ¤í„°ë³„, í•„ë“œë³„ ì½ê¸°/ì“°ê¸° í•¨ìˆ˜
- **í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ìƒì„±**: ì™„ì „í•œ ê²€ì¦ í™˜ê²½ ì œê³µ

## ğŸ“¦ ì„¤ì¹˜ ë° ì„¤ì •

### 1. Python í™˜ê²½ ì¤€ë¹„
```bash
# ê°€ìƒ í™˜ê²½ ìƒì„± (ì´ë¯¸ ìˆë‹¤ë©´ ê±´ë„ˆë›°ê¸°)
python3 -m venv venv_fsdb
source venv_fsdb/bin/activate

# SystemRDL ì»´íŒŒì¼ëŸ¬ ì„¤ì¹˜
pip install systemrdl-compiler
```

### 2. SystemC ì„¤ì¹˜ (í•„ìš”ì‹œ)
```bash
# Ubuntu/Debian
sudo apt-get install systemc-dev

# macOS (Homebrew)
brew install systemc

# ë˜ëŠ” ì†ŒìŠ¤ì—ì„œ ì»´íŒŒì¼
# https://github.com/accellera-official/systemc ì°¸ê³ 
```

## ğŸ“ RDL íŒŒì¼ ì‘ì„±

### ê¸°ë³¸ êµ¬ì¡°
```systemrdl
addrmap my_csr {
    name = "My CSR Block";
    desc = "Control and Status Registers";
    
    default regwidth = 32;
    default accesswidth = 32;
    
    // ë‹¨ì¼ ë ˆì§€ìŠ¤í„°
    reg {
        name = "Control Register";
        desc = "Main control register";
        
        field {
            name = "ENABLE";
            desc = "Enable bit";
            sw = rw; hw = r;
            reset = 0;
        } enable[0:0];
        
        field {
            name = "MODE";
            desc = "Operation mode";
            sw = rw; hw = r;
            reset = 1;
        } mode[2:1];
        
    } control_reg @ 0x000;
    
    // ë°°ì—´ ë ˆì§€ìŠ¤í„°
    reg {
        name = "Port Config";
        desc = "Per-port configuration";
        
        field {
            name = "PORT_EN";
            desc = "Port enable";
            sw = rw; hw = r;
            reset = 1;
        } port_en[0:0];
        
    } port_config[4] @ 0x100 += 0x4;
};
```

### ì§€ì›ë˜ëŠ” í•„ë“œ ì†ì„±
- `sw`: ì†Œí”„íŠ¸ì›¨ì–´ ì ‘ê·¼ ê¶Œí•œ (r, w, rw, na)
- `hw`: í•˜ë“œì›¨ì–´ ì ‘ê·¼ ê¶Œí•œ (r, w, rw, na)
- `reset`: ì´ˆê¸°ê°’
- `onwrite`: ì“°ê¸° ë™ì‘ (woclr, woset ë“±)
- `desc`: ì„¤ëª…

## ğŸ› ï¸ ì‚¬ìš©ë²•

### 1. SystemC TLM ëª¨ë¸ ìƒì„±
```bash
# ê¸°ë³¸ ì‚¬ìš©ë²•
python rdl_systemc_generator.py switch_csr.rdl

# ì¶œë ¥ ë””ë ‰í† ë¦¬ ì§€ì •
python rdl_systemc_generator.py switch_csr.rdl ./output

# ìƒì„±ë˜ëŠ” íŒŒì¼ë“¤
# - <addrmap_name>_csr_tlm.h    # í—¤ë” íŒŒì¼
# - <addrmap_name>_csr_tlm.cpp  # êµ¬í˜„ íŒŒì¼
```

### 2. SystemC ëª¨ë¸ ì»´íŒŒì¼
```bash
cd generated/

# Makefile ì‚¬ìš© (SystemC ê²½ë¡œ ì„¤ì • í•„ìš”)
export SYSTEMC_HOME=/usr/local/systemc
make

# ë˜ëŠ” ì§ì ‘ ì»´íŒŒì¼
g++ -std=c++14 -I$SYSTEMC_HOME/include \
    switch_csr_csr_tlm.cpp test_csr_tlm.cpp \
    -L$SYSTEMC_HOME/lib-linux64 -lsystemc -o test_csr_tlm
```

### 3. í…ŒìŠ¤íŠ¸ ì‹¤í–‰
```bash
# ê¸°ë³¸ í…ŒìŠ¤íŠ¸ ì‹¤í–‰
make run

# VCD íŒŒì¼ ìƒì„±í•˜ì—¬ ì‹¤í–‰
make run-vcd

# ìƒì„±ëœ VCD íŒŒì¼ì„ GTKWaveë¡œ í™•ì¸
gtkwave csr_test.vcd
```

## ğŸ”§ ìƒì„±ëœ API ì‚¬ìš©ë²•

### TLM ì†Œì¼“ ì—°ê²°
```cpp
#include "switch_csr_csr_tlm.h"

// CSR ëª¨ë¸ ìƒì„±
switch_csr_csr_tlm csr_model("csr");

// TLM ì´ë‹ˆì‹œì—ì´í„°ì™€ ì—°ê²°
master.initiator_socket.bind(csr_model.target_socket);
```

### ë ˆì§€ìŠ¤í„° ì ‘ê·¼
```cpp
// ë‹¨ì¼ ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸°
uint32_t ctrl_val = csr_model.read_control_reg();
csr_model.write_control_reg(0x01);

// ë°°ì—´ ë ˆì§€ìŠ¤í„° ì ‘ê·¼
uint32_t port0_config = csr_model.read_port_config_reg(0);
csr_model.write_port_config_reg(0x51, 1);

// í•„ë“œë³„ ì ‘ê·¼
uint32_t enable_bit = csr_model.get_control_reg_enable();
csr_model.set_control_reg_enable(1);

// ë°°ì—´ ë ˆì§€ìŠ¤í„°ì˜ í•„ë“œ ì ‘ê·¼
uint32_t port0_enable = csr_model.get_port_config_reg_port_enable(0);
csr_model.set_port_config_reg_port_enable(1, 0);
```

### TLM íŠ¸ëœì­ì…˜ ì§ì ‘ ì‚¬ìš©
```cpp
// TLM ì½ê¸°
tlm::tlm_generic_payload trans;
uint32_t data;
sc_time delay = SC_ZERO_TIME;

trans.set_command(tlm::TLM_READ_COMMAND);
trans.set_address(0x004);  // control_reg ì£¼ì†Œ
trans.set_data_ptr(reinterpret_cast<unsigned char*>(&data));
trans.set_data_length(4);

csr_model.target_socket->b_transport(trans, delay);
```

## ğŸ“Š ìƒì„±ëœ ì½”ë“œ êµ¬ì¡°

### í—¤ë” íŒŒì¼ (.h)
```cpp
class switch_csr_csr_tlm : public sc_module {
public:
    // TLM ì†Œì¼“
    tlm_utils::simple_target_socket<switch_csr_csr_tlm> target_socket;
    
    // ìƒì„±ì
    switch_csr_csr_tlm(sc_module_name name);
    
    // TLM ì¸í„°í˜ì´ìŠ¤
    virtual void b_transport(tlm::tlm_generic_payload& trans, sc_time& delay);
    
    // ë ˆì§€ìŠ¤í„° ì ‘ê·¼ í•¨ìˆ˜ë“¤
    uint32_t read_control_reg();
    void write_control_reg(uint32_t value);
    
    // í•„ë“œ ì ‘ê·¼ í•¨ìˆ˜ë“¤
    uint32_t get_control_reg_enable();
    void set_control_reg_enable(uint32_t value);
    
    // ìœ í‹¸ë¦¬í‹° í•¨ìˆ˜ë“¤
    void print_registers();
    void reset_all_registers();
    
private:
    std::map<uint32_t, uint32_t> m_registers;
    // ì£¼ì†Œ ìƒìˆ˜ë“¤
    static const uint32_t CONTROL_REG_ADDR = 0x00000004;
    // í•„ë“œ ë§ˆìŠ¤í¬ë“¤
    static const uint32_t CONTROL_REG_ENABLE_MASK = 0x00000001;
};
```

### êµ¬í˜„ íŒŒì¼ (.cpp)
- TLM-2.0 b_transport êµ¬í˜„
- ì£¼ì†Œ ìœ íš¨ì„± ê²€ì‚¬
- ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸° ë¡œì§
- í•„ë“œ ë§ˆìŠ¤í‚¹ ë° ì‹œí”„íŠ¸ ì—°ì‚°
- ì´ˆê¸°ê°’ ì„¤ì •

## ğŸ§ª í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤

ìƒì„±ëœ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ëŠ” ë‹¤ìŒì„ ê²€ì¦í•©ë‹ˆë‹¤:

1. **ê¸°ë³¸ ë ˆì§€ìŠ¤í„° ì ‘ê·¼**: ì½ê¸°/ì“°ê¸° ë™ì‘
2. **ì´ˆê¸°ê°’ í™•ì¸**: RDLì—ì„œ ì •ì˜í•œ reset ê°’
3. **ë°°ì—´ ë ˆì§€ìŠ¤í„°**: ì¸ë±ìŠ¤ë³„ ì ‘ê·¼
4. **í•„ë“œ ì¡°ì‘**: ë¹„íŠ¸ í•„ë“œ ì„¤ì •/ì½ê¸°
5. **ì—ëŸ¬ ì²˜ë¦¬**: ì˜ëª»ëœ ì£¼ì†Œ ì ‘ê·¼
6. **TLM í”„ë¡œí† ì½œ**: ì˜¬ë°”ë¥¸ ì‘ë‹µ ìƒíƒœ

## ğŸ“ˆ ê³ ê¸‰ ì‚¬ìš©ë²•

### ì»¤ìŠ¤í…€ ë™ì‘ ì¶”ê°€
```cpp
// CSR ëª¨ë¸ì„ ìƒì†í•˜ì—¬ ì»¤ìŠ¤í…€ ë™ì‘ êµ¬í˜„
class my_custom_csr : public switch_csr_csr_tlm {
public:
    my_custom_csr(sc_module_name name) : switch_csr_csr_tlm(name) {}
    
    // ë ˆì§€ìŠ¤í„° ì“°ê¸° ì‹œ ì¶”ê°€ ë™ì‘
    void write_control_reg(uint32_t value) override {
        switch_csr_csr_tlm::write_control_reg(value);
        
        // enable ë¹„íŠ¸ê°€ ì„¤ì •ë˜ë©´ ì¶”ê°€ ë™ì‘
        if (get_control_reg_enable()) {
            SC_REPORT_INFO("CSR", "System enabled!");
            // ì¶”ê°€ í•˜ë“œì›¨ì–´ ë¡œì§...
        }
    }
};
```

### ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬
```cpp
// ì¸í„°ëŸ½íŠ¸ ì‹ í˜¸ ì¶”ê°€
class csr_with_interrupts : public switch_csr_csr_tlm {
public:
    sc_out<bool> interrupt_out;
    
    csr_with_interrupts(sc_module_name name) 
        : switch_csr_csr_tlm(name), interrupt_out("interrupt_out") {}
    
    void write_interrupt_status_reg(uint32_t value) override {
        switch_csr_csr_tlm::write_interrupt_status_reg(value);
        
        // ì¸í„°ëŸ½íŠ¸ ìƒíƒœì™€ enable í™•ì¸
        uint32_t status = read_interrupt_status_reg();
        uint32_t enable = read_interrupt_enable_reg();
        
        interrupt_out.write((status & enable) != 0);
    }
};
```

## ğŸ› ë¬¸ì œ í•´ê²°

### ì¼ë°˜ì ì¸ ë¬¸ì œë“¤

1. **SystemC í—¤ë” ì°¾ì„ ìˆ˜ ì—†ìŒ**
   ```bash
   export SYSTEMC_HOME=/path/to/systemc
   ```

2. **TLM ë¼ì´ë¸ŒëŸ¬ë¦¬ ë§í¬ ì˜¤ë¥˜**
   ```bash
   # SystemC 2.3.3 ì´ìƒ ì‚¬ìš© í™•ì¸
   # TLM 2.0ì´ í¬í•¨ëœ ë²„ì „ í•„ìš”
   ```

3. **RDL íŒŒì‹± ì˜¤ë¥˜**
   ```bash
   # SystemRDL ë¬¸ë²• í™•ì¸
   # í•„ë“œ ë²”ìœ„ ê²¹ì¹¨ í™•ì¸
   # ì£¼ì†Œ ì¶©ëŒ í™•ì¸
   ```

## ğŸ“š ì°¸ê³  ìë£Œ

- [SystemRDL í‘œì¤€](https://www.accellera.org/downloads/standards/systemrdl)
- [SystemC TLM-2.0 ê°€ì´ë“œ](https://www.doulos.com/knowhow/systemc/tlm-20/)
- [SystemC ê³µì‹ ë¬¸ì„œ](https://systemc.org/)

## ğŸ¤ ê¸°ì—¬í•˜ê¸°

1. ìƒˆë¡œìš´ RDL ì†ì„± ì§€ì›
2. ë” ë§ì€ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ ì¶”ê°€
3. ì„±ëŠ¥ ìµœì í™”
4. ë¬¸ì„œ ê°œì„ 

---

**Happy Hardware Modeling! ğŸš€**
