<?php columnStart(1); ?>
<p>
address select switches. When held low (normal) they allow
formal address selection ta your preferred address. When high
ail address bite wll be high, te. F000H for CP/M.
</p>
<p>
Fig. 3 shows the schematic diagram (you can work out the
physical layout yourselvec? far the Auto Reset an switch aver.
The circuit provides a low pulse fo the Reset line whenever the
state of the control line changes. The Zength af the pulse has.
been made quite long to ensure that the normal Reset timing
capacitor i fully discharged If reset of your ports is not
required then the reset can go direct to the CFU, Bus pin 14
hich is much faster and therefore safer. (Funny arrangement
that &ndash; the P{O"s are not reset by the CPU reset line on power
Up, only when you press the reset switch! &lsquo;).
</p>
<p>
Figs. 4, 5 &amp; &amp; chow the varsous things that can be done with
the BASIC RON and Worispace RAM sockets 8o use up the spare
Locations. (1 put ay Workspace RAM in the BASIC socket and. the
CP/M ROM in the X ROM socket mainly for ease of changing the
</p>
<p>
CP/M ROM later &ndash; it&rsquo;s more accessible (in my system) and it does
not require mads to the Socket or wiring direct to the ROMs
pins
</p>
<p>
appress 0 No. Fug 2
Decopr &mdash;&reg; os erm
Link Block &copy; : &lsquo; eids of gut
&ndash; 2 PPP REL Eee
3 c
iE 7
cur Rute few
Suntech
Top Side
cut je
a:
=a 3
ne ort &ndash; a:
aie 0: Narcon as
leer/n qa
Sskek or o
T/o Coste qo
Te Aut Reet 7 ue at 7
fety fae fe) Rast
aaa Saas] max
a Bt
</p>
<p>
SCHEMATIC
</p>
<p>
f
t
&lsquo;
1
</p>
<?php columnEnd(1); ?>
