Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Sep 30 01:56:26 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.391      -21.250                      8                 1459        0.040        0.000                      0                 1459        2.000        0.000                       0                   749  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
clk_wiz_inst0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0        {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                        3.732        0.000                      0                 1391        0.040        0.000                      0                 1391        4.020        0.000                       0                   649  
clk_wiz_inst0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            196.360        0.000                      0                   21        0.289        0.000                      0                   21       13.360        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       3.308        0.000                      0                   47        0.104        0.000                      0                   47        3.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -3.391      -21.250                      8                    8        0.649        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 2.168ns (35.661%)  route 3.911ns (64.339%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.352     6.752 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=13, routed)          0.895     7.647    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y104        LUT4 (Prop_lut4_I3_O)        0.326     7.973 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.973    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.553 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.411     8.964    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X27Y105        LUT3 (Prop_lut3_I0_O)        0.302     9.266 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.266    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X27Y105        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.695    12.874    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y105        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X27Y105        FDRE (Setup_fdre_C_D)        0.031    12.998    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 2.232ns (36.648%)  route 3.858ns (63.352%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.352     6.752 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=13, routed)          0.895     7.647    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y104        LUT4 (Prop_lut4_I3_O)        0.326     7.973 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.973    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.613 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.357     8.970    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.306     9.276 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.276    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X26Y104        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.695    12.874    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.077    13.044    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 2.013ns (33.815%)  route 3.940ns (66.185%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.352     6.752 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=13, routed)          0.893     7.645    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y104        LUT4 (Prop_lut4_I3_O)        0.326     7.971 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.971    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y104        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.395 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.441     8.836    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X27Y105        LUT3 (Prop_lut3_I0_O)        0.303     9.139 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.139    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X27Y105        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.695    12.874    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y105        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X27Y105        FDRE (Setup_fdre_C_D)        0.029    12.996    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 1.832ns (32.576%)  route 3.792ns (67.424%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.352     6.752 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=13, routed)          0.893     7.645    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y104        LUT4 (Prop_lut4_I3_O)        0.326     7.971 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.971    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.218 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.293     8.511    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X27Y105        LUT3 (Prop_lut3_I0_O)        0.299     8.810 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.810    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X27Y105        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.695    12.874    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y105        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X27Y105        FDRE (Setup_fdre_C_D)        0.031    12.998    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.058ns (20.929%)  route 3.997ns (79.071%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.990     6.431    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I2_O)        0.326     6.757 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=20, routed)          0.973     7.730    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1
    SLICE_X29Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.387     8.241    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_0
    SLICE_X29Y107        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.698    12.877    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y107        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.282    13.159    
                         clock uncertainty           -0.154    13.005    
    SLICE_X29Y107        FDRE (Setup_fdre_C_R)       -0.429    12.576    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.058ns (21.365%)  route 3.894ns (78.635%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.326     6.726 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.631     7.357    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X27Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          0.657     8.138    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.526    12.705    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.058ns (21.365%)  route 3.894ns (78.635%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.326     6.726 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.631     7.357    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X27Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          0.657     8.138    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.526    12.705    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.058ns (21.365%)  route 3.894ns (78.635%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.326     6.726 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.631     7.357    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X27Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          0.657     8.138    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.526    12.705    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.058ns (21.365%)  route 3.894ns (78.635%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.326     6.726 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.631     7.357    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X27Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          0.657     8.138    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.526    12.705    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.058ns (21.365%)  route 3.894ns (78.635%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.892     3.186    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.647     5.289    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.152     5.441 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.960     6.400    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I2_O)        0.326     6.726 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.631     7.357    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X27Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          0.657     8.138    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.526    12.705    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.557     0.893    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.576     0.912    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.116     1.169    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y94         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.844     1.210    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.722%)  route 0.181ns (49.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.656     0.992    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.181     1.314    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.359 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.359    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.844     1.210    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.229ns (60.198%)  route 0.151ns (39.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.656     0.992    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.151     1.271    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.101     1.372 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.372    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.844     1.210    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.576     0.912    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X30Y94         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.844     1.210    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.575     0.911    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.175     1.226    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y90         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.842     1.208    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.574     0.910    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.157    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.844     1.210    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.576     0.912    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y95         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.177     1.229    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y95         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.843     1.209    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.006%)  route 0.177ns (57.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.656     0.992    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.177     1.297    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X27Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.844     1.210    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.018     1.193    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.557     0.893    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y91         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y89    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y100   design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst0/inst/clk_in1
  To Clock:  clk_wiz_inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.360ns  (required time - arrival time)
  Source:                 pw_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.704ns (20.681%)  route 2.700ns (79.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 201.481 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 f  pw_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     2.966    pw_cnt_reg_n_0_[3]
    SLICE_X35Y85         LUT4 (Prop_lut4_I2_O)        0.124     3.090 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          1.843     4.933    pw_cnt[19]_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.057 r  pw_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.057    pw_cnt[1]
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.478   201.481    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[1]/C
                         clock pessimism              0.172   201.653    
                         clock uncertainty           -0.267   201.386    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.031   201.417    pw_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        201.417    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                196.360    

Slack (MET) :             196.391ns  (required time - arrival time)
  Source:                 pw_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CAM_PWUP_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.704ns (22.379%)  route 2.442ns (77.621%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 201.481 - 200.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.652     1.655    ila_clk
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  pw_cnt_reg[18]/Q
                         net (fo=2, routed)           0.697     2.808    pw_cnt_reg_n_0_[18]
    SLICE_X35Y88         LUT4 (Prop_lut4_I2_O)        0.124     2.932 f  pw_cnt[19]_i_4/O
                         net (fo=20, routed)          1.199     4.130    pw_cnt[19]_i_4_n_0
    SLICE_X33Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  CAM_PWUP_reg_i_1/O
                         net (fo=1, routed)           0.547     4.801    CAM_PWUP_reg
    SLICE_X34Y85         FDRE                                         r  CAM_PWUP_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.478   201.481    ila_clk
    SLICE_X34Y85         FDRE                                         r  CAM_PWUP_reg_reg/C
                         clock pessimism              0.147   201.628    
                         clock uncertainty           -0.267   201.361    
    SLICE_X34Y85         FDRE (Setup_fdre_C_CE)      -0.169   201.192    CAM_PWUP_reg_reg
  -------------------------------------------------------------------
                         required time                        201.192    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                196.391    

Slack (MET) :             196.481ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 2.004ns (61.476%)  route 1.256ns (38.524%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.483 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.445     2.554    pw_cnt_reg_n_0_[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.211 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.211    pw_cnt_reg[4]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.328 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.328    pw_cnt_reg[8]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.445 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    pw_cnt_reg[12]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.562 r  pw_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.562    pw_cnt_reg[16]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.801 r  pw_cnt_reg[19]_i_7/O[2]
                         net (fo=1, routed)           0.811     4.612    pw_cnt_reg[19]_i_7_n_5
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.301     4.913 r  pw_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     4.913    pw_cnt[19]
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.480   201.483    ila_clk
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[19]/C
                         clock pessimism              0.147   201.630    
                         clock uncertainty           -0.267   201.363    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031   201.394    pw_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        201.394    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                196.481    

Slack (MET) :             196.482ns  (required time - arrival time)
  Source:                 pw_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.845%)  route 2.519ns (78.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 201.480 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 f  pw_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     2.966    pw_cnt_reg_n_0_[3]
    SLICE_X35Y85         LUT4 (Prop_lut4_I2_O)        0.124     3.090 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          1.662     4.752    pw_cnt[19]_i_2_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.876 r  pw_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.876    pw_cnt[6]
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.477   201.480    ila_clk
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[6]/C
                         clock pessimism              0.114   201.594    
                         clock uncertainty           -0.267   201.327    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.031   201.358    pw_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        201.358    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                196.482    

Slack (MET) :             196.559ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 2.093ns (65.784%)  route 1.089ns (34.216%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.483 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.445     2.554    pw_cnt_reg_n_0_[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.211 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.211    pw_cnt_reg[4]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.328 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.328    pw_cnt_reg[8]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.445 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    pw_cnt_reg[12]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.562 r  pw_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.562    pw_cnt_reg[16]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.885 r  pw_cnt_reg[19]_i_7/O[1]
                         net (fo=1, routed)           0.643     4.529    pw_cnt_reg[19]_i_7_n_6
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.306     4.835 r  pw_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     4.835    pw_cnt[18]
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.480   201.483    ila_clk
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[18]/C
                         clock pessimism              0.147   201.630    
                         clock uncertainty           -0.267   201.363    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031   201.394    pw_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        201.394    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                196.559    

Slack (MET) :             196.606ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.887ns (60.214%)  route 1.247ns (39.786%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 201.482 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.445     2.554    pw_cnt_reg_n_0_[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.211 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.211    pw_cnt_reg[4]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.328 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.328    pw_cnt_reg[8]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.445 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    pw_cnt_reg[12]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.684 r  pw_cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.802     4.486    pw_cnt_reg[16]_i_2_n_5
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.301     4.787 r  pw_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     4.787    pw_cnt[15]
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.479   201.482    ila_clk
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[15]/C
                         clock pessimism              0.147   201.629    
                         clock uncertainty           -0.267   201.362    
    SLICE_X35Y87         FDRE (Setup_fdre_C_D)        0.031   201.393    pw_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        201.393    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                196.606    

Slack (MET) :             196.648ns  (required time - arrival time)
  Source:                 pw_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.039%)  route 2.352ns (76.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 201.481 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 f  pw_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     2.966    pw_cnt_reg_n_0_[3]
    SLICE_X35Y85         LUT4 (Prop_lut4_I2_O)        0.124     3.090 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          1.495     4.585    pw_cnt[19]_i_2_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  pw_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     4.709    pw_cnt[11]
    SLICE_X33Y87         FDRE                                         r  pw_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.478   201.481    ila_clk
    SLICE_X33Y87         FDRE                                         r  pw_cnt_reg[11]/C
                         clock pessimism              0.114   201.595    
                         clock uncertainty           -0.267   201.328    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.029   201.357    pw_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        201.357    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                196.648    

Slack (MET) :             196.663ns  (required time - arrival time)
  Source:                 pw_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.704ns (22.897%)  route 2.371ns (77.103%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 201.481 - 200.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.651     1.654    ila_clk
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  pw_cnt_reg[13]/Q
                         net (fo=2, routed)           0.697     2.807    pw_cnt_reg_n_0_[13]
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.124     2.931 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          1.674     4.605    pw_cnt[19]_i_3_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.729 r  pw_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.729    pw_cnt[2]
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.478   201.481    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[2]/C
                         clock pessimism              0.147   201.628    
                         clock uncertainty           -0.267   201.361    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.031   201.392    pw_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        201.392    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                196.663    

Slack (MET) :             196.665ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.969ns (64.060%)  route 1.105ns (35.940%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.483 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.445     2.554    pw_cnt_reg_n_0_[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.211 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.211    pw_cnt_reg[4]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.328 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.328    pw_cnt_reg[8]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.445 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    pw_cnt_reg[12]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.760 r  pw_cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.659     4.420    pw_cnt_reg[16]_i_2_n_4
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.307     4.727 r  pw_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     4.727    pw_cnt[16]
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.480   201.483    ila_clk
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[16]/C
                         clock pessimism              0.147   201.630    
                         clock uncertainty           -0.267   201.363    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.029   201.392    pw_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        201.392    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                196.665    

Slack (MET) :             196.702ns  (required time - arrival time)
  Source:                 pw_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.704ns (23.461%)  route 2.297ns (76.539%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 201.480 - 200.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.650     1.653    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 f  pw_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     2.966    pw_cnt_reg_n_0_[3]
    SLICE_X35Y85         LUT4 (Prop_lut4_I2_O)        0.124     3.090 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          1.440     4.530    pw_cnt[19]_i_2_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.654 r  pw_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.654    pw_cnt[5]
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.477   201.480    ila_clk
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[5]/C
                         clock pessimism              0.114   201.594    
                         clock uncertainty           -0.267   201.327    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.029   201.356    pw_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        201.356    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                196.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pw_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.504%)  route 0.207ns (52.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pw_cnt_reg[0]/Q
                         net (fo=3, routed)           0.207     0.905    pw_cnt_reg_n_0_[0]
    SLICE_X35Y85         LUT1 (Prop_lut1_I0_O)        0.046     0.951 r  pw_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.951    pw_cnt[0]
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822     0.824    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[0]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.105     0.663    pw_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 pw_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.103%)  route 0.281ns (54.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pw_cnt_reg[8]/Q
                         net (fo=2, routed)           0.145     0.844    pw_cnt_reg_n_0_[8]
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.045     0.889 r  pw_cnt[19]_i_5/O
                         net (fo=20, routed)          0.136     1.025    pw_cnt[19]_i_5_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.070 r  pw_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.070    pw_cnt[11]
    SLICE_X33Y87         FDRE                                         r  pw_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     0.825    ila_clk
    SLICE_X33Y87         FDRE                                         r  pw_cnt_reg[11]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.091     0.682    pw_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 pw_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.510%)  route 0.281ns (52.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.558     0.560    ila_clk
    SLICE_X32Y88         FDRE                                         r  pw_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  pw_cnt_reg[17]/Q
                         net (fo=2, routed)           0.175     0.898    pw_cnt_reg_n_0_[17]
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.045     0.943 r  pw_cnt[19]_i_4/O
                         net (fo=20, routed)          0.106     1.049    pw_cnt[19]_i_4_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.094 r  pw_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.094    pw_cnt[19]
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.825     0.827    ila_clk
    SLICE_X35Y88         FDRE                                         r  pw_cnt_reg[19]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.092     0.685    pw_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 pw_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.306%)  route 0.283ns (52.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.558     0.560    ila_clk
    SLICE_X32Y88         FDRE                                         r  pw_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  pw_cnt_reg[14]/Q
                         net (fo=2, routed)           0.177     0.901    pw_cnt_reg_n_0_[14]
    SLICE_X35Y87         LUT4 (Prop_lut4_I3_O)        0.045     0.946 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          0.106     1.052    pw_cnt[19]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.097 r  pw_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.097    pw_cnt[15]
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     0.825    ila_clk
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[15]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.092     0.683    pw_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 pw_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.763%)  route 0.309ns (57.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  pw_cnt_reg[5]/Q
                         net (fo=2, routed)           0.203     0.902    pw_cnt_reg_n_0_[5]
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.947 r  pw_cnt[19]_i_6/O
                         net (fo=20, routed)          0.106     1.053    pw_cnt[19]_i_6_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.098 r  pw_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.098    pw_cnt[7]
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822     0.824    ila_clk
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[7]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092     0.650    pw_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 pw_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.102%)  route 0.331ns (58.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pw_cnt_reg[1]/Q
                         net (fo=2, routed)           0.153     0.852    pw_cnt_reg_n_0_[1]
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.045     0.897 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          0.178     1.075    pw_cnt[19]_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  pw_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.120    pw_cnt[9]
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822     0.824    ila_clk
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[9]/C
                         clock pessimism             -0.251     0.573    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.092     0.665    pw_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 pw_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.176%)  route 0.330ns (58.824%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pw_cnt_reg[1]/Q
                         net (fo=2, routed)           0.153     0.852    pw_cnt_reg_n_0_[1]
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.045     0.897 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          0.177     1.074    pw_cnt[19]_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  pw_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.119    pw_cnt[8]
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822     0.824    ila_clk
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[8]/C
                         clock pessimism             -0.251     0.573    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.091     0.664    pw_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 pw_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.788%)  route 0.322ns (58.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pw_cnt_reg[8]/Q
                         net (fo=2, routed)           0.145     0.844    pw_cnt_reg_n_0_[8]
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.045     0.889 r  pw_cnt[19]_i_5/O
                         net (fo=20, routed)          0.177     1.065    pw_cnt[19]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.110 r  pw_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.110    pw_cnt[10]
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822     0.824    ila_clk
    SLICE_X35Y86         FDRE                                         r  pw_cnt_reg[10]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.092     0.650    pw_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 pw_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.460%)  route 0.370ns (61.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X35Y85         FDRE                                         r  pw_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  pw_cnt_reg[1]/Q
                         net (fo=2, routed)           0.153     0.852    pw_cnt_reg_n_0_[1]
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.045     0.897 r  pw_cnt[19]_i_2/O
                         net (fo=20, routed)          0.216     1.113    pw_cnt[19]_i_2_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.158 r  pw_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.158    pw_cnt[4]
    SLICE_X33Y85         FDRE                                         r  pw_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822     0.824    ila_clk
    SLICE_X33Y85         FDRE                                         r  pw_cnt_reg[4]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.091     0.681    pw_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 pw_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.231ns (35.529%)  route 0.419ns (64.471%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X33Y86         FDRE                                         r  pw_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  pw_cnt_reg[5]/Q
                         net (fo=2, routed)           0.203     0.902    pw_cnt_reg_n_0_[5]
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.947 r  pw_cnt[19]_i_6/O
                         net (fo=20, routed)          0.216     1.163    pw_cnt[19]_i_6_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  pw_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.208    pw_cnt[12]
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     0.825    ila_clk
    SLICE_X35Y87         FDRE                                         r  pw_cnt_reg[12]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.091     0.682    pw_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_inst0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y85     CAM_PWUP_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y85     pw_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y86     pw_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X33Y87     pw_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y87     pw_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y87     pw_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X32Y88     pw_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y87     pw_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y87     pw_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y87     pw_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y87     pw_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y85     CAM_PWUP_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y85     pw_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y86     pw_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y87     pw_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y87     pw_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y87     pw_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y87     pw_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y85     CAM_PWUP_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y85     pw_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y86     pw_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y88     pw_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y88     pw_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y88     pw_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y88     pw_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y88     pw_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y88     pw_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y88     pw_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_inst0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/sda_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.126ns (27.471%)  route 2.973ns (72.529%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.842     8.299    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.332     8.631 r  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=5, routed)           0.655     9.286    sccb_if_inst/sda_cnt_1[5]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.410 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=4, routed)           0.607    10.018    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  sccb_if_inst/sda_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.479    13.243    sccb_if_inst/clk
    SLICE_X35Y91         FDRE                                         r  sccb_if_inst/sda_cnt_reg[3]/C
                         clock pessimism              0.323    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    13.326    sccb_if_inst/sda_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/sda_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.126ns (27.620%)  route 2.951ns (72.380%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.842     8.299    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.332     8.631 r  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=5, routed)           0.655     9.286    sccb_if_inst/sda_cnt_1[5]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.410 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=4, routed)           0.585     9.995    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  sccb_if_inst/sda_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.478    13.242    sccb_if_inst/clk
    SLICE_X32Y91         FDRE                                         r  sccb_if_inst/sda_cnt_reg[4]/C
                         clock pessimism              0.323    13.565    
                         clock uncertainty           -0.035    13.530    
    SLICE_X32Y91         FDRE (Setup_fdre_C_CE)      -0.169    13.361    sccb_if_inst/sda_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.354ns (34.005%)  route 2.628ns (65.995%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.690     8.147    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.356     8.503 r  sccb_if_inst/clk_div_cnt[6]_i_2/O
                         net (fo=8, routed)           0.516     9.019    sccb_if_inst/req_reg_2
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.347 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.553     9.900    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.481    13.245    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[0]/C
                         clock pessimism              0.323    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.364    sccb_if_inst/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.354ns (34.005%)  route 2.628ns (65.995%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.690     8.147    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.356     8.503 r  sccb_if_inst/clk_div_cnt[6]_i_2/O
                         net (fo=8, routed)           0.516     9.019    sccb_if_inst/req_reg_2
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.347 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.553     9.900    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.481    13.245    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[3]/C
                         clock pessimism              0.323    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.364    sccb_if_inst/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.354ns (34.005%)  route 2.628ns (65.995%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.690     8.147    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.356     8.503 r  sccb_if_inst/clk_div_cnt[6]_i_2/O
                         net (fo=8, routed)           0.516     9.019    sccb_if_inst/req_reg_2
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.347 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.553     9.900    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.481    13.245    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[4]/C
                         clock pessimism              0.323    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.364    sccb_if_inst/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.354ns (34.005%)  route 2.628ns (65.995%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 13.245 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.690     8.147    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.356     8.503 r  sccb_if_inst/clk_div_cnt[6]_i_2/O
                         net (fo=8, routed)           0.516     9.019    sccb_if_inst/req_reg_2
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.347 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.553     9.900    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.481    13.245    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[5]/C
                         clock pessimism              0.323    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.364    sccb_if_inst/scl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/sda_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.126ns (29.002%)  route 2.757ns (70.998%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.842     8.299    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.332     8.631 r  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=5, routed)           0.655     9.286    sccb_if_inst/sda_cnt_1[5]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.410 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=4, routed)           0.391     9.801    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.479    13.243    sccb_if_inst/clk
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[0]/C
                         clock pessimism              0.323    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205    13.326    sccb_if_inst/sda_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/sda_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.126ns (29.002%)  route 2.757ns (70.998%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.869     7.306    sccb_if_inst/clk_div_cnt[2]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.152     7.458 f  sccb_if_inst/clk_div_cnt[9]_i_5/O
                         net (fo=4, routed)           0.842     8.299    sccb_if_inst/clk_div_cnt[9]_i_5_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.332     8.631 r  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=5, routed)           0.655     9.286    sccb_if_inst/sda_cnt_1[5]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.410 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=4, routed)           0.391     9.801    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.479    13.243    sccb_if_inst/clk
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[5]/C
                         clock pessimism              0.323    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205    13.326    sccb_if_inst/sda_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.890ns (23.283%)  route 2.933ns (76.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X32Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[6]/Q
                         net (fo=9, routed)           1.045     7.482    sccb_if_inst/clk_div_cnt[6]
    SLICE_X33Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.606 r  sccb_if_inst/rdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.577     8.183    sccb_if_inst/rdata_reg[7]_i_4_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.307 r  sccb_if_inst/rdata_reg[7]_i_2/O
                         net (fo=4, routed)           0.619     8.926    sccb_if_inst/rdata_reg[7]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.050 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.691     9.741    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.478    13.242    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[0]/C
                         clock pessimism              0.323    13.565    
                         clock uncertainty           -0.035    13.530    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.325    sccb_if_inst/rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.890ns (23.283%)  route 2.933ns (76.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.845     5.919    sccb_if_inst/clk
    SLICE_X32Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     6.437 f  sccb_if_inst/clk_div_cnt_reg[6]/Q
                         net (fo=9, routed)           1.045     7.482    sccb_if_inst/clk_div_cnt[6]
    SLICE_X33Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.606 r  sccb_if_inst/rdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.577     8.183    sccb_if_inst/rdata_reg[7]_i_4_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.307 r  sccb_if_inst/rdata_reg[7]_i_2/O
                         net (fo=4, routed)           0.619     8.926    sccb_if_inst/rdata_reg[7]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.050 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.691     9.741    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.478    13.242    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
                         clock pessimism              0.323    13.565    
                         clock uncertainty           -0.035    13.530    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.325    sccb_if_inst/rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.891%)  route 0.219ns (54.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.641     1.728    sccb_if_inst/clk
    SLICE_X35Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.869 r  sccb_if_inst/clk_div_cnt_reg[1]/Q
                         net (fo=11, routed)          0.219     2.088    sccb_if_inst/clk_div_cnt[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.133 r  sccb_if_inst/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.133    sccb_if_inst/scl_cnt[3]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.826     2.168    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[3]/C
                         clock pessimism             -0.261     1.907    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     2.028    sccb_if_inst/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/rdata_reg_reg[4]/Q
                         net (fo=2, routed)           0.128     1.912    sccb_if_inst/Q[4]
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     2.166    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
                         clock pessimism             -0.490     1.676    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.063     1.739    sccb_if_inst/rdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.966%)  route 0.129ns (44.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[3]/Q
                         net (fo=2, routed)           0.129     1.936    sccb_if_inst/Q[3]
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     2.166    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
                         clock pessimism             -0.490     1.676    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.070     1.746    sccb_if_inst/rdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.730%)  route 0.125ns (43.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.125     1.932    sccb_if_inst/Q[6]
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     2.166    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/C
                         clock pessimism             -0.490     1.676    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.066     1.742    sccb_if_inst/rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.641     1.728    sccb_if_inst/clk
    SLICE_X33Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.869 r  sccb_if_inst/clk_div_cnt_reg[7]/Q
                         net (fo=8, routed)           0.160     2.029    sccb_if_inst/clk_div_cnt[7]
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.045     2.074 r  sccb_if_inst/clk_div_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     2.074    sccb_if_inst/clk_div_cnt_0[9]
    SLICE_X34Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.912     2.254    sccb_if_inst/clk
    SLICE_X34Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[9]/C
                         clock pessimism             -0.494     1.761    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     1.882    sccb_if_inst/clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.404%)  route 0.321ns (60.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.641     1.728    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.892 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.321     2.213    sccb_if_inst/clk_div_cnt[2]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.258 r  sccb_if_inst/scl_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     2.258    sccb_if_inst/scl_cnt[5]_i_2_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.826     2.168    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[5]/C
                         clock pessimism             -0.261     1.907    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     2.028    sccb_if_inst/scl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.330%)  route 0.322ns (60.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.641     1.728    sccb_if_inst/clk
    SLICE_X34Y101        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.892 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=12, routed)          0.322     2.214    sccb_if_inst/clk_div_cnt[2]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.259 r  sccb_if_inst/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.259    sccb_if_inst/scl_cnt[4]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.826     2.168    sccb_if_inst/clk
    SLICE_X34Y99         FDRE                                         r  sccb_if_inst/scl_cnt_reg[4]/C
                         clock pessimism             -0.261     1.907    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     2.027    sccb_if_inst/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.845%)  route 0.203ns (52.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.641     1.728    sccb_if_inst/clk
    SLICE_X35Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.869 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.203     2.071    sccb_if_inst/clk_div_cnt[4]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.116 r  sccb_if_inst/clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.116    sccb_if_inst/clk_div_cnt_0[6]
    SLICE_X32Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.912     2.254    sccb_if_inst/clk
    SLICE_X32Y100        FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/C
                         clock pessimism             -0.494     1.761    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.882    sccb_if_inst/clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sccb_if_inst/sda_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/sda_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.529%)  route 0.154ns (42.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y91         FDRE                                         r  sccb_if_inst/sda_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/sda_cnt_reg[4]/Q
                         net (fo=9, routed)           0.154     1.961    sccb_if_inst/sda_cnt[4]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  sccb_if_inst/sda_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     2.006    sccb_if_inst/sda_cnt[5]_i_2_n_0
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     2.166    sccb_if_inst/clk
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[5]/C
                         clock pessimism             -0.490     1.676    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.092     1.768    sccb_if_inst/sda_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/rdata_reg_reg[0]/Q
                         net (fo=2, routed)           0.182     1.967    sccb_if_inst/Q[0]
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     2.166    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.072     1.715    sccb_if_inst/rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y100   sccb_if_inst/clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y100   sccb_if_inst/clk_div_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y100   sccb_if_inst/clk_div_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y100   sccb_if_inst/clk_div_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y100   sccb_if_inst/clk_div_cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y100   sccb_if_inst/clk_div_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y90    sccb_if_inst/rdata_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y90    sccb_if_inst/rdata_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y90    sccb_if_inst/rdata_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y90    sccb_if_inst/rdata_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y90    sccb_if_inst/rdata_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y90    sccb_if_inst/rdata_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y90    sccb_if_inst/rdata_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y90    sccb_if_inst/rdata_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y92    sccb_if_inst/sda_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y89    sccb_if_inst/sda_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y100   sccb_if_inst/clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y100   sccb_if_inst/clk_div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y101   sccb_if_inst/clk_div_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y100   sccb_if_inst/clk_div_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y100   sccb_if_inst/clk_div_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -3.391ns,  Total Violation      -21.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 sccb_if_inst/sda_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        2.200ns  (logic 0.952ns (43.280%)  route 1.248ns (56.720%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 13.725 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.651    13.725    sccb_if_inst/clk
    SLICE_X35Y92         FDRE                                         r  sccb_if_inst/sda_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456    14.181 r  sccb_if_inst/sda_cnt_reg[0]/Q
                         net (fo=19, routed)          0.471    14.652    sccb_if_inst/sda_cnt[0]
    SLICE_X32Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.776 f  sccb_if_inst/design_1_inst_i_2/O
                         net (fo=4, routed)           0.330    15.105    sccb_if_inst/design_1_inst_i_2_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I3_O)        0.124    15.229 r  sccb_if_inst/design_1_inst_i_1/O
                         net (fo=1, routed)           0.149    15.378    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_busy
    SLICE_X35Y91         LUT6 (Prop_lut6_I3_O)        0.124    15.502 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.298    15.800    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.124    15.924 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    15.924    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.478    12.657    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.031    12.534    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.439ns  (logic 0.704ns (48.934%)  route 0.735ns (51.066%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.456    14.180 r  sccb_if_inst/rdata_reg_reg[1]/Q
                         net (fo=2, routed)           0.443    14.622    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[1]
    SLICE_X32Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.746 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.292    15.038    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.124    15.162 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    15.162    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.478    12.657    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.031    12.534    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -15.162    
  -------------------------------------------------------------------
                         slack                                 -2.629    

Slack (VIOLATED) :        -2.581ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.390ns  (logic 0.766ns (55.122%)  route 0.624ns (44.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518    14.242 r  sccb_if_inst/rdata_reg_reg[3]/Q
                         net (fo=2, routed)           0.328    14.569    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[3]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.124    14.693 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.296    14.989    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.124    15.113 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    15.113    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X33Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.476    12.655    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.154    12.501    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.032    12.533    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                 -2.581    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.380ns  (logic 0.766ns (55.516%)  route 0.614ns (44.484%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518    14.242 r  sccb_if_inst/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.318    14.560    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[6]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.124    14.684 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.295    14.979    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.124    15.103 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    15.103    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.478    12.657    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.029    12.532    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.379ns  (logic 0.766ns (55.565%)  route 0.613ns (44.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518    14.242 r  sccb_if_inst/rdata_reg_reg[2]/Q
                         net (fo=2, routed)           0.317    14.559    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[2]
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124    14.683 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.295    14.978    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.102 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    15.102    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.029    12.531    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.514ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.372ns  (logic 0.766ns (55.817%)  route 0.606ns (44.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518    14.242 r  sccb_if_inst/rdata_reg_reg[5]/Q
                         net (fo=2, routed)           0.163    14.405    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[5]
    SLICE_X33Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.529 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.443    14.972    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.096 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    15.096    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X34Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.478    12.657    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    12.582    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                 -2.514    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.320ns  (logic 0.704ns (53.342%)  route 0.616ns (46.658%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.456    14.180 r  sccb_if_inst/rdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.320    14.499    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[7]
    SLICE_X32Y90         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.296    14.919    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.043 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    15.043    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)        0.032    12.534    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.483ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.293ns  (logic 0.704ns (54.437%)  route 0.589ns (45.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.456    14.180 r  sccb_if_inst/rdata_reg_reg[4]/Q
                         net (fo=2, routed)           0.177    14.357    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[4]
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.481 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.412    14.893    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.017 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    15.017    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.032    12.534    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.231ns (52.351%)  route 0.210ns (47.649%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/rdata_reg_reg[4]/Q
                         net (fo=2, routed)           0.068     1.852    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[4]
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.897 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.142     2.039    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.084    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.092     1.435    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.254ns (53.435%)  route 0.221ns (46.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[5]/Q
                         net (fo=2, routed)           0.062     1.869    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[5]
    SLICE_X33Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.914 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.159     2.074    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.119 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.119    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X34Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.465    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.231ns (51.131%)  route 0.221ns (48.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/rdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.113     1.897    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[7]
    SLICE_X32Y90         LUT5 (Prop_lut5_I2_O)        0.045     1.942 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.108     2.050    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.095 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.095    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.092     1.436    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.254ns (52.721%)  route 0.228ns (47.279%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     1.929    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[6]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.974 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.105     2.080    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.125 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.125    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.091     1.435    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.254ns (52.743%)  route 0.228ns (47.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.929    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[2]
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.974 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.105     2.080    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.125 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.125    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.091     1.434    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.254ns (52.195%)  route 0.233ns (47.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.932    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[3]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.108     2.085    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.045     2.130 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.130    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X33Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092     1.435    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.416%)  route 0.267ns (53.584%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/rdata_reg_reg[1]/Q
                         net (fo=2, routed)           0.161     1.945    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[1]
    SLICE_X32Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.990 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.106     2.096    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.141 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.141    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.092     1.436    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 sccb_if_inst/sda_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.276ns (46.450%)  route 0.318ns (53.550%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y91         FDRE                                         r  sccb_if_inst/sda_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/sda_cnt_reg[3]/Q
                         net (fo=11, routed)          0.160     1.945    sccb_if_inst/sda_cnt[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.990 r  sccb_if_inst/design_1_inst_i_1/O
                         net (fo=1, routed)           0.049     2.038    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_busy
    SLICE_X35Y91         LUT6 (Prop_lut6_I3_O)        0.045     2.083 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.109     2.192    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.237 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.237    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.092     1.436    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.801    





