

================================================================
== Vivado HLS Report for 'Lenet_HLS'
================================================================
* Date:           Wed Aug 19 09:56:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2935322|  2978666| 29.353 ms | 29.787 ms |  2935322|  2978666|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COPY       |     1024|     1024|         1|          -|          -|  1024|    no    |
        |- LOAD_ROW   |    46144|    46144|      1442|          -|          -|    32|    no    |
        | + LOAD_COL  |     1440|     1440|        45|          -|          -|    32|    no    |
        |- BIGGEST    |      130|      130|         2|          -|          -|    65|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 49 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 4 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 62 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_layer_data_V), !map !195"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_layer_keep_V), !map !201"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_layer_strb_V), !map !205"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_layer_user_V), !map !209"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_layer_last_V), !map !213"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_layer_id_V), !map !217"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_layer_dest_V), !map !221"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %id), !map !225"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !231"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @Lenet_HLS_str) nounwind"   --->   Operation 73 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_buf_data_V = alloca [1024 x i16], align 2" [src/lenet.cpp:231]   --->   Operation 74 'alloca' 'data_buf_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %id, [10 x i8]* @p_str50, i32 0, i32 0, [1 x i8]* @p_str51, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str51, [1 x i8]* @p_str51, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str51) nounwind" [src/lenet.cpp:227]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_layer_data_V, i2* %input_layer_keep_V, i2* %input_layer_strb_V, i1* %input_layer_user_V, i1* %input_layer_last_V, i1* %input_layer_id_V, i1* %input_layer_dest_V, [5 x i8]* @p_str52, i32 1, i32 1, [5 x i8]* @p_str53, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str51, [1 x i8]* @p_str51, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str51)" [src/lenet.cpp:228]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str50, i32 0, i32 0, [1 x i8]* @p_str51, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str51, [1 x i8]* @p_str51, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str51) nounwind" [src/lenet.cpp:229]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader21" [src/lenet.cpp:233]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %0 ], [ 0, %.preheader21.preheader ]"   --->   Operation 79 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.88ns)   --->   "%icmp_ln233 = icmp eq i11 %i_0, -1024" [src/lenet.cpp:233]   --->   Operation 80 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [src/lenet.cpp:233]   --->   Operation 82 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %.preheader.preheader, label %0" [src/lenet.cpp:233]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str54) nounwind" [src/lenet.cpp:233]   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i11 %i_0 to i64" [src/lenet.cpp:234]   --->   Operation 85 'zext' 'zext_ln234' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty_139 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_layer_data_V, i2* %input_layer_keep_V, i2* %input_layer_strb_V, i1* %input_layer_user_V, i1* %input_layer_last_V, i1* %input_layer_id_V, i1* %input_layer_dest_V)" [src/lenet.cpp:226]   --->   Operation 86 'read' 'empty_139' <Predicate = (!icmp_ln233)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_layer_data_V_t = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_139, 0" [src/lenet.cpp:226]   --->   Operation 87 'extractvalue' 'input_layer_data_V_t' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%data_buf_data_V_addr = getelementptr [1024 x i16]* %data_buf_data_V, i64 0, i64 %zext_ln234" [src/lenet.cpp:234]   --->   Operation 88 'getelementptr' 'data_buf_data_V_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.25ns)   --->   "store i16 %input_layer_data_V_t, i16* %data_buf_data_V_addr, align 8" [src/lenet.cpp:234]   --->   Operation 89 'store' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader21" [src/lenet.cpp:233]   --->   Operation 90 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader" [src/lenet.cpp:243]   --->   Operation 91 'br' <Predicate = (icmp_ln233)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_2, %LOAD_ROW_end ], [ 0, %.preheader.preheader ]"   --->   Operation 92 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.42ns)   --->   "%icmp_ln243 = icmp eq i6 %i1_0, -32" [src/lenet.cpp:243]   --->   Operation 93 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 94 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i1_0, 1" [src/lenet.cpp:243]   --->   Operation 95 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %2, label %LOAD_ROW_begin" [src/lenet.cpp:243]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str55) nounwind" [src/lenet.cpp:243]   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str55)" [src/lenet.cpp:243]   --->   Operation 98 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i6 %i1_0 to i5" [src/lenet.cpp:246]   --->   Operation 99 'trunc' 'trunc_ln246' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln246, i5 0)" [src/lenet.cpp:246]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i1_0, i5 0)" [src/lenet.cpp:247]   --->   Operation 101 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i11 %tmp_s to i12" [src/lenet.cpp:245]   --->   Operation 102 'zext' 'zext_ln245_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.76ns)   --->   "br label %1" [src/lenet.cpp:245]   --->   Operation 103 'br' <Predicate = (!icmp_ln243)> <Delay = 1.76>
ST_3 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @Conv1_Cal()" [src/lenet.cpp:251]   --->   Operation 104 'call' <Predicate = (icmp_ln243)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %LOAD_ROW_begin ], [ %j, %_ifconv ]"   --->   Operation 105 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i6 %j_0 to i10" [src/lenet.cpp:245]   --->   Operation 106 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.42ns)   --->   "%icmp_ln245 = icmp eq i6 %j_0, -32" [src/lenet.cpp:245]   --->   Operation 107 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 108 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [src/lenet.cpp:245]   --->   Operation 109 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %LOAD_ROW_end, label %_ifconv" [src/lenet.cpp:245]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.73ns)   --->   "%index = add i10 %shl_ln, %zext_ln245" [src/lenet.cpp:246]   --->   Operation 111 'add' 'index' <Predicate = (!icmp_ln245)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %j_0 to i12" [src/lenet.cpp:247]   --->   Operation 112 'zext' 'zext_ln203' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln203 = add i12 %zext_ln245_1, %zext_ln203" [src/lenet.cpp:247]   --->   Operation 113 'add' 'add_ln203' <Predicate = (!icmp_ln245)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i10 %index to i64" [src/lenet.cpp:247]   --->   Operation 114 'zext' 'zext_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%data_buf_data_V_addr_1 = getelementptr [1024 x i16]* %data_buf_data_V, i64 0, i64 %zext_ln247" [src/lenet.cpp:247]   --->   Operation 115 'getelementptr' 'data_buf_data_V_addr_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%data_buf_data_V_load = load i16* %data_buf_data_V_addr_1, align 8" [src/lenet.cpp:247]   --->   Operation 116 'load' 'data_buf_data_V_load' <Predicate = (!icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str55, i32 %tmp_6)" [src/lenet.cpp:249]   --->   Operation 117 'specregionend' 'empty_145' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader" [src/lenet.cpp:243]   --->   Operation 118 'br' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%data_buf_data_V_load = load i16* %data_buf_data_V_addr_1, align 8" [src/lenet.cpp:247]   --->   Operation 119 'load' 'data_buf_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i16 %data_buf_data_V_load to i32" [src/lenet.cpp:247]   --->   Operation 120 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln247 to float" [src/lenet.cpp:247]   --->   Operation 121 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 122 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln247 to float" [src/lenet.cpp:247]   --->   Operation 122 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 123 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln247 to float" [src/lenet.cpp:247]   --->   Operation 123 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 124 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln247 to float" [src/lenet.cpp:247]   --->   Operation 124 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 125 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln247 to float" [src/lenet.cpp:247]   --->   Operation 125 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 126 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln247 to float" [src/lenet.cpp:247]   --->   Operation 126 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.43>
ST_12 : Operation 127 [2/2] (4.43ns)   --->   "%tmp_1 = fpext float %tmp to double" [src/lenet.cpp:247]   --->   Operation 127 'fpext' 'tmp_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.43>
ST_13 : Operation 128 [1/2] (4.43ns)   --->   "%tmp_1 = fpext float %tmp to double" [src/lenet.cpp:247]   --->   Operation 128 'fpext' 'tmp_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 129 [31/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 129 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 130 [30/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 130 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 131 [29/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 131 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 132 [28/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 132 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 133 [27/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 133 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 134 [26/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 134 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 135 [25/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 135 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 136 [24/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 136 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 137 [23/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 137 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 138 [22/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 138 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 139 [21/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 139 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 140 [20/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 140 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 141 [19/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 141 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 142 [18/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 142 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 143 [17/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 143 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 144 [16/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 144 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 145 [15/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 145 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 146 [14/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 146 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 147 [13/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 147 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 148 [12/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 148 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 149 [11/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 149 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 150 [10/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 150 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 151 [9/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 151 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 152 [8/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 152 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 153 [7/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 153 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 154 [6/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 154 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.62>
ST_40 : Operation 155 [5/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 155 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 156 [4/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 156 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 157 [3/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 157 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.62>
ST_43 : Operation 158 [2/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 158 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.62>
ST_44 : Operation 159 [1/31] (8.62ns)   --->   "%v_assign = fdiv double %tmp_1, 2.550000e+02" [src/lenet.cpp:247]   --->   Operation 159 'ddiv' 'v_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.08>
ST_45 : Operation 160 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [src/lenet.cpp:247]   --->   Operation 160 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [src/lenet.cpp:247]   --->   Operation 161 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [src/lenet.cpp:247]   --->   Operation 162 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 163 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [src/lenet.cpp:247]   --->   Operation 163 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [src/lenet.cpp:247]   --->   Operation 164 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [src/lenet.cpp:247]   --->   Operation 165 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [src/lenet.cpp:247]   --->   Operation 166 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_15 = zext i53 %tmp_7 to i54" [src/lenet.cpp:247]   --->   Operation 167 'zext' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 168 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, %p_Result_15" [src/lenet.cpp:247]   --->   Operation 168 'sub' 'man_V_2' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 169 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [src/lenet.cpp:247]   --->   Operation 169 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 170 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [src/lenet.cpp:247]   --->   Operation 170 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 171 [1/1] (1.99ns)   --->   "%QUAN_INC = icmp sgt i12 %F2, 6" [src/lenet.cpp:247]   --->   Operation 171 'icmp' 'QUAN_INC' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 172 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -6, %F2" [src/lenet.cpp:247]   --->   Operation 172 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 173 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 6, %F2" [src/lenet.cpp:247]   --->   Operation 173 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 174 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581" [src/lenet.cpp:247]   --->   Operation 174 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 175 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp sgt i12 %add_ln581, 54" [src/lenet.cpp:247]   --->   Operation 175 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2, i32 3, i32 11)" [src/lenet.cpp:247]   --->   Operation 176 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 177 [1/1] (1.66ns)   --->   "%icmp_ln598 = icmp sgt i9 %tmp_22, 0" [src/lenet.cpp:247]   --->   Operation 177 'icmp' 'icmp_ln598' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i12 %F2 to i6" [src/lenet.cpp:247]   --->   Operation 178 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 179 [1/1] (1.54ns)   --->   "%add_ln595 = add i12 -8, %F2" [src/lenet.cpp:247]   --->   Operation 179 'add' 'add_ln595' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 180 [1/1] (1.99ns)   --->   "%icmp_ln595 = icmp sgt i12 %add_ln595, 53" [src/lenet.cpp:247]   --->   Operation 180 'icmp' 'icmp_ln595' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.14>
ST_46 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V = add i12 -1023, %zext_ln461" [src/lenet.cpp:247]   --->   Operation 181 'add' 'exp_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 182 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_14, i54 %man_V_2, i54 %p_Result_15" [src/lenet.cpp:247]   --->   Operation 182 'select' 'man_V' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [src/lenet.cpp:247]   --->   Operation 183 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 184 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 6" [src/lenet.cpp:247]   --->   Operation 184 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V to i12" [src/lenet.cpp:247]   --->   Operation 185 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 186 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [src/lenet.cpp:247]   --->   Operation 186 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 187 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 12" [src/lenet.cpp:247]   --->   Operation 187 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [src/lenet.cpp:247]   --->   Operation 188 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%ashr_ln586 = ashr i54 %man_V, %zext_ln586" [src/lenet.cpp:247]   --->   Operation 189 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i12" [src/lenet.cpp:247]   --->   Operation 190 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [src/lenet.cpp:247]   --->   Operation 191 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%select_ln588 = select i1 %tmp_21, i12 -1, i12 0" [src/lenet.cpp:247]   --->   Operation 192 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 193 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %icmp_ln585, i12 %trunc_ln586, i12 %select_ln588" [src/lenet.cpp:247]   --->   Operation 193 'select' 'p_Val2_4' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 194 [1/1] (1.54ns)   --->   "%add_ln591 = add i12 -7, %F2" [src/lenet.cpp:247]   --->   Operation 194 'add' 'add_ln591' <Predicate = (!icmp_ln591)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln591 = sext i12 %add_ln591 to i32" [src/lenet.cpp:247]   --->   Operation 195 'sext' 'sext_ln591' <Predicate = (!icmp_ln591)> <Delay = 0.00>
ST_46 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V, i32 %sext_ln591) nounwind" [src/lenet.cpp:247]   --->   Operation 196 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln591)> <Delay = 0.00>
ST_46 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%qb = select i1 %icmp_ln591, i1 %p_Result_14, i1 %p_Result_1" [src/lenet.cpp:247]   --->   Operation 197 'select' 'qb' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 198 [1/1] (1.82ns)   --->   "%sub_ln595 = sub i6 -3, %trunc_ln595" [src/lenet.cpp:247]   --->   Operation 198 'sub' 'sub_ln595' <Predicate = (!icmp_ln595)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln595_1)   --->   "%select_ln595 = select i1 %icmp_ln595, i6 0, i6 %sub_ln595" [src/lenet.cpp:247]   --->   Operation 199 'select' 'select_ln595' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln595_1)   --->   "%zext_ln595 = zext i6 %select_ln595 to i54" [src/lenet.cpp:247]   --->   Operation 200 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln595_1)   --->   "%lshr_ln595 = lshr i54 -1, %zext_ln595" [src/lenet.cpp:247]   --->   Operation 201 'lshr' 'lshr_ln595' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln595_1)   --->   "%p_Result_s = and i54 %man_V, %lshr_ln595" [src/lenet.cpp:247]   --->   Operation 202 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 203 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln595_1 = icmp ne i54 %p_Result_s, 0" [src/lenet.cpp:247]   --->   Operation 203 'icmp' 'icmp_ln595_1' <Predicate = true> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln406)   --->   "%r = and i1 %icmp_ln598, %icmp_ln595_1" [src/lenet.cpp:247]   --->   Operation 204 'and' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [src/lenet.cpp:247]   --->   Operation 205 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln406 = or i1 %p_Result_14, %r" [src/lenet.cpp:247]   --->   Operation 206 'or' 'or_ln406' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%and_ln406 = and i1 %qb, %or_ln406" [src/lenet.cpp:247]   --->   Operation 207 'and' 'and_ln406' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln415 = zext i1 %and_ln406 to i12" [src/lenet.cpp:247]   --->   Operation 208 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 209 [1/1] (1.54ns) (out node of the LUT)   --->   "%p_Val2_5 = add i12 %p_Val2_4, %zext_ln415" [src/lenet.cpp:247]   --->   Operation 209 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_5, i32 11)" [src/lenet.cpp:247]   --->   Operation 210 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln578)   --->   "%xor_ln582 = xor i1 %icmp_ln582, true" [src/lenet.cpp:247]   --->   Operation 211 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln578 = and i1 %QUAN_INC, %xor_ln582" [src/lenet.cpp:247]   --->   Operation 212 'and' 'and_ln578' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 213 [1/1] (1.99ns)   --->   "%icmp_ln578 = icmp slt i12 %F2, 6" [src/lenet.cpp:247]   --->   Operation 213 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 214 [1/1] (0.98ns)   --->   "%tmp63_cast_cast = select i1 %QUAN_INC, i12 2, i12 1" [src/lenet.cpp:247]   --->   Operation 214 'select' 'tmp63_cast_cast' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 215 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%empty_142 = add i12 %tmp63_cast_cast, %exp_V" [src/lenet.cpp:247]   --->   Operation 215 'add' 'empty_142' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 216 [1/1] (1.99ns)   --->   "%empty_143 = icmp sgt i12 %empty_142, 5" [src/lenet.cpp:247]   --->   Operation 216 'icmp' 'empty_143' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 217 [1/1] (1.54ns)   --->   "%pos1 = add i12 6, %F2" [src/lenet.cpp:247]   --->   Operation 217 'add' 'pos1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%sext_ln618 = sext i12 %pos1 to i32" [src/lenet.cpp:247]   --->   Operation 218 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 219 [1/1] (1.54ns)   --->   "%pos2 = add i12 7, %F2" [src/lenet.cpp:247]   --->   Operation 219 'add' 'pos2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln619 = sext i12 %pos2 to i32" [src/lenet.cpp:247]   --->   Operation 220 'sext' 'sext_ln619' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 221 [1/1] (1.99ns)   --->   "%icmp_ln621 = icmp slt i12 %pos1, 54" [src/lenet.cpp:247]   --->   Operation 221 'icmp' 'icmp_ln621' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [src/lenet.cpp:247]   --->   Operation 222 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 223 [1/1] (0.97ns)   --->   "%xor_ln621_1 = xor i1 %tmp_26, true" [src/lenet.cpp:247]   --->   Operation 223 'xor' 'xor_ln621_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%zext_ln623 = zext i32 %sext_ln618 to i54" [src/lenet.cpp:247]   --->   Operation 224 'zext' 'zext_ln623' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%ashr_ln623 = ashr i54 %man_V, %zext_ln623" [src/lenet.cpp:247]   --->   Operation 225 'ashr' 'ashr_ln623' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %ashr_ln623 to i1" [src/lenet.cpp:247]   --->   Operation 226 'trunc' 'lD' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%and_ln621 = and i1 %lD, %xor_ln621_1" [src/lenet.cpp:247]   --->   Operation 227 'and' 'and_ln621' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 228 [1/1] (4.61ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %and_ln621, %icmp_ln621" [src/lenet.cpp:247]   --->   Operation 228 'and' 'Range1_all_ones_1' <Predicate = true> <Delay = 4.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [src/lenet.cpp:247]   --->   Operation 229 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (1.99ns)   --->   "%icmp_ln631 = icmp slt i12 %pos2, 54" [src/lenet.cpp:247]   --->   Operation 230 'icmp' 'icmp_ln631' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i32 %sext_ln619 to i54" [src/lenet.cpp:247]   --->   Operation 231 'zext' 'zext_ln635' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 232 [1/1] (4.61ns)   --->   "%Range2_V_1 = lshr i54 %man_V, %zext_ln635" [src/lenet.cpp:247]   --->   Operation 232 'lshr' 'Range2_V_1' <Predicate = true> <Delay = 4.61> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 233 [1/1] (1.99ns)   --->   "%icmp_ln642 = icmp eq i12 %pos2, 54" [src/lenet.cpp:247]   --->   Operation 233 'icmp' 'icmp_ln642' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 234 [1/1] (2.87ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %man_V, 0" [src/lenet.cpp:247]   --->   Operation 234 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%xor_ln639_1 = xor i1 %icmp_ln631, true" [src/lenet.cpp:247]   --->   Operation 235 'xor' 'xor_ln639_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln639 = or i1 %tmp_26, %xor_ln639_1" [src/lenet.cpp:247]   --->   Operation 236 'or' 'or_ln639' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 237 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %icmp_ln642, %or_ln639" [src/lenet.cpp:247]   --->   Operation 237 'and' 'and_ln642' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.37>
ST_47 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i12" [src/lenet.cpp:247]   --->   Operation 238 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%shl_ln604 = shl i12 %trunc_ln583, %sext_ln581cast" [src/lenet.cpp:247]   --->   Operation 239 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln416 = xor i1 %tmp_24, true" [src/lenet.cpp:247]   --->   Operation 240 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln403)   --->   "%select_ln582 = select i1 %icmp_ln582, i12 %trunc_ln583, i12 0" [src/lenet.cpp:247]   --->   Operation 241 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 242 [1/1] (0.97ns)   --->   "%and_ln403 = and i1 %and_ln578, %p_Result_16" [src/lenet.cpp:247]   --->   Operation 242 'and' 'and_ln403' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 243 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln403 = select i1 %and_ln403, i12 %p_Val2_5, i12 %select_ln582" [src/lenet.cpp:247]   --->   Operation 243 'select' 'select_ln403' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%xor_ln403 = xor i1 %p_Result_16, true" [src/lenet.cpp:247]   --->   Operation 244 'xor' 'xor_ln403' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%and_ln403_1 = and i1 %and_ln578, %xor_ln403" [src/lenet.cpp:247]   --->   Operation 245 'and' 'and_ln403_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln403_1 = select i1 %and_ln403_1, i12 %p_Val2_5, i12 %select_ln403" [src/lenet.cpp:247]   --->   Operation 246 'select' 'select_ln403_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 247 [1/1] (0.97ns)   --->   "%and_ln603 = and i1 %icmp_ln578, %icmp_ln603" [src/lenet.cpp:247]   --->   Operation 247 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 248 [1/1] (3.56ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %and_ln603, i12 %shl_ln604, i12 %select_ln403_1" [src/lenet.cpp:247]   --->   Operation 248 'select' 'p_Val2_6' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln403_2 = and i1 %and_ln403, %xor_ln416" [src/lenet.cpp:247]   --->   Operation 249 'and' 'and_ln403_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln603_1 = and i1 %icmp_ln578, %icmp_ln603" [src/lenet.cpp:247]   --->   Operation 250 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln603 = xor i1 %and_ln603_1, true" [src/lenet.cpp:247]   --->   Operation 251 'xor' 'xor_ln603' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 252 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %and_ln403_2, %xor_ln603" [src/lenet.cpp:247]   --->   Operation 252 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_6, i32 11)" [src/lenet.cpp:247]   --->   Operation 253 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (0.97ns)   --->   "%xor_ln631 = xor i1 %tmp_27, true" [src/lenet.cpp:247]   --->   Operation 254 'xor' 'xor_ln631' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln631)   --->   "%and_ln631 = and i1 %icmp_ln631, %xor_ln631" [src/lenet.cpp:247]   --->   Operation 255 'and' 'and_ln631' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %zext_ln635" [src/lenet.cpp:247]   --->   Operation 256 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 257 [1/1] (4.42ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [src/lenet.cpp:247]   --->   Operation 257 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 258 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631" [src/lenet.cpp:247]   --->   Operation 258 'select' 'select_ln631' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 259 [1/1] (0.97ns)   --->   "%and_ln639 = and i1 %icmp_ln631, %xor_ln621_1" [src/lenet.cpp:247]   --->   Operation 259 'and' 'and_ln639' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_1" [src/lenet.cpp:247]   --->   Operation 260 'and' 'Range1_all_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 261 [1/1] (2.87ns)   --->   "%icmp_ln641 = icmp eq i54 %Range2_V_1, 0" [src/lenet.cpp:247]   --->   Operation 261 'icmp' 'icmp_ln641' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 262 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [src/lenet.cpp:247]   --->   Operation 262 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros" [src/lenet.cpp:247]   --->   Operation 263 'and' 'and_ln641' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_1)   --->   "%or_ln645 = or i1 %Range1_all_zeros_1, %xor_ln621_1" [src/lenet.cpp:247]   --->   Operation 264 'or' 'or_ln645' <Predicate = (!and_ln642)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_1, i1 %xor_ln621_1" [src/lenet.cpp:247]   --->   Operation 265 'select' 'select_ln642' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 266 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642" [src/lenet.cpp:247]   --->   Operation 266 'select' 'select_ln639' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln642_1 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645" [src/lenet.cpp:247]   --->   Operation 267 'select' 'select_ln642_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%select_ln639_1 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_1" [src/lenet.cpp:247]   --->   Operation 268 'select' 'select_ln639_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%deleted_zeros = select i1 %and_ln603_2, i1 %select_ln639, i1 %select_ln639_1" [src/lenet.cpp:247]   --->   Operation 269 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_2)   --->   "%xor_ln652_2 = xor i1 %and_ln403, true" [src/lenet.cpp:247]   --->   Operation 270 'xor' 'xor_ln652_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_2)   --->   "%or_ln652_3 = or i1 %tmp_24, %xor_ln652_2" [src/lenet.cpp:247]   --->   Operation 271 'or' 'or_ln652_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln652_2 = or i1 %and_ln603, %or_ln652_3" [src/lenet.cpp:247]   --->   Operation 272 'or' 'or_ln652_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%xor_ln652_1 = xor i1 %select_ln631, true" [src/lenet.cpp:247]   --->   Operation 273 'xor' 'xor_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln652 = or i1 %or_ln652_2, %xor_ln652_1" [src/lenet.cpp:247]   --->   Operation 274 'or' 'or_ln652' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%and_ln652 = and i1 %select_ln639, %or_ln652_2" [src/lenet.cpp:247]   --->   Operation 275 'and' 'and_ln652' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [src/lenet.cpp:247]   --->   Operation 276 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln652_1 = or i1 %tmp_28, %Range1_all_zeros" [src/lenet.cpp:247]   --->   Operation 277 'or' 'or_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 278 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_1" [src/lenet.cpp:247]   --->   Operation 278 'select' 'deleted_ones' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln654 = and i1 %and_ln603_2, %select_ln639" [src/lenet.cpp:247]   --->   Operation 279 'and' 'and_ln654' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%empty_144 = xor i1 %and_ln654, true" [src/lenet.cpp:247]   --->   Operation 280 'xor' 'empty_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 281 [1/1] (0.97ns)   --->   "%xor_ln621 = xor i1 %icmp_ln621, true" [src/lenet.cpp:247]   --->   Operation 281 'xor' 'xor_ln621' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln659)   --->   "%or_ln557 = or i1 %deleted_ones, %xor_ln621" [src/lenet.cpp:247]   --->   Operation 282 'or' 'or_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_3)   --->   "%and_ln621_2 = and i1 %p_Result_17, %xor_ln621" [src/lenet.cpp:247]   --->   Operation 283 'and' 'and_ln621_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 284 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln621_3 = and i1 %and_ln621_2, %p_Result_14" [src/lenet.cpp:247]   --->   Operation 284 'and' 'and_ln621_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln557 = and i1 %icmp_ln621, %p_Result_14" [src/lenet.cpp:247]   --->   Operation 285 'and' 'and_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 286 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln557 = select i1 %and_ln557, i1 %empty_144, i1 %and_ln621_3" [src/lenet.cpp:247]   --->   Operation 286 'select' 'select_ln557' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 287 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln658 = xor i1 %deleted_zeros, true" [src/lenet.cpp:247]   --->   Operation 287 'xor' 'xor_ln658' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln658 = and i1 %icmp_ln621, %xor_ln658" [src/lenet.cpp:247]   --->   Operation 288 'and' 'and_ln658' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln658 = or i1 %p_Result_17, %and_ln658" [src/lenet.cpp:247]   --->   Operation 289 'or' 'or_ln658' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln658_1 = xor i1 %p_Result_14, true" [src/lenet.cpp:247]   --->   Operation 290 'xor' 'xor_ln658_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln658, %xor_ln658_1" [src/lenet.cpp:247]   --->   Operation 291 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln659 = and i1 %p_Result_17, %or_ln557" [src/lenet.cpp:247]   --->   Operation 292 'and' 'and_ln659' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.16>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str56) nounwind" [src/lenet.cpp:245]   --->   Operation 293 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i12 %add_ln203 to i64" [src/lenet.cpp:247]   --->   Operation 294 'zext' 'zext_ln203_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%layer1_V_addr = getelementptr [1024 x i12]* @layer1_V, i64 0, i64 %zext_ln203_9" [src/lenet.cpp:247]   --->   Operation 295 'getelementptr' 'layer1_V_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln659 = xor i1 %and_ln659, true" [src/lenet.cpp:247]   --->   Operation 296 'xor' 'xor_ln659' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %select_ln557, %xor_ln659" [src/lenet.cpp:247]   --->   Operation 297 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340 = or i1 %underflow, %overflow" [src/lenet.cpp:247]   --->   Operation 298 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln340 = xor i1 %select_ln557, true" [src/lenet.cpp:247]   --->   Operation 299 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340_1 = or i1 %overflow, %xor_ln340" [src/lenet.cpp:247]   --->   Operation 300 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340_2 = or i1 %or_ln340_1, %and_ln659" [src/lenet.cpp:247]   --->   Operation 301 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%select_ln340 = select i1 %or_ln340, i12 2047, i12 %p_Val2_6" [src/lenet.cpp:247]   --->   Operation 302 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln571 = select i1 %icmp_ln571, i12 0, i12 -2048" [src/lenet.cpp:247]   --->   Operation 303 'select' 'select_ln571' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%or_ln571 = or i1 %icmp_ln571, %underflow" [src/lenet.cpp:247]   --->   Operation 304 'or' 'or_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %or_ln571, i12 %select_ln571, i12 %p_Val2_6" [src/lenet.cpp:247]   --->   Operation 305 'select' 'select_ln571_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp58)   --->   "%sel_tmp57_demorgan = or i1 %icmp_ln571, %empty_143" [src/lenet.cpp:247]   --->   Operation 306 'or' 'sel_tmp57_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp58 = select i1 %sel_tmp57_demorgan, i12 %select_ln571_1, i12 %p_Val2_6" [src/lenet.cpp:247]   --->   Operation 307 'select' 'sel_tmp58' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [src/lenet.cpp:247]   --->   Operation 308 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%and_ln340 = and i1 %or_ln340_2, %xor_ln571" [src/lenet.cpp:247]   --->   Operation 309 'and' 'and_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln340_1 = and i1 %and_ln340, %empty_143" [src/lenet.cpp:247]   --->   Operation 310 'and' 'and_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %and_ln340_1, i12 %select_ln340, i12 %sel_tmp58" [src/lenet.cpp:247]   --->   Operation 311 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 312 [1/1] (3.25ns)   --->   "store i12 %select_ln340_1, i12* %layer1_V_addr, align 2" [src/lenet.cpp:247]   --->   Operation 312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_48 : Operation 313 [1/1] (0.00ns)   --->   "br label %1" [src/lenet.cpp:245]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 3> <Delay = 0.00>
ST_49 : Operation 314 [1/2] (0.00ns)   --->   "call fastcc void @Conv1_Cal()" [src/lenet.cpp:251]   --->   Operation 314 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 4> <Delay = 0.00>
ST_50 : Operation 315 [2/2] (0.00ns)   --->   "call fastcc void @Pool1_Cal()" [src/lenet.cpp:252]   --->   Operation 315 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 5> <Delay = 0.00>
ST_51 : Operation 316 [1/2] (0.00ns)   --->   "call fastcc void @Pool1_Cal()" [src/lenet.cpp:252]   --->   Operation 316 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 6> <Delay = 0.00>
ST_52 : Operation 317 [2/2] (0.00ns)   --->   "call fastcc void @Conv2_Cal()" [src/lenet.cpp:253]   --->   Operation 317 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 7> <Delay = 0.00>
ST_53 : Operation 318 [1/2] (0.00ns)   --->   "call fastcc void @Conv2_Cal()" [src/lenet.cpp:253]   --->   Operation 318 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 8> <Delay = 0.00>
ST_54 : Operation 319 [2/2] (0.00ns)   --->   "call fastcc void @Pool2_Cal()" [src/lenet.cpp:254]   --->   Operation 319 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 9> <Delay = 0.00>
ST_55 : Operation 320 [1/2] (0.00ns)   --->   "call fastcc void @Pool2_Cal()" [src/lenet.cpp:254]   --->   Operation 320 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 10> <Delay = 0.00>
ST_56 : Operation 321 [2/2] (0.00ns)   --->   "call fastcc void @Flatten_Layer()" [src/lenet.cpp:255]   --->   Operation 321 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 11> <Delay = 0.00>
ST_57 : Operation 322 [1/2] (0.00ns)   --->   "call fastcc void @Flatten_Layer()" [src/lenet.cpp:255]   --->   Operation 322 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 12> <Delay = 0.00>
ST_58 : Operation 323 [2/2] (0.00ns)   --->   "call fastcc void @Fullc1_Cal()" [src/lenet.cpp:256]   --->   Operation 323 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 13> <Delay = 0.00>
ST_59 : Operation 324 [1/2] (0.00ns)   --->   "call fastcc void @Fullc1_Cal()" [src/lenet.cpp:256]   --->   Operation 324 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 14> <Delay = 0.00>
ST_60 : Operation 325 [2/2] (0.00ns)   --->   "call fastcc void @Fullc2_Cal()" [src/lenet.cpp:257]   --->   Operation 325 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 15> <Delay = 1.76>
ST_61 : Operation 326 [1/2] (0.00ns)   --->   "call fastcc void @Fullc2_Cal()" [src/lenet.cpp:257]   --->   Operation 326 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 327 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi12ELi6EL9ap_q_mode1EL9ap_o_mode0ELi0EEC1Ei.exit.i" [src/lenet.cpp:203->src/lenet.cpp:258]   --->   Operation 327 'br' <Predicate = true> <Delay = 1.76>

State 62 <SV = 16> <Delay = 2.32>
ST_62 : Operation 328 [1/1] (0.00ns)   --->   "%p_04_3_i = phi i12 [ %select_ln204, %._crit_edge.i20 ], [ -2048, %2 ]" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 328 'phi' 'p_04_3_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 329 [1/1] (0.00ns)   --->   "%ret = phi i32 [ %select_ln204_1, %._crit_edge.i20 ], [ 0, %2 ]" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 329 'phi' 'ret' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 330 [1/1] (0.00ns)   --->   "%index_1 = phi i7 [ %i_1, %._crit_edge.i20 ], [ 0, %2 ]"   --->   Operation 330 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i7 %index_1 to i32" [src/lenet.cpp:206->src/lenet.cpp:258]   --->   Operation 331 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 332 [1/1] (1.48ns)   --->   "%icmp_ln203 = icmp eq i7 %index_1, -63" [src/lenet.cpp:203->src/lenet.cpp:258]   --->   Operation 332 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 333 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind"   --->   Operation 333 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 334 [1/1] (1.87ns)   --->   "%i_1 = add i7 %index_1, 1" [src/lenet.cpp:203->src/lenet.cpp:258]   --->   Operation 334 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 335 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %Biggest_Element.exit, label %._crit_edge.i20" [src/lenet.cpp:203->src/lenet.cpp:258]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i7 %index_1 to i64" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 336 'zext' 'zext_ln204' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_62 : Operation 337 [1/1] (0.00ns)   --->   "%flatten3_V_addr = getelementptr [65 x i12]* @flatten3_V, i64 0, i64 %zext_ln204" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 337 'getelementptr' 'flatten3_V_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_62 : Operation 338 [2/2] (2.32ns)   --->   "%maxn_V = load i12* %flatten3_V_addr, align 2" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 338 'load' 'maxn_V' <Predicate = (!icmp_ln203)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_62 : Operation 339 [1/1] (0.00ns)   --->   "ret i32 %ret" [src/lenet.cpp:259]   --->   Operation 339 'ret' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 63 <SV = 17> <Delay = 5.00>
ST_63 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str46) nounwind" [src/lenet.cpp:203->src/lenet.cpp:258]   --->   Operation 340 'specloopname' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 341 [1/2] (2.32ns)   --->   "%maxn_V = load i12* %flatten3_V_addr, align 2" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 341 'load' 'maxn_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_63 : Operation 342 [1/1] (1.99ns)   --->   "%icmp_ln1495 = icmp slt i12 %p_04_3_i, %maxn_V" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 342 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 343 [1/1] (0.69ns)   --->   "%select_ln204 = select i1 %icmp_ln1495, i12 %maxn_V, i12 %p_04_3_i" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 343 'select' 'select_ln204' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 344 [1/1] (0.69ns)   --->   "%select_ln204_1 = select i1 %icmp_ln1495, i32 %zext_ln206, i32 %ret" [src/lenet.cpp:204->src/lenet.cpp:258]   --->   Operation 344 'select' 'select_ln204_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 345 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi6EL9ap_q_mode1EL9ap_o_mode0ELi0EEC1Ei.exit.i" [src/lenet.cpp:203->src/lenet.cpp:258]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/lenet.cpp:233) [60]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/lenet.cpp:233) [60]  (0 ns)
	'getelementptr' operation ('data_buf_data_V_addr', src/lenet.cpp:234) [70]  (0 ns)
	'store' operation ('store_ln234', src/lenet.cpp:234) of variable 'input_layer_data_V_t', src/lenet.cpp:226 on array 'data_buf.data.V', src/lenet.cpp:231 [71]  (3.25 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/lenet.cpp:243) [76]  (0 ns)
	'add' operation ('i', src/lenet.cpp:243) [79]  (1.83 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/lenet.cpp:245) [90]  (0 ns)
	'add' operation ('index', src/lenet.cpp:246) [98]  (1.73 ns)
	'getelementptr' operation ('data_buf_data_V_addr_1', src/lenet.cpp:247) [104]  (0 ns)
	'load' operation ('data_buf_data_V_load', src/lenet.cpp:247) on array 'data_buf.data.V', src/lenet.cpp:231 [105]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('data_buf_data_V_load', src/lenet.cpp:247) on array 'data_buf.data.V', src/lenet.cpp:231 [105]  (3.25 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', src/lenet.cpp:247) [107]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', src/lenet.cpp:247) [107]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', src/lenet.cpp:247) [107]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', src/lenet.cpp:247) [107]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', src/lenet.cpp:247) [107]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', src/lenet.cpp:247) [107]  (6.41 ns)

 <State 12>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_1', src/lenet.cpp:247) [108]  (4.44 ns)

 <State 13>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_1', src/lenet.cpp:247) [108]  (4.44 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 16>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 17>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 19>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 20>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 23>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 26>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 27>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 28>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 30>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 32>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 34>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 35>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 38>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 39>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 40>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 41>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 42>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 43>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 44>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v', src/lenet.cpp:247) [109]  (8.62 ns)

 <State 45>: 5.08ns
The critical path consists of the following:
	'sub' operation ('F2', src/lenet.cpp:247) [122]  (1.55 ns)
	'add' operation ('add_ln581', src/lenet.cpp:247) [124]  (1.55 ns)
	'icmp' operation ('icmp_ln591', src/lenet.cpp:247) [140]  (1.99 ns)

 <State 46>: 8.15ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', src/lenet.cpp:247) [130]  (1.99 ns)
	'select' operation ('__Val2__', src/lenet.cpp:247) [139]  (4.61 ns)
	'add' operation ('__Val2__', src/lenet.cpp:247) [161]  (1.55 ns)

 <State 47>: 8.38ns
The critical path consists of the following:
	'lshr' operation ('r.V', src/lenet.cpp:247) [201]  (0 ns)
	'icmp' operation ('Range2_all_ones', src/lenet.cpp:247) [202]  (4.42 ns)
	'select' operation ('select_ln631', src/lenet.cpp:247) [203]  (0.993 ns)
	'and' operation ('Range1_all_ones', src/lenet.cpp:247) [205]  (0 ns)
	'select' operation ('select_ln639', src/lenet.cpp:247) [216]  (0.993 ns)
	'select' operation ('deleted_zeros', src/lenet.cpp:247) [219]  (0 ns)
	'xor' operation ('xor_ln658', src/lenet.cpp:247) [237]  (0.993 ns)
	'and' operation ('and_ln658', src/lenet.cpp:247) [238]  (0 ns)
	'or' operation ('or_ln658', src/lenet.cpp:247) [239]  (0 ns)
	'and' operation ('overflow', src/lenet.cpp:247) [241]  (0.978 ns)

 <State 48>: 7.17ns
The critical path consists of the following:
	'xor' operation ('xor_ln659', src/lenet.cpp:247) [243]  (0 ns)
	'and' operation ('underflow', src/lenet.cpp:247) [244]  (0.978 ns)
	'or' operation ('or_ln571', src/lenet.cpp:247) [251]  (0 ns)
	'select' operation ('select_ln571_1', src/lenet.cpp:247) [252]  (0.978 ns)
	'select' operation ('sel_tmp58', src/lenet.cpp:247) [254]  (0.978 ns)
	'select' operation ('select_ln340_1', src/lenet.cpp:247) [258]  (0.978 ns)
	'store' operation ('store_ln247', src/lenet.cpp:247) of variable 'select_ln340_1', src/lenet.cpp:247 on array 'layer1_V' [259]  (3.25 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_04_3_i', src/lenet.cpp:204->src/lenet.cpp:258) with incoming values : ('select_ln204', src/lenet.cpp:204->src/lenet.cpp:258) [274]  (1.77 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/lenet.cpp:203->src/lenet.cpp:258) [276]  (0 ns)
	'getelementptr' operation ('flatten3_V_addr', src/lenet.cpp:204->src/lenet.cpp:258) [285]  (0 ns)
	'load' operation ('maxn.V', src/lenet.cpp:204->src/lenet.cpp:258) on array 'flatten3_V' [286]  (2.32 ns)

 <State 63>: 5.01ns
The critical path consists of the following:
	'load' operation ('maxn.V', src/lenet.cpp:204->src/lenet.cpp:258) on array 'flatten3_V' [286]  (2.32 ns)
	'icmp' operation ('icmp_ln1495', src/lenet.cpp:204->src/lenet.cpp:258) [287]  (1.99 ns)
	'select' operation ('select_ln204_1', src/lenet.cpp:204->src/lenet.cpp:258) [289]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
