============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 24 2014  04:59:24 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

          Pin               Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock iCLK)               launch                                  0 R 
(design.sdc_line_6_19_1)   ext delay                      +1       1 R 
iA1[2]                     in port         8  9.3    0    +0       1 R 
mul_11_16_g13728/A2                                       +0       1   
mul_11_16_g13728/ZN        ND2D1           2  2.2   35   +26      27 F 
g21919/A2                                                 +0      27   
g21919/ZN                  XNR2D1          2  3.1   44  +105     132 F 
mul_11_16_g13655/A                                        +0     132   
mul_11_16_g13655/CON       FCICOND1        3  3.2  130   +78     210 R 
mul_11_16_g13626/B1                                       +0     210   
mul_11_16_g13626/ZN        MOAI22D1        2  2.4   78   +83     293 R 
mul_11_16_g13602/B1                                       +0     293   
mul_11_16_g13602/ZN        MOAI22D1        2  3.3   86   +78     371 R 
g21591/A1                                                 +0     371   
g21591/ZN                  XNR3D1          3  3.5   49  +208     579 R 
g21587/A1                                                 +0     579   
g21587/Z                   XOR3D1          1  1.1   31  +179     758 R 
retime_s1_10_reg/D         DFCND1                         +0     758   
retime_s1_10_reg/CP        setup                     0   +42     800 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)               capture                               800 R 
-----------------------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :       0ps 
Start-point  : iA1[2]
End-point    : retime_s1_10_reg/D
