

================================================================
== Vivado HLS Report for 'i_relu3'
================================================================
* Date:           Sun Oct 30 00:20:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5153|  5153|  5153|  5153|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  5152|  5152|       322|          -|          -|    16|    no    |
        | + Loop 1.1      |   320|   320|        32|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |    30|    30|         3|          -|          -|    10|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     130|    476|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U29  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln89_1_fu_157_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln89_2_fu_182_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln89_3_fu_204_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln89_fu_135_p2     |     +    |      0|  0|  15|           9|           9|
    |i_fu_105_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_147_p2            |     +    |      0|  0|  13|           4|           1|
    |k_fu_194_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln89_fu_248_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln86_fu_99_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln87_fu_141_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln88_fu_188_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln89_1_fu_238_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln89_fu_232_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln89_fu_244_p2      |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 157|         101|          64|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_60        |   9|          2|    5|         10|
    |input_r_address0  |  15|          3|   11|         33|
    |j_0_reg_71        |   9|          2|    4|          8|
    |k_0_reg_82        |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   25|         66|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln89_2_reg_275   |  11|   0|   12|          1|
    |add_ln89_reg_262     |   8|   0|    9|          1|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_60           |   5|   0|    5|          0|
    |i_reg_257            |   5|   0|    5|          0|
    |icmp_ln89_1_reg_303  |   1|   0|    1|          0|
    |icmp_ln89_reg_298    |   1|   0|    1|          0|
    |input_addr_reg_288   |  11|   0|   11|          0|
    |j_0_reg_71           |   4|   0|    4|          0|
    |j_reg_270            |   4|   0|    4|          0|
    |k_0_reg_82           |   4|   0|    4|          0|
    |k_reg_283            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  64|   0|   66|          2|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    i_relu3   | return value |
|input_r_address0  | out |   11|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:86]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.36ns)   --->   "%icmp_ln86 = icmp eq i5 %i_0, -16" [lenet/lenet_hls.cpp:86]   --->   Operation 9 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [lenet/lenet_hls.cpp:86]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %3, label %.preheader1.preheader" [lenet/lenet_hls.cpp:86]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [lenet/lenet_hls.cpp:89]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %tmp_s to i9" [lenet/lenet_hls.cpp:89]   --->   Operation 14 'zext' 'zext_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [lenet/lenet_hls.cpp:89]   --->   Operation 15 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i6 %tmp_1 to i9" [lenet/lenet_hls.cpp:89]   --->   Operation 16 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln89 = add i9 %zext_ln89_1, %zext_ln89" [lenet/lenet_hls.cpp:89]   --->   Operation 17 'add' 'add_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:87]   --->   Operation 18 'br' <Predicate = (!icmp_ln86)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:91]   --->   Operation 19 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln87 = icmp eq i4 %j_0, -6" [lenet/lenet_hls.cpp:87]   --->   Operation 21 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 22 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [lenet/lenet_hls.cpp:87]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.loopexit.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:87]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i4 %j_0 to i9" [lenet/lenet_hls.cpp:89]   --->   Operation 25 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln89_1 = add i9 %zext_ln89_2, %add_ln89" [lenet/lenet_hls.cpp:89]   --->   Operation 26 'add' 'add_ln89_1' <Predicate = (!icmp_ln87)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln89_1, i3 0)" [lenet/lenet_hls.cpp:89]   --->   Operation 27 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln89_1, i1 false)" [lenet/lenet_hls.cpp:89]   --->   Operation 28 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %tmp_4 to i12" [lenet/lenet_hls.cpp:89]   --->   Operation 29 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln89_2 = add i12 %p_shl2_cast, %zext_ln89_3" [lenet/lenet_hls.cpp:89]   --->   Operation 30 'add' 'add_ln89_2' <Predicate = (!icmp_ln87)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:88]   --->   Operation 31 'br' <Predicate = (!icmp_ln87)> <Delay = 1.76>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln88 = icmp eq i4 %k_0, -6" [lenet/lenet_hls.cpp:88]   --->   Operation 34 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 35 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [lenet/lenet_hls.cpp:88]   --->   Operation 36 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:88]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i4 %k_0 to i12" [lenet/lenet_hls.cpp:89]   --->   Operation 38 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.54ns)   --->   "%add_ln89_3 = add i12 %add_ln89_2, %zext_ln89_4" [lenet/lenet_hls.cpp:89]   --->   Operation 39 'add' 'add_ln89_3' <Predicate = (!icmp_ln88)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i12 %add_ln89_3 to i64" [lenet/lenet_hls.cpp:89]   --->   Operation 40 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %zext_ln89_5" [lenet/lenet_hls.cpp:89]   --->   Operation 41 'getelementptr' 'input_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:89]   --->   Operation 42 'load' 'input_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 43 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 44 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:89]   --->   Operation 44 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln89 = bitcast float %input_load to i32" [lenet/lenet_hls.cpp:89]   --->   Operation 45 'bitcast' 'bitcast_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln89, i32 23, i32 30)" [lenet/lenet_hls.cpp:89]   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %bitcast_ln89 to i23" [lenet/lenet_hls.cpp:89]   --->   Operation 47 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln89 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:89]   --->   Operation 48 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (2.44ns)   --->   "%icmp_ln89_1 = icmp eq i23 %trunc_ln89, 0" [lenet/lenet_hls.cpp:89]   --->   Operation 49 'icmp' 'icmp_ln89_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:89]   --->   Operation 50 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%or_ln89 = or i1 %icmp_ln89_1, %icmp_ln89" [lenet/lenet_hls.cpp:89]   --->   Operation 51 'or' 'or_ln89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:89]   --->   Operation 52 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %or_ln89, %tmp_5" [lenet/lenet_hls.cpp:89]   --->   Operation 53 'and' 'and_ln89' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %and_ln89, label %2, label %._crit_edge" [lenet/lenet_hls.cpp:89]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_addr, align 4" [lenet/lenet_hls.cpp:90]   --->   Operation 55 'store' <Predicate = (and_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge" [lenet/lenet_hls.cpp:90]   --->   Operation 56 'br' <Predicate = (and_ln89)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:88]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln86      (br               ) [ 0111111]
i_0          (phi              ) [ 0010000]
icmp_ln86    (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
i            (add              ) [ 0111111]
br_ln86      (br               ) [ 0000000]
tmp_s        (bitconcatenate   ) [ 0000000]
zext_ln89    (zext             ) [ 0000000]
tmp_1        (bitconcatenate   ) [ 0000000]
zext_ln89_1  (zext             ) [ 0000000]
add_ln89     (add              ) [ 0001111]
br_ln87      (br               ) [ 0011111]
ret_ln91     (ret              ) [ 0000000]
j_0          (phi              ) [ 0001000]
icmp_ln87    (icmp             ) [ 0011111]
empty_28     (speclooptripcount) [ 0000000]
j            (add              ) [ 0011111]
br_ln87      (br               ) [ 0000000]
zext_ln89_2  (zext             ) [ 0000000]
add_ln89_1   (add              ) [ 0000000]
p_shl2_cast  (bitconcatenate   ) [ 0000000]
tmp_4        (bitconcatenate   ) [ 0000000]
zext_ln89_3  (zext             ) [ 0000000]
add_ln89_2   (add              ) [ 0000111]
br_ln88      (br               ) [ 0011111]
br_ln0       (br               ) [ 0111111]
k_0          (phi              ) [ 0000100]
icmp_ln88    (icmp             ) [ 0011111]
empty_29     (speclooptripcount) [ 0000000]
k            (add              ) [ 0011111]
br_ln88      (br               ) [ 0000000]
zext_ln89_4  (zext             ) [ 0000000]
add_ln89_3   (add              ) [ 0000000]
zext_ln89_5  (zext             ) [ 0000000]
input_addr   (getelementptr    ) [ 0000011]
br_ln0       (br               ) [ 0011111]
input_load   (load             ) [ 0000001]
bitcast_ln89 (bitcast          ) [ 0000000]
tmp          (partselect       ) [ 0000000]
trunc_ln89   (trunc            ) [ 0000000]
icmp_ln89    (icmp             ) [ 0000001]
icmp_ln89_1  (icmp             ) [ 0000001]
or_ln89      (or               ) [ 0000000]
tmp_5        (fcmp             ) [ 0000000]
and_ln89     (and              ) [ 0011111]
br_ln89      (br               ) [ 0000000]
store_ln90   (store            ) [ 0000000]
br_ln90      (br               ) [ 0000000]
br_ln88      (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="input_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="12" slack="0"/>
<pin id="50" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="11" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="input_load/4 store_ln90/6 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_0_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="1"/>
<pin id="62" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_0_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="j_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="1"/>
<pin id="73" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="j_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="k_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="1"/>
<pin id="84" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln86_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="5" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln89_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="5" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln89_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln89_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln87_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln89_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln89_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="1"/>
<pin id="160" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_shl2_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln89_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln89_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln88_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln89_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_4/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln89_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="1"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_3/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln89_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_5/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitcast_ln89_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln89/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln89_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln89_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln89_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="23" slack="0"/>
<pin id="240" dir="0" index="1" bw="23" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89_1/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln89_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="1" slack="1"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln89_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89/6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_ln89_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="1"/>
<pin id="264" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln89_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="1"/>
<pin id="277" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="k_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="288" class="1005" name="input_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="1"/>
<pin id="290" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="input_load_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln89_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln89_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="44" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="53" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="64" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="64" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="64" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="64" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="119" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="75" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="75" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="75" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="157" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="162" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="86" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="86" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="86" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="217"><net_src comp="53" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="214" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="218" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="228" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="93" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="105" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="265"><net_src comp="135" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="273"><net_src comp="147" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="278"><net_src comp="182" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="286"><net_src comp="194" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="291"><net_src comp="46" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="296"><net_src comp="53" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="301"><net_src comp="232" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="306"><net_src comp="238" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {6 }
 - Input state : 
	Port: i_relu3 : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln86 : 1
		i : 1
		br_ln86 : 2
		tmp_s : 1
		zext_ln89 : 2
		tmp_1 : 1
		zext_ln89_1 : 2
		add_ln89 : 3
	State 3
		icmp_ln87 : 1
		j : 1
		br_ln87 : 2
		zext_ln89_2 : 1
		add_ln89_1 : 2
		p_shl2_cast : 3
		tmp_4 : 3
		zext_ln89_3 : 4
		add_ln89_2 : 5
	State 4
		icmp_ln88 : 1
		k : 1
		br_ln88 : 2
		zext_ln89_4 : 1
		add_ln89_3 : 2
		zext_ln89_5 : 3
		input_addr : 4
		input_load : 5
	State 5
		bitcast_ln89 : 1
		tmp : 2
		trunc_ln89 : 2
		icmp_ln89 : 3
		icmp_ln89_1 : 3
		tmp_5 : 1
	State 6
		and_ln89 : 1
		br_ln89 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |      grp_fu_93     |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_105      |    0    |    0    |    15   |
|          |   add_ln89_fu_135  |    0    |    0    |    15   |
|          |      j_fu_147      |    0    |    0    |    13   |
|    add   |  add_ln89_1_fu_157 |    0    |    0    |    15   |
|          |  add_ln89_2_fu_182 |    0    |    0    |    12   |
|          |      k_fu_194      |    0    |    0    |    13   |
|          |  add_ln89_3_fu_204 |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln86_fu_99  |    0    |    0    |    11   |
|          |  icmp_ln87_fu_141  |    0    |    0    |    9    |
|   icmp   |  icmp_ln88_fu_188  |    0    |    0    |    9    |
|          |  icmp_ln89_fu_232  |    0    |    0    |    11   |
|          | icmp_ln89_1_fu_238 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln89_fu_244   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln89_fu_248  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_111    |    0    |    0    |    0    |
|bitconcatenate|    tmp_1_fu_123    |    0    |    0    |    0    |
|          | p_shl2_cast_fu_162 |    0    |    0    |    0    |
|          |    tmp_4_fu_170    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln89_fu_119  |    0    |    0    |    0    |
|          | zext_ln89_1_fu_131 |    0    |    0    |    0    |
|   zext   | zext_ln89_2_fu_153 |    0    |    0    |    0    |
|          | zext_ln89_3_fu_178 |    0    |    0    |    0    |
|          | zext_ln89_4_fu_200 |    0    |    0    |    0    |
|          | zext_ln89_5_fu_209 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_218     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln89_fu_228 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   396   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln89_2_reg_275|   12   |
|  add_ln89_reg_262 |    9   |
|     i_0_reg_60    |    5   |
|     i_reg_257     |    5   |
|icmp_ln89_1_reg_303|    1   |
| icmp_ln89_reg_298 |    1   |
| input_addr_reg_288|   11   |
| input_load_reg_293|   32   |
|     j_0_reg_71    |    4   |
|     j_reg_270     |    4   |
|     k_0_reg_82    |    4   |
|     k_reg_283     |    4   |
+-------------------+--------+
|       Total       |   92   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_93    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   396  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   92   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   158  |   414  |
+-----------+--------+--------+--------+--------+
