{
	"author": ["Brijesh Dongol", "Radha Jagadeesan", "James Riely"],
	"dblpkey": "journals/pacmpl/DongolJR18",
	"doi": "10.1145/3158106",
	"journal": "Proceedings of the ACM on Programming Languages",
	"journalshort": "PACMPL",
	"number": "POPL",
	"pages": "18:1-18:29",
	"publisher": "ACM",
	"stemmed": ["transact", "in", "relax", "memori", "architectur"],
	"tag": ["architecture", "memory management", "transaction"],
	"title": "Transactions in relaxed memory architectures",
	"type": "article",
	"venue": "POPL",
	"volume": 2,
	"year": 2018
}