INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/rtl/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/rtl/pll.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/sim/tb/tb_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_file/my_project/fpga_prj/Vivado_prj/7-PLL/prj/pll.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
