Analysis & Synthesis report for TopLevel
Thu Jun 01 12:38:20 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: InstROM:inst_module
 12. Parameter Settings for User Entity Instance: reg_file_ABC:register_module
 13. Port Connectivity Checks: "data_mem:Data_Module"
 14. Port Connectivity Checks: "Control:control_module"
 15. Port Connectivity Checks: "InstROM:inst_module"
 16. Port Connectivity Checks: "Mux3:data_select"
 17. Port Connectivity Checks: "Mux2_4bit:reg_dst_mux"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 01 12:38:20 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; TopLevel                                    ;
; Top-level Entity Name              ; TopLevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F29C6       ;                    ;
; Top-level entity name                                                      ; TopLevel           ; TopLevel           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; TopLevel.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv       ;         ;
; target_LUT.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv     ;         ;
; reg_file_ABC.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv   ;         ;
; Mux3.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv           ;         ;
; Mux2_4bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv      ;         ;
; Mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv           ;         ;
; InstROM.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv        ;         ;
; IF.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv             ;         ;
; definitionsABC.sv                ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv ;         ;
; data_mem.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv       ;         ;
; Control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv        ;         ;
; ALU_ABC.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv        ;         ;
; targets.txt                      ; yes             ; Auto-Found File              ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/targets.txt       ;         ;
; contents.txt                     ; yes             ; Auto-Found File              ; C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/contents.txt      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
;                                             ;             ;
; Total combinational functions               ; 0           ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 0           ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 0           ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 3           ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; halt~output ;
; Maximum fan-out                             ; 1           ;
; Total fan-out                               ; 3           ;
; Average fan-out                             ; 0.50        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |TopLevel                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 3    ; 0            ; |TopLevel           ; TopLevel    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------------+----------------------------------------+
; Register name                                 ; Reason for Removal                     ;
+-----------------------------------------------+----------------------------------------+
; reg_file_ABC:register_module|registers[15][1] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[15][2] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[15][3] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[15][4] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[15][5] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[15][6] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[15][7] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][1] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][2] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][3] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][4] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][5] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][6] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[14][7] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][1] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][2] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][3] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][4] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][5] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][6] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[13][7] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][1] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][2] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][3] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][4] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][5] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][6] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[12][7] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][1] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][2] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][3] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][4] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][5] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][6] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[11][7] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][1] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][2] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][3] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][4] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][5] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][6] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[10][7] ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[9][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[8][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[7][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[6][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[5][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[4][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[3][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[1][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][1]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][2]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][3]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][4]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][5]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][6]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[0][7]  ; Stuck at GND due to stuck port data_in ;
; reg_file_ABC:register_module|registers[2][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[3][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[4][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[5][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[6][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[7][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[8][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[9][0]  ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[10][0] ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[11][0] ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[12][0] ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[13][0] ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[14][0] ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[15][0] ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[1][0]  ; Lost fanout                            ;
; IF:if_module|PC[0..7]                         ; Lost fanout                            ;
; reg_file_ABC:register_module|registers[0][0]  ; Lost fanout                            ;
; sc_in                                         ; Lost fanout                            ;
; Total Number of Removed Registers = 137       ;                                        ;
+-----------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+----------------------------------------------+--------------------+---------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal ; Registers Removed due to This Register                                          ;
+----------------------------------------------+--------------------+---------------------------------------------------------------------------------+
; reg_file_ABC:register_module|registers[2][0] ; Lost Fanouts       ; IF:if_module|PC[0], IF:if_module|PC[1], IF:if_module|PC[2], IF:if_module|PC[3], ;
;                                              ;                    ; IF:if_module|PC[4], IF:if_module|PC[5], IF:if_module|PC[6], IF:if_module|PC[7]  ;
; reg_file_ABC:register_module|registers[0][0] ; Lost Fanouts       ; sc_in                                                                           ;
+----------------------------------------------+--------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstROM:inst_module ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; A              ; 8     ; Signed Integer                          ;
; W              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_ABC:register_module ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; W              ; 8     ; Signed Integer                                   ;
; D              ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------+
; Port Connectivity Checks: "data_mem:Data_Module" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; DataAddress ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:control_module"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ALU_SRC_B ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstROM:inst_module"                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InstOut ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux3:data_select"                                                                                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outVal ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux2_4bit:reg_dst_mux"                                                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in1[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Jun 01 12:38:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: TopLevel File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file target_lut.sv
    Info (12023): Found entity 1: target_LUT File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_abc.sv
    Info (12023): Found entity 1: reg_file_ABC File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: Mux3 File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_4bit.sv
    Info (12023): Found entity 1: Mux2_4bit File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: Mux2 File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrom.sv
    Info (12023): Found entity 1: InstROM File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file if.sv
    Info (12023): Found entity 1: IF File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file definitionsabc.sv
    Info (12022): Found design unit 1: definitionsABC (SystemVerilog) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.sv
    Info (12023): Found entity 1: data_mem File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: Control File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_abc.sv
    Info (12023): Found entity 1: ALU_ABC File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv Line: 19
Warning (10236): Verilog HDL Implicit Net warning at TopLevel.sv(157): created implicit net for "ReadA" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 157
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TopLevel.sv(176): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 176
Warning (10030): Net "ReadA" at TopLevel.sv(157) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 157
Info (12128): Elaborating entity "Mux2_4bit" for hierarchy "Mux2_4bit:reg_dst_mux" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 55
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:alu_src_mux" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 73
Info (12128): Elaborating entity "Mux3" for hierarchy "Mux3:data_select" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 89
Warning (10230): Verilog HDL assignment warning at Mux3.sv(10): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv Line: 10
Warning (10230): Verilog HDL assignment warning at Mux3.sv(11): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv Line: 11
Warning (10230): Verilog HDL assignment warning at Mux3.sv(12): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv Line: 12
Info (12128): Elaborating entity "IF" for hierarchy "IF:if_module" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 100
Warning (10230): Verilog HDL assignment warning at IF.sv(30): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv Line: 30
Info (12128): Elaborating entity "target_LUT" for hierarchy "target_LUT:tLUT" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 105
Warning (10850): Verilog HDL warning at target_LUT.sv(6): number of words (29) in memory file does not match the number of elements in the address range [0:63] File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 6
Warning (10230): Verilog HDL assignment warning at target_LUT.sv(7): truncated value with size 9 to match size of target (8) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 7
Warning (10030): Net "target_mem.data_a" at target_LUT.sv(4) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 4
Warning (10030): Net "target_mem.waddr_a" at target_LUT.sv(4) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 4
Warning (10030): Net "target_mem.we_a" at target_LUT.sv(4) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 4
Info (12128): Elaborating entity "InstROM" for hierarchy "InstROM:inst_module" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 111
Warning (10850): Verilog HDL warning at InstROM.sv(24): number of words (3) in memory file does not match the number of elements in the address range [0:255] File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv Line: 24
Warning (10030): Net "inst_rom.data_a" at InstROM.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv Line: 22
Warning (10030): Net "inst_rom.waddr_a" at InstROM.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv Line: 22
Warning (10030): Net "inst_rom.we_a" at InstROM.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv Line: 22
Info (12128): Elaborating entity "Control" for hierarchy "Control:control_module" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 128
Warning (10270): Verilog HDL Case Statement warning at Control.sv(109): incomplete case statement has no default case item File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv Line: 109
Info (12128): Elaborating entity "reg_file_ABC" for hierarchy "reg_file_ABC:register_module" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 139
Info (12128): Elaborating entity "ALU_ABC" for hierarchy "ALU_ABC:ALU_Module" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 149
Warning (10036): Verilog HDL or VHDL warning at ALU_ABC.sv(29): object "op_mnemonic" assigned a value but never read File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv Line: 29
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:Data_Module" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 162
Warning (10230): Verilog HDL assignment warning at data_mem.sv(22): truncated value with size 16 to match size of target (8) File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_in[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_in[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_in[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
    Warning (12110): Net "data_in[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 48
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "data_mem:Data_Module|DataOut[0]" feeding internal logic into a wire File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv Line: 11
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "target_LUT:tLUT|target_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv Line: 4
    Info (276004): RAM logic "data_mem:Data_Module|my_memory" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv Line: 13
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/db/TopLevel.ram0_InstROM_b8485114.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/db/TopLevel.ram0_target_LUT_16c4766d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "halt" is stuck at GND File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 20
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/output_files/TopLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "start" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 18
    Warning (15610): No output dependent on input pin "CLK" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 19
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 632 megabytes
    Info: Processing ended: Thu Jun 01 12:38:20 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/output_files/TopLevel.map.smsg.


