[2025-09-18 05:47:24] START suite=qualcomm_srv trace=srv748_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv748_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2808793 heartbeat IPC: 3.56 cumulative IPC: 3.56 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5381260 heartbeat IPC: 3.887 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5381260 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5381260 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15275497 heartbeat IPC: 1.011 cumulative IPC: 1.011 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 25233955 heartbeat IPC: 1.004 cumulative IPC: 1.007 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 35000555 heartbeat IPC: 1.024 cumulative IPC: 1.013 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 44713186 heartbeat IPC: 1.03 cumulative IPC: 1.017 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 54446367 heartbeat IPC: 1.027 cumulative IPC: 1.019 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 63998548 heartbeat IPC: 1.047 cumulative IPC: 1.024 (Simulation time: 00 hr 08 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv748_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 73620584 heartbeat IPC: 1.039 cumulative IPC: 1.026 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 83238486 heartbeat IPC: 1.04 cumulative IPC: 1.028 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 92862761 heartbeat IPC: 1.039 cumulative IPC: 1.029 (Simulation time: 00 hr 11 min 56 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 97229545 cumulative IPC: 1.028 (Simulation time: 00 hr 13 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 97229545 cumulative IPC: 1.028 (Simulation time: 00 hr 13 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv748_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 100000000 cycles: 97229545
CPU 0 Branch Prediction Accuracy: 92.36% MPKI: 13.74 Average ROB Occupancy at Mispredict: 29.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05205
BRANCH_INDIRECT: 0.3421
BRANCH_CONDITIONAL: 12.13
BRANCH_DIRECT_CALL: 0.3674
BRANCH_INDIRECT_CALL: 0.496
BRANCH_RETURN: 0.3579


====Backend Stall Breakdown====
ROB_STALL: 312244
LQ_STALL: 0
SQ_STALL: 991488


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 184.46135
REPLAY_LOAD: 77.918144
NON_REPLAY_LOAD: 19.019857

== Total ==
ADDR_TRANS: 73969
REPLAY_LOAD: 35219
NON_REPLAY_LOAD: 203056

== Counts ==
ADDR_TRANS: 401
REPLAY_LOAD: 452
NON_REPLAY_LOAD: 10676

cpu0->cpu0_STLB TOTAL        ACCESS:    2108359 HIT:    2080889 MISS:      27470 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2108359 HIT:    2080889 MISS:      27470 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 201.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9950457 HIT:    8377791 MISS:    1572666 MSHR_MERGE:      83895
cpu0->cpu0_L2C LOAD         ACCESS:    7679176 HIT:    6467731 MISS:    1211445 MSHR_MERGE:       8001
cpu0->cpu0_L2C RFO          ACCESS:     599509 HIT:     449594 MISS:     149915 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     453457 HIT:     332531 MISS:     120926 MSHR_MERGE:      75894
cpu0->cpu0_L2C WRITE        ACCESS:    1154739 HIT:    1115122 MISS:      39617 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      63576 HIT:      12813 MISS:      50763 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     620064 ISSUED:     262863 USEFUL:       5830 USELESS:      13321
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15036749 HIT:    7552761 MISS:    7483988 MSHR_MERGE:    1801752
cpu0->cpu0_L1I LOAD         ACCESS:   15036749 HIT:    7552761 MISS:    7483988 MSHR_MERGE:    1801752
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30500072 HIT:   25688817 MISS:    4811255 MSHR_MERGE:    1889109
cpu0->cpu0_L1D LOAD         ACCESS:   16570838 HIT:   13993803 MISS:    2577035 MSHR_MERGE:     580069
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     611105 HIT:     239604 MISS:     371501 MSHR_MERGE:     109406
cpu0->cpu0_L1D WRITE        ACCESS:   13249705 HIT:   11450714 MISS:    1798991 MSHR_MERGE:    1199482
cpu0->cpu0_L1D TRANSLATION  ACCESS:      68424 HIT:       4696 MISS:      63728 MSHR_MERGE:        152
cpu0->cpu0_L1D PREFETCH REQUESTED:     819478 ISSUED:     611098 USEFUL:      57481 USELESS:      55710
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12368022 HIT:   10265863 MISS:    2102159 MSHR_MERGE:    1056603
cpu0->cpu0_ITLB LOAD         ACCESS:   12368022 HIT:   10265863 MISS:    2102159 MSHR_MERGE:    1056603
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.341 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28448974 HIT:   27016602 MISS:    1432372 MSHR_MERGE:     369569
cpu0->cpu0_DTLB LOAD         ACCESS:   28448974 HIT:   27016602 MISS:    1432372 MSHR_MERGE:     369569
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.821 cycles
cpu0->LLC TOTAL        ACCESS:    1732055 HIT:    1618046 MISS:     114009 MSHR_MERGE:       5010
cpu0->LLC LOAD         ACCESS:    1203321 HIT:    1140482 MISS:      62839 MSHR_MERGE:       1301
cpu0->LLC RFO          ACCESS:     149914 HIT:     139319 MISS:      10595 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45028 HIT:      24759 MISS:      20269 MSHR_MERGE:       3709
cpu0->LLC WRITE        ACCESS:     283029 HIT:     282163 MISS:        866 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50763 HIT:      31323 MISS:      19440 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2386
  ROW_BUFFER_MISS:     105744
  AVG DBUS CONGESTED CYCLE: 4.119
Channel 0 WQ ROW_BUFFER_HIT:       1129
  ROW_BUFFER_MISS:       8776
  FULL:          0
Channel 0 REFRESHES ISSUED:       8102

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515754       533426       126003         9925
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1630         3468         2092
  STLB miss resolved @ L2C                0          692         4019         6204         4742
  STLB miss resolved @ LLC                0           82         5313        15762        12113
  STLB miss resolved @ MEM                0            1         2559         9869        15077

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196176        58442      1332009       208202          897
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          586          666           83
  STLB miss resolved @ L2C                0          159         2061         1277           50
  STLB miss resolved @ LLC                0           43         2004         2380          182
  STLB miss resolved @ MEM                0            0          479          679          351
[2025-09-18 06:00:34] END   suite=qualcomm_srv trace=srv748_ap (rc=0)
