<stg><name>backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %o = alloca i32 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16">
<![CDATA[
entry:1 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load = load i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy

]]></Node>
<StgValue><ssdm name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="16">
<![CDATA[
entry:2 %conv7_i = sext i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln101 = store i8 0, i8 %o

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln101 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %o_2 = load i8 %o

]]></Node>
<StgValue><ssdm name="o_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:1 %icmp_ln101 = icmp_eq  i8 %o_2, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:2 %add_ln101 = add i8 %o_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln101 = br i1 %icmp_ln101, void %for.body.split_ifconv, void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:0 %zext_ln101 = zext i8 %o_2

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:4 %C_C0_z_addr = getelementptr i16 %C_C0_z, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="C_C0_z_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:5 %z = load i7 %C_C0_z_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:6 %dL_dy_addr = getelementptr i16 %dL_dy, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="dL_dy_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:7 %dL_dy_o = load i7 %dL_dy_addr

]]></Node>
<StgValue><ssdm name="dL_dy_o"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:51 %P_L0_b_addr = getelementptr i16 %P_L0_b, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="P_L0_b_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:52 %P_L0_b_load = load i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="P_L0_b_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BWD_I_UPD_ifconv:2 %P_L0_W_0_addr = getelementptr i16 %P_L0_W_0, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="P_L0_W_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln101 = store i8 %add_ln101, i8 %o

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln101 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:5 %z = load i7 %C_C0_z_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:7 %dL_dy_o = load i7 %dL_dy_addr

]]></Node>
<StgValue><ssdm name="dL_dy_o"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:8 %icmp_ln15 = icmp_sgt  i16 %z, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.body.split_ifconv:9 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %dL_dy_o, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.body.split_ifconv:10 %select_ln109 = select i1 %icmp_ln15, i26 %shl_ln, i26 0

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:12 %dL_dz_o = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %select_ln109, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="dL_dz_o"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:13 %tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2817"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:14 %tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2818"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:15 %and_ln109 = and i1 %tmp_2818, i1 %tmp_2817

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:16 %zext_ln109 = zext i1 %and_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:17 %dL_dz_o_1 = add i16 %dL_dz_o, i16 %zext_ln109

]]></Node>
<StgValue><ssdm name="dL_dz_o_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:18 %tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %dL_dz_o_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2819"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:19 %xor_ln109 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:20 %or_ln109 = or i1 %tmp_2819, i1 %xor_ln109

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:21 %xor_ln109_1 = xor i1 1, i1 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:22 %xor_ln109_2 = xor i1 %xor_ln109_1, i1 %or_ln109

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:23 %or_ln109_1 = or i1 %tmp_2819, i1 %xor_ln109_2

]]></Node>
<StgValue><ssdm name="or_ln109_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:24 %and_ln109_1 = and i1 %or_ln109_1, i1 %xor_ln109

]]></Node>
<StgValue><ssdm name="and_ln109_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:25 %dL_dz_o_2 = select i1 %and_ln109_1, i16 32767, i16 %dL_dz_o_1

]]></Node>
<StgValue><ssdm name="dL_dz_o_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
for.body.split_ifconv:26 %tmp_2820 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %dL_dz_o_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2820"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="19">
<![CDATA[
for.body.split_ifconv:27 %sext_ln112 = sext i19 %tmp_2820

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
for.body.split_ifconv:28 %tmp_2821 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %dL_dz_o_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2821"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="21" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:29 %sext_ln112_1 = sext i17 %tmp_2821

]]></Node>
<StgValue><ssdm name="sext_ln112_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body.split_ifconv:30 %add_ln112 = add i21 %sext_ln112, i21 %sext_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:31 %tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 20

]]></Node>
<StgValue><ssdm name="tmp_2822"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="21">
<![CDATA[
for.body.split_ifconv:35 %trunc_ln112 = trunc i21 %add_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:52 %P_L0_b_load = load i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="P_L0_b_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split_ifconv:1 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split_ifconv:2 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:3 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:32 %delta = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %add_ln112, i32 10, i32 20

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="11">
<![CDATA[
for.body.split_ifconv:33 %sext_ln112_2 = sext i11 %delta

]]></Node>
<StgValue><ssdm name="sext_ln112_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:34 %tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2823"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split_ifconv:36 %icmp_ln112 = icmp_ne  i9 %trunc_ln112, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:37 %tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2824"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:38 %or_ln112 = or i1 %tmp_2824, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:39 %and_ln112 = and i1 %or_ln112, i1 %tmp_2823

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:40 %zext_ln112 = zext i1 %and_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:41 %delta_3 = add i12 %sext_ln112_2, i12 %zext_ln112

]]></Node>
<StgValue><ssdm name="delta_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="12">
<![CDATA[
for.body.split_ifconv:42 %sext_ln112_3 = sext i12 %delta_3

]]></Node>
<StgValue><ssdm name="sext_ln112_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:43 %tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln112_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2825"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:44 %xor_ln112 = xor i1 %tmp_2822, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:45 %or_ln112_2 = or i1 %tmp_2825, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="or_ln112_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:46 %xor_ln112_1 = xor i1 1, i1 %tmp_2822

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:47 %xor_ln112_2 = xor i1 %xor_ln112_1, i1 %or_ln112_2

]]></Node>
<StgValue><ssdm name="xor_ln112_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:48 %or_ln112_1 = or i1 %tmp_2825, i1 %xor_ln112_2

]]></Node>
<StgValue><ssdm name="or_ln112_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:49 %and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="and_ln112_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:50 %delta_4 = select i1 %and_ln112_1, i16 32767, i16 %sext_ln112_3

]]></Node>
<StgValue><ssdm name="delta_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:53 %sext_ln116 = sext i16 %P_L0_b_load

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:54 %sext_ln116_1 = sext i16 %delta_4

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:55 %sub_ln116 = sub i17 %sext_ln116, i17 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:56 %tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2826"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:57 %trunc_ln116 = trunc i17 %sub_ln116

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:58 %store_ln116 = store i16 %trunc_ln116, i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:59 %tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2827"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:60 %xor_ln116 = xor i1 %tmp_2826, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:61 %and_ln116 = and i1 %tmp_2827, i1 %xor_ln116

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:62 %xor_ln116_1 = xor i1 %tmp_2827, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:63 %and_ln116_1 = and i1 %tmp_2826, i1 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="and_ln116_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:64 %xor_ln116_2 = xor i1 %tmp_2826, i1 %tmp_2827

]]></Node>
<StgValue><ssdm name="xor_ln116_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:65 %br_ln116 = br i1 %xor_ln116_2, void %BWD_I_UPD_ifconv, void %if.end.i.i.i67

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i67:0 %br_ln116 = br i1 %and_ln116, void %if.else.i.i.i75, void %if.then2.i.i.i74

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i75:0 %br_ln116 = br i1 %and_ln116_1, void %if.end15.i.i.i80, void %if.then9.i.i.i79

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i80:0 %br_ln116 = br void %BWD_I_UPD_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
BWD_I_UPD_ifconv:0 %conv_i = sext i16 %delta_4

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:1 %mul_ln122 = mul i32 %conv_i, i32 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="7">
<![CDATA[
BWD_I_UPD_ifconv:3 %P_L0_W_0_load = load i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="P_L0_W_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i79:0 %store_ln116 = store i16 32768, i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i79:1 %br_ln116 = br void %if.end15.i.i.i80

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i74:0 %store_ln116 = store i16 32767, i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i74:1 %br_ln116 = br void %BWD_I_UPD_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:1 %mul_ln122 = mul i32 %conv_i, i32 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="7">
<![CDATA[
BWD_I_UPD_ifconv:3 %P_L0_W_0_load = load i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="P_L0_W_0_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:1 %mul_ln122 = mul i32 %conv_i, i32 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
BWD_I_UPD_ifconv:4 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_L0_W_0_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="26">
<![CDATA[
BWD_I_UPD_ifconv:5 %sext_ln122 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:6 %sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:6 %sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:7 %tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2828"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:8 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln122, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:9 %tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2829"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:10 %trunc_ln122 = trunc i32 %sub_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
BWD_I_UPD_ifconv:11 %icmp_ln122 = icmp_ne  i9 %trunc_ln122, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:12 %tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2830"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:13 %tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2831"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:14 %or_ln122 = or i1 %tmp_2831, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:15 %and_ln122 = and i1 %or_ln122, i1 %tmp_2829

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:16 %zext_ln122 = zext i1 %and_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
BWD_I_UPD_ifconv:17 %add_ln122 = add i16 %trunc_ln5, i16 %zext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
BWD_I_UPD_ifconv:18 %store_ln122 = store i16 %add_ln122, i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:19 %tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln122, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2832"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:20 %xor_ln122 = xor i1 %tmp_2832, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:21 %and_ln122_1 = and i1 %tmp_2830, i1 %xor_ln122

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:22 %tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 26

]]></Node>
<StgValue><ssdm name="tmp_2833"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:23 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %sub_ln122, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
BWD_I_UPD_ifconv:24 %icmp_ln122_1 = icmp_eq  i5 %tmp_s, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln122_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:25 %tmp_2834 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %sub_ln122, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2834"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
BWD_I_UPD_ifconv:26 %icmp_ln122_2 = icmp_eq  i6 %tmp_2834, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln122_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
BWD_I_UPD_ifconv:27 %icmp_ln122_3 = icmp_eq  i6 %tmp_2834, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln122_3"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:28 %select_ln122 = select i1 %and_ln122_1, i1 %icmp_ln122_2, i1 %icmp_ln122_3

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:29 %xor_ln122_1 = xor i1 %tmp_2833, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:30 %and_ln122_2 = and i1 %icmp_ln122_1, i1 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:31 %select_ln122_1 = select i1 %and_ln122_1, i1 %and_ln122_2, i1 %icmp_ln122_2

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:32 %and_ln122_3 = and i1 %and_ln122_1, i1 %icmp_ln122_2

]]></Node>
<StgValue><ssdm name="and_ln122_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:33 %xor_ln122_2 = xor i1 %and_ln122_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:34 %xor_ln122_3 = xor i1 %select_ln122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:35 %or_ln122_1 = or i1 %tmp_2832, i1 %xor_ln122_3

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:36 %xor_ln122_4 = xor i1 %tmp_2828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_4"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:37 %and_ln122_4 = and i1 %or_ln122_1, i1 %xor_ln122_4

]]></Node>
<StgValue><ssdm name="and_ln122_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:38 %and_ln122_5 = and i1 %tmp_2832, i1 %select_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:39 %xor_ln122_5 = xor i1 %and_ln122_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:40 %empty = and i1 %xor_ln122_2, i1 %tmp_2828

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:41 %and_ln122_6 = and i1 %empty, i1 %xor_ln122_5

]]></Node>
<StgValue><ssdm name="and_ln122_6"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:42 %or_ln122_2 = or i1 %and_ln122_6, i1 %and_ln122_4

]]></Node>
<StgValue><ssdm name="or_ln122_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BWD_I_UPD_ifconv:43 %br_ln122 = br i1 %or_ln122_2, void %for.inc, void %if.end.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i:0 %br_ln122 = br i1 %and_ln122_4, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln122 = br i1 %and_ln122_6, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln122 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_6" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i:0 %store_ln122 = store i16 32768, i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_6" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i:1 %br_ln122 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i:0 %store_ln122 = store i16 32767, i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i:1 %br_ln122 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
for.end21:0 %ret_ln125 = ret

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="180" name="dL_dy" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dL_dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy"/></StgValue>
</port>
<port id="182" name="C_C0_z" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_C0_z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="P_L0_b" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="P_L0_b"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="P_L0_W_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="P_L0_W_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="186" from="StgValue_185" to="o" fromId="185" toId="10">
</dataflow>
<dataflow id="187" from="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy" to="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load" fromId="181" toId="11">
</dataflow>
<dataflow id="188" from="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load" to="conv7_i" fromId="11" toId="12">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln101" fromId="189" toId="13">
</dataflow>
<dataflow id="191" from="o" to="store_ln101" fromId="10" toId="13">
</dataflow>
<dataflow id="192" from="o" to="o_2" fromId="10" toId="15">
</dataflow>
<dataflow id="193" from="o_2" to="icmp_ln101" fromId="15" toId="16">
</dataflow>
<dataflow id="195" from="StgValue_194" to="icmp_ln101" fromId="194" toId="16">
</dataflow>
<dataflow id="196" from="o_2" to="add_ln101" fromId="15" toId="17">
</dataflow>
<dataflow id="198" from="StgValue_197" to="add_ln101" fromId="197" toId="17">
</dataflow>
<dataflow id="199" from="icmp_ln101" to="br_ln101" fromId="16" toId="18">
</dataflow>
<dataflow id="200" from="o_2" to="zext_ln101" fromId="15" toId="19">
</dataflow>
<dataflow id="201" from="C_C0_z" to="C_C0_z_addr" fromId="182" toId="20">
</dataflow>
<dataflow id="203" from="StgValue_202" to="C_C0_z_addr" fromId="202" toId="20">
</dataflow>
<dataflow id="204" from="zext_ln101" to="C_C0_z_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="205" from="C_C0_z_addr" to="z" fromId="20" toId="21">
</dataflow>
<dataflow id="206" from="dL_dy" to="dL_dy_addr" fromId="180" toId="22">
</dataflow>
<dataflow id="207" from="StgValue_202" to="dL_dy_addr" fromId="202" toId="22">
</dataflow>
<dataflow id="208" from="zext_ln101" to="dL_dy_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="209" from="dL_dy_addr" to="dL_dy_o" fromId="22" toId="23">
</dataflow>
<dataflow id="210" from="P_L0_b" to="P_L0_b_addr" fromId="183" toId="24">
</dataflow>
<dataflow id="211" from="StgValue_202" to="P_L0_b_addr" fromId="202" toId="24">
</dataflow>
<dataflow id="212" from="zext_ln101" to="P_L0_b_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="213" from="P_L0_b_addr" to="P_L0_b_load" fromId="24" toId="25">
</dataflow>
<dataflow id="214" from="P_L0_W_0" to="P_L0_W_0_addr" fromId="184" toId="26">
</dataflow>
<dataflow id="215" from="StgValue_202" to="P_L0_W_0_addr" fromId="202" toId="26">
</dataflow>
<dataflow id="216" from="zext_ln101" to="P_L0_W_0_addr" fromId="19" toId="26">
</dataflow>
<dataflow id="217" from="add_ln101" to="store_ln101" fromId="17" toId="27">
</dataflow>
<dataflow id="218" from="o" to="store_ln101" fromId="10" toId="27">
</dataflow>
<dataflow id="219" from="C_C0_z_addr" to="z" fromId="20" toId="29">
</dataflow>
<dataflow id="220" from="dL_dy_addr" to="dL_dy_o" fromId="22" toId="30">
</dataflow>
<dataflow id="221" from="z" to="icmp_ln15" fromId="29" toId="31">
</dataflow>
<dataflow id="223" from="StgValue_222" to="icmp_ln15" fromId="222" toId="31">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="shl_ln" fromId="224" toId="32">
</dataflow>
<dataflow id="226" from="dL_dy_o" to="shl_ln" fromId="30" toId="32">
</dataflow>
<dataflow id="228" from="StgValue_227" to="shl_ln" fromId="227" toId="32">
</dataflow>
<dataflow id="229" from="icmp_ln15" to="select_ln109" fromId="31" toId="33">
</dataflow>
<dataflow id="230" from="shl_ln" to="select_ln109" fromId="32" toId="33">
</dataflow>
<dataflow id="232" from="StgValue_231" to="select_ln109" fromId="231" toId="33">
</dataflow>
<dataflow id="234" from="_ssdm_op_BitSelect.i1.i26.i32" to="tmp" fromId="233" toId="34">
</dataflow>
<dataflow id="235" from="select_ln109" to="tmp" fromId="33" toId="34">
</dataflow>
<dataflow id="237" from="StgValue_236" to="tmp" fromId="236" toId="34">
</dataflow>
<dataflow id="239" from="_ssdm_op_PartSelect.i16.i26.i32.i32" to="dL_dz_o" fromId="238" toId="35">
</dataflow>
<dataflow id="240" from="select_ln109" to="dL_dz_o" fromId="33" toId="35">
</dataflow>
<dataflow id="242" from="StgValue_241" to="dL_dz_o" fromId="241" toId="35">
</dataflow>
<dataflow id="243" from="StgValue_236" to="dL_dz_o" fromId="236" toId="35">
</dataflow>
<dataflow id="244" from="_ssdm_op_BitSelect.i1.i26.i32" to="tmp_2817" fromId="233" toId="36">
</dataflow>
<dataflow id="245" from="select_ln109" to="tmp_2817" fromId="33" toId="36">
</dataflow>
<dataflow id="247" from="StgValue_246" to="tmp_2817" fromId="246" toId="36">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitSelect.i1.i26.i32" to="tmp_2818" fromId="233" toId="37">
</dataflow>
<dataflow id="249" from="select_ln109" to="tmp_2818" fromId="33" toId="37">
</dataflow>
<dataflow id="250" from="StgValue_241" to="tmp_2818" fromId="241" toId="37">
</dataflow>
<dataflow id="251" from="tmp_2818" to="and_ln109" fromId="37" toId="38">
</dataflow>
<dataflow id="252" from="tmp_2817" to="and_ln109" fromId="36" toId="38">
</dataflow>
<dataflow id="253" from="and_ln109" to="zext_ln109" fromId="38" toId="39">
</dataflow>
<dataflow id="254" from="dL_dz_o" to="dL_dz_o_1" fromId="35" toId="40">
</dataflow>
<dataflow id="255" from="zext_ln109" to="dL_dz_o_1" fromId="39" toId="40">
</dataflow>
<dataflow id="257" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_2819" fromId="256" toId="41">
</dataflow>
<dataflow id="258" from="dL_dz_o_1" to="tmp_2819" fromId="40" toId="41">
</dataflow>
<dataflow id="260" from="StgValue_259" to="tmp_2819" fromId="259" toId="41">
</dataflow>
<dataflow id="261" from="tmp" to="xor_ln109" fromId="34" toId="42">
</dataflow>
<dataflow id="263" from="StgValue_262" to="xor_ln109" fromId="262" toId="42">
</dataflow>
<dataflow id="264" from="tmp_2819" to="or_ln109" fromId="41" toId="43">
</dataflow>
<dataflow id="265" from="xor_ln109" to="or_ln109" fromId="42" toId="43">
</dataflow>
<dataflow id="266" from="StgValue_262" to="xor_ln109_1" fromId="262" toId="44">
</dataflow>
<dataflow id="267" from="tmp" to="xor_ln109_1" fromId="34" toId="44">
</dataflow>
<dataflow id="268" from="xor_ln109_1" to="xor_ln109_2" fromId="44" toId="45">
</dataflow>
<dataflow id="269" from="or_ln109" to="xor_ln109_2" fromId="43" toId="45">
</dataflow>
<dataflow id="270" from="tmp_2819" to="or_ln109_1" fromId="41" toId="46">
</dataflow>
<dataflow id="271" from="xor_ln109_2" to="or_ln109_1" fromId="45" toId="46">
</dataflow>
<dataflow id="272" from="or_ln109_1" to="and_ln109_1" fromId="46" toId="47">
</dataflow>
<dataflow id="273" from="xor_ln109" to="and_ln109_1" fromId="42" toId="47">
</dataflow>
<dataflow id="274" from="and_ln109_1" to="dL_dz_o_2" fromId="47" toId="48">
</dataflow>
<dataflow id="276" from="StgValue_275" to="dL_dz_o_2" fromId="275" toId="48">
</dataflow>
<dataflow id="277" from="dL_dz_o_1" to="dL_dz_o_2" fromId="40" toId="48">
</dataflow>
<dataflow id="279" from="_ssdm_op_BitConcatenate.i19.i16.i3" to="tmp_2820" fromId="278" toId="49">
</dataflow>
<dataflow id="280" from="dL_dz_o_2" to="tmp_2820" fromId="48" toId="49">
</dataflow>
<dataflow id="282" from="StgValue_281" to="tmp_2820" fromId="281" toId="49">
</dataflow>
<dataflow id="283" from="tmp_2820" to="sext_ln112" fromId="49" toId="50">
</dataflow>
<dataflow id="285" from="_ssdm_op_BitConcatenate.i17.i16.i1" to="tmp_2821" fromId="284" toId="51">
</dataflow>
<dataflow id="286" from="dL_dz_o_2" to="tmp_2821" fromId="48" toId="51">
</dataflow>
<dataflow id="288" from="StgValue_287" to="tmp_2821" fromId="287" toId="51">
</dataflow>
<dataflow id="289" from="tmp_2821" to="sext_ln112_1" fromId="51" toId="52">
</dataflow>
<dataflow id="290" from="sext_ln112" to="add_ln112" fromId="50" toId="53">
</dataflow>
<dataflow id="291" from="sext_ln112_1" to="add_ln112" fromId="52" toId="53">
</dataflow>
<dataflow id="293" from="_ssdm_op_BitSelect.i1.i21.i32" to="tmp_2822" fromId="292" toId="54">
</dataflow>
<dataflow id="294" from="add_ln112" to="tmp_2822" fromId="53" toId="54">
</dataflow>
<dataflow id="296" from="StgValue_295" to="tmp_2822" fromId="295" toId="54">
</dataflow>
<dataflow id="297" from="add_ln112" to="trunc_ln112" fromId="53" toId="55">
</dataflow>
<dataflow id="298" from="P_L0_b_addr" to="P_L0_b_load" fromId="24" toId="56">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecPipeline" to="specpipeline_ln102" fromId="299" toId="57">
</dataflow>
<dataflow id="302" from="StgValue_301" to="specpipeline_ln102" fromId="301" toId="57">
</dataflow>
<dataflow id="304" from="StgValue_303" to="specpipeline_ln102" fromId="303" toId="57">
</dataflow>
<dataflow id="305" from="StgValue_303" to="specpipeline_ln102" fromId="303" toId="57">
</dataflow>
<dataflow id="306" from="StgValue_303" to="specpipeline_ln102" fromId="303" toId="57">
</dataflow>
<dataflow id="308" from="empty_0" to="specpipeline_ln102" fromId="307" toId="57">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln101" fromId="309" toId="58">
</dataflow>
<dataflow id="312" from="StgValue_311" to="speclooptripcount_ln101" fromId="311" toId="58">
</dataflow>
<dataflow id="313" from="StgValue_311" to="speclooptripcount_ln101" fromId="311" toId="58">
</dataflow>
<dataflow id="314" from="StgValue_311" to="speclooptripcount_ln101" fromId="311" toId="58">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="315" toId="59">
</dataflow>
<dataflow id="318" from="empty_1" to="specloopname_ln101" fromId="317" toId="59">
</dataflow>
<dataflow id="320" from="_ssdm_op_PartSelect.i11.i21.i32.i32" to="delta" fromId="319" toId="60">
</dataflow>
<dataflow id="321" from="add_ln112" to="delta" fromId="53" toId="60">
</dataflow>
<dataflow id="322" from="StgValue_241" to="delta" fromId="241" toId="60">
</dataflow>
<dataflow id="323" from="StgValue_295" to="delta" fromId="295" toId="60">
</dataflow>
<dataflow id="324" from="delta" to="sext_ln112_2" fromId="60" toId="61">
</dataflow>
<dataflow id="325" from="_ssdm_op_BitSelect.i1.i21.i32" to="tmp_2823" fromId="292" toId="62">
</dataflow>
<dataflow id="326" from="add_ln112" to="tmp_2823" fromId="53" toId="62">
</dataflow>
<dataflow id="327" from="StgValue_246" to="tmp_2823" fromId="246" toId="62">
</dataflow>
<dataflow id="328" from="trunc_ln112" to="icmp_ln112" fromId="55" toId="63">
</dataflow>
<dataflow id="330" from="StgValue_329" to="icmp_ln112" fromId="329" toId="63">
</dataflow>
<dataflow id="331" from="_ssdm_op_BitSelect.i1.i21.i32" to="tmp_2824" fromId="292" toId="64">
</dataflow>
<dataflow id="332" from="add_ln112" to="tmp_2824" fromId="53" toId="64">
</dataflow>
<dataflow id="333" from="StgValue_241" to="tmp_2824" fromId="241" toId="64">
</dataflow>
<dataflow id="334" from="tmp_2824" to="or_ln112" fromId="64" toId="65">
</dataflow>
<dataflow id="335" from="icmp_ln112" to="or_ln112" fromId="63" toId="65">
</dataflow>
<dataflow id="336" from="or_ln112" to="and_ln112" fromId="65" toId="66">
</dataflow>
<dataflow id="337" from="tmp_2823" to="and_ln112" fromId="62" toId="66">
</dataflow>
<dataflow id="338" from="and_ln112" to="zext_ln112" fromId="66" toId="67">
</dataflow>
<dataflow id="339" from="sext_ln112_2" to="delta_3" fromId="61" toId="68">
</dataflow>
<dataflow id="340" from="zext_ln112" to="delta_3" fromId="67" toId="68">
</dataflow>
<dataflow id="341" from="delta_3" to="sext_ln112_3" fromId="68" toId="69">
</dataflow>
<dataflow id="342" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_2825" fromId="256" toId="70">
</dataflow>
<dataflow id="343" from="sext_ln112_3" to="tmp_2825" fromId="69" toId="70">
</dataflow>
<dataflow id="344" from="StgValue_259" to="tmp_2825" fromId="259" toId="70">
</dataflow>
<dataflow id="345" from="tmp_2822" to="xor_ln112" fromId="54" toId="71">
</dataflow>
<dataflow id="346" from="StgValue_262" to="xor_ln112" fromId="262" toId="71">
</dataflow>
<dataflow id="347" from="tmp_2825" to="or_ln112_2" fromId="70" toId="72">
</dataflow>
<dataflow id="348" from="xor_ln112" to="or_ln112_2" fromId="71" toId="72">
</dataflow>
<dataflow id="349" from="StgValue_262" to="xor_ln112_1" fromId="262" toId="73">
</dataflow>
<dataflow id="350" from="tmp_2822" to="xor_ln112_1" fromId="54" toId="73">
</dataflow>
<dataflow id="351" from="xor_ln112_1" to="xor_ln112_2" fromId="73" toId="74">
</dataflow>
<dataflow id="352" from="or_ln112_2" to="xor_ln112_2" fromId="72" toId="74">
</dataflow>
<dataflow id="353" from="tmp_2825" to="or_ln112_1" fromId="70" toId="75">
</dataflow>
<dataflow id="354" from="xor_ln112_2" to="or_ln112_1" fromId="74" toId="75">
</dataflow>
<dataflow id="355" from="or_ln112_1" to="and_ln112_1" fromId="75" toId="76">
</dataflow>
<dataflow id="356" from="xor_ln112" to="and_ln112_1" fromId="71" toId="76">
</dataflow>
<dataflow id="357" from="and_ln112_1" to="delta_4" fromId="76" toId="77">
</dataflow>
<dataflow id="358" from="StgValue_275" to="delta_4" fromId="275" toId="77">
</dataflow>
<dataflow id="359" from="sext_ln112_3" to="delta_4" fromId="69" toId="77">
</dataflow>
<dataflow id="360" from="P_L0_b_load" to="sext_ln116" fromId="56" toId="78">
</dataflow>
<dataflow id="361" from="delta_4" to="sext_ln116_1" fromId="77" toId="79">
</dataflow>
<dataflow id="362" from="sext_ln116" to="sub_ln116" fromId="78" toId="80">
</dataflow>
<dataflow id="363" from="sext_ln116_1" to="sub_ln116" fromId="79" toId="80">
</dataflow>
<dataflow id="365" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_2826" fromId="364" toId="81">
</dataflow>
<dataflow id="366" from="sub_ln116" to="tmp_2826" fromId="80" toId="81">
</dataflow>
<dataflow id="368" from="StgValue_367" to="tmp_2826" fromId="367" toId="81">
</dataflow>
<dataflow id="369" from="sub_ln116" to="trunc_ln116" fromId="80" toId="82">
</dataflow>
<dataflow id="370" from="trunc_ln116" to="store_ln116" fromId="82" toId="83">
</dataflow>
<dataflow id="371" from="P_L0_b_addr" to="store_ln116" fromId="24" toId="83">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_2827" fromId="364" toId="84">
</dataflow>
<dataflow id="373" from="sub_ln116" to="tmp_2827" fromId="80" toId="84">
</dataflow>
<dataflow id="374" from="StgValue_259" to="tmp_2827" fromId="259" toId="84">
</dataflow>
<dataflow id="375" from="tmp_2826" to="xor_ln116" fromId="81" toId="85">
</dataflow>
<dataflow id="376" from="StgValue_262" to="xor_ln116" fromId="262" toId="85">
</dataflow>
<dataflow id="377" from="tmp_2827" to="and_ln116" fromId="84" toId="86">
</dataflow>
<dataflow id="378" from="xor_ln116" to="and_ln116" fromId="85" toId="86">
</dataflow>
<dataflow id="379" from="tmp_2827" to="xor_ln116_1" fromId="84" toId="87">
</dataflow>
<dataflow id="380" from="StgValue_262" to="xor_ln116_1" fromId="262" toId="87">
</dataflow>
<dataflow id="381" from="tmp_2826" to="and_ln116_1" fromId="81" toId="88">
</dataflow>
<dataflow id="382" from="xor_ln116_1" to="and_ln116_1" fromId="87" toId="88">
</dataflow>
<dataflow id="383" from="tmp_2826" to="xor_ln116_2" fromId="81" toId="89">
</dataflow>
<dataflow id="384" from="tmp_2827" to="xor_ln116_2" fromId="84" toId="89">
</dataflow>
<dataflow id="385" from="xor_ln116_2" to="br_ln116" fromId="89" toId="90">
</dataflow>
<dataflow id="386" from="and_ln116" to="br_ln116" fromId="86" toId="91">
</dataflow>
<dataflow id="387" from="and_ln116_1" to="br_ln116" fromId="88" toId="92">
</dataflow>
<dataflow id="388" from="delta_4" to="conv_i" fromId="77" toId="94">
</dataflow>
<dataflow id="389" from="conv_i" to="mul_ln122" fromId="94" toId="95">
</dataflow>
<dataflow id="390" from="conv7_i" to="mul_ln122" fromId="12" toId="95">
</dataflow>
<dataflow id="391" from="P_L0_W_0_addr" to="P_L0_W_0_load" fromId="26" toId="96">
</dataflow>
<dataflow id="393" from="StgValue_392" to="store_ln116" fromId="392" toId="97">
</dataflow>
<dataflow id="394" from="P_L0_b_addr" to="store_ln116" fromId="24" toId="97">
</dataflow>
<dataflow id="395" from="StgValue_275" to="store_ln116" fromId="275" toId="99">
</dataflow>
<dataflow id="396" from="P_L0_b_addr" to="store_ln116" fromId="24" toId="99">
</dataflow>
<dataflow id="397" from="conv_i" to="mul_ln122" fromId="94" toId="101">
</dataflow>
<dataflow id="398" from="conv7_i" to="mul_ln122" fromId="12" toId="101">
</dataflow>
<dataflow id="399" from="P_L0_W_0_addr" to="P_L0_W_0_load" fromId="26" toId="102">
</dataflow>
<dataflow id="400" from="conv_i" to="mul_ln122" fromId="94" toId="103">
</dataflow>
<dataflow id="401" from="conv7_i" to="mul_ln122" fromId="12" toId="103">
</dataflow>
<dataflow id="402" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="shl_ln1" fromId="224" toId="104">
</dataflow>
<dataflow id="403" from="P_L0_W_0_load" to="shl_ln1" fromId="102" toId="104">
</dataflow>
<dataflow id="404" from="StgValue_227" to="shl_ln1" fromId="227" toId="104">
</dataflow>
<dataflow id="405" from="shl_ln1" to="sext_ln122" fromId="104" toId="105">
</dataflow>
<dataflow id="406" from="sext_ln122" to="sub_ln122" fromId="105" toId="106">
</dataflow>
<dataflow id="407" from="mul_ln122" to="sub_ln122" fromId="103" toId="106">
</dataflow>
<dataflow id="408" from="sext_ln122" to="sub_ln122" fromId="105" toId="107">
</dataflow>
<dataflow id="409" from="mul_ln122" to="sub_ln122" fromId="103" toId="107">
</dataflow>
<dataflow id="411" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2828" fromId="410" toId="108">
</dataflow>
<dataflow id="412" from="sub_ln122" to="tmp_2828" fromId="107" toId="108">
</dataflow>
<dataflow id="414" from="StgValue_413" to="tmp_2828" fromId="413" toId="108">
</dataflow>
<dataflow id="416" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln5" fromId="415" toId="109">
</dataflow>
<dataflow id="417" from="sub_ln122" to="trunc_ln5" fromId="107" toId="109">
</dataflow>
<dataflow id="418" from="StgValue_241" to="trunc_ln5" fromId="241" toId="109">
</dataflow>
<dataflow id="419" from="StgValue_236" to="trunc_ln5" fromId="236" toId="109">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2829" fromId="410" toId="110">
</dataflow>
<dataflow id="421" from="sub_ln122" to="tmp_2829" fromId="107" toId="110">
</dataflow>
<dataflow id="422" from="StgValue_246" to="tmp_2829" fromId="246" toId="110">
</dataflow>
<dataflow id="423" from="sub_ln122" to="trunc_ln122" fromId="107" toId="111">
</dataflow>
<dataflow id="424" from="trunc_ln122" to="icmp_ln122" fromId="111" toId="112">
</dataflow>
<dataflow id="425" from="StgValue_329" to="icmp_ln122" fromId="329" toId="112">
</dataflow>
<dataflow id="426" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2830" fromId="410" toId="113">
</dataflow>
<dataflow id="427" from="sub_ln122" to="tmp_2830" fromId="107" toId="113">
</dataflow>
<dataflow id="428" from="StgValue_236" to="tmp_2830" fromId="236" toId="113">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2831" fromId="410" toId="114">
</dataflow>
<dataflow id="430" from="sub_ln122" to="tmp_2831" fromId="107" toId="114">
</dataflow>
<dataflow id="431" from="StgValue_241" to="tmp_2831" fromId="241" toId="114">
</dataflow>
<dataflow id="432" from="tmp_2831" to="or_ln122" fromId="114" toId="115">
</dataflow>
<dataflow id="433" from="icmp_ln122" to="or_ln122" fromId="112" toId="115">
</dataflow>
<dataflow id="434" from="or_ln122" to="and_ln122" fromId="115" toId="116">
</dataflow>
<dataflow id="435" from="tmp_2829" to="and_ln122" fromId="110" toId="116">
</dataflow>
<dataflow id="436" from="and_ln122" to="zext_ln122" fromId="116" toId="117">
</dataflow>
<dataflow id="437" from="trunc_ln5" to="add_ln122" fromId="109" toId="118">
</dataflow>
<dataflow id="438" from="zext_ln122" to="add_ln122" fromId="117" toId="118">
</dataflow>
<dataflow id="439" from="add_ln122" to="store_ln122" fromId="118" toId="119">
</dataflow>
<dataflow id="440" from="P_L0_W_0_addr" to="store_ln122" fromId="26" toId="119">
</dataflow>
<dataflow id="441" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_2832" fromId="256" toId="120">
</dataflow>
<dataflow id="442" from="add_ln122" to="tmp_2832" fromId="118" toId="120">
</dataflow>
<dataflow id="443" from="StgValue_259" to="tmp_2832" fromId="259" toId="120">
</dataflow>
<dataflow id="444" from="tmp_2832" to="xor_ln122" fromId="120" toId="121">
</dataflow>
<dataflow id="445" from="StgValue_262" to="xor_ln122" fromId="262" toId="121">
</dataflow>
<dataflow id="446" from="tmp_2830" to="and_ln122_1" fromId="113" toId="122">
</dataflow>
<dataflow id="447" from="xor_ln122" to="and_ln122_1" fromId="121" toId="122">
</dataflow>
<dataflow id="448" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2833" fromId="410" toId="123">
</dataflow>
<dataflow id="449" from="sub_ln122" to="tmp_2833" fromId="107" toId="123">
</dataflow>
<dataflow id="451" from="StgValue_450" to="tmp_2833" fromId="450" toId="123">
</dataflow>
<dataflow id="453" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_s" fromId="452" toId="124">
</dataflow>
<dataflow id="454" from="sub_ln122" to="tmp_s" fromId="107" toId="124">
</dataflow>
<dataflow id="456" from="StgValue_455" to="tmp_s" fromId="455" toId="124">
</dataflow>
<dataflow id="457" from="StgValue_413" to="tmp_s" fromId="413" toId="124">
</dataflow>
<dataflow id="458" from="tmp_s" to="icmp_ln122_1" fromId="124" toId="125">
</dataflow>
<dataflow id="460" from="StgValue_459" to="icmp_ln122_1" fromId="459" toId="125">
</dataflow>
<dataflow id="462" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_2834" fromId="461" toId="126">
</dataflow>
<dataflow id="463" from="sub_ln122" to="tmp_2834" fromId="107" toId="126">
</dataflow>
<dataflow id="464" from="StgValue_450" to="tmp_2834" fromId="450" toId="126">
</dataflow>
<dataflow id="465" from="StgValue_413" to="tmp_2834" fromId="413" toId="126">
</dataflow>
<dataflow id="466" from="tmp_2834" to="icmp_ln122_2" fromId="126" toId="127">
</dataflow>
<dataflow id="468" from="StgValue_467" to="icmp_ln122_2" fromId="467" toId="127">
</dataflow>
<dataflow id="469" from="tmp_2834" to="icmp_ln122_3" fromId="126" toId="128">
</dataflow>
<dataflow id="471" from="StgValue_470" to="icmp_ln122_3" fromId="470" toId="128">
</dataflow>
<dataflow id="472" from="and_ln122_1" to="select_ln122" fromId="122" toId="129">
</dataflow>
<dataflow id="473" from="icmp_ln122_2" to="select_ln122" fromId="127" toId="129">
</dataflow>
<dataflow id="474" from="icmp_ln122_3" to="select_ln122" fromId="128" toId="129">
</dataflow>
<dataflow id="475" from="tmp_2833" to="xor_ln122_1" fromId="123" toId="130">
</dataflow>
<dataflow id="476" from="StgValue_262" to="xor_ln122_1" fromId="262" toId="130">
</dataflow>
<dataflow id="477" from="icmp_ln122_1" to="and_ln122_2" fromId="125" toId="131">
</dataflow>
<dataflow id="478" from="xor_ln122_1" to="and_ln122_2" fromId="130" toId="131">
</dataflow>
<dataflow id="479" from="and_ln122_1" to="select_ln122_1" fromId="122" toId="132">
</dataflow>
<dataflow id="480" from="and_ln122_2" to="select_ln122_1" fromId="131" toId="132">
</dataflow>
<dataflow id="481" from="icmp_ln122_2" to="select_ln122_1" fromId="127" toId="132">
</dataflow>
<dataflow id="482" from="and_ln122_1" to="and_ln122_3" fromId="122" toId="133">
</dataflow>
<dataflow id="483" from="icmp_ln122_2" to="and_ln122_3" fromId="127" toId="133">
</dataflow>
<dataflow id="484" from="and_ln122_3" to="xor_ln122_2" fromId="133" toId="134">
</dataflow>
<dataflow id="485" from="StgValue_262" to="xor_ln122_2" fromId="262" toId="134">
</dataflow>
<dataflow id="486" from="select_ln122" to="xor_ln122_3" fromId="129" toId="135">
</dataflow>
<dataflow id="487" from="StgValue_262" to="xor_ln122_3" fromId="262" toId="135">
</dataflow>
<dataflow id="488" from="tmp_2832" to="or_ln122_1" fromId="120" toId="136">
</dataflow>
<dataflow id="489" from="xor_ln122_3" to="or_ln122_1" fromId="135" toId="136">
</dataflow>
<dataflow id="490" from="tmp_2828" to="xor_ln122_4" fromId="108" toId="137">
</dataflow>
<dataflow id="491" from="StgValue_262" to="xor_ln122_4" fromId="262" toId="137">
</dataflow>
<dataflow id="492" from="or_ln122_1" to="and_ln122_4" fromId="136" toId="138">
</dataflow>
<dataflow id="493" from="xor_ln122_4" to="and_ln122_4" fromId="137" toId="138">
</dataflow>
<dataflow id="494" from="tmp_2832" to="and_ln122_5" fromId="120" toId="139">
</dataflow>
<dataflow id="495" from="select_ln122_1" to="and_ln122_5" fromId="132" toId="139">
</dataflow>
<dataflow id="496" from="and_ln122_5" to="xor_ln122_5" fromId="139" toId="140">
</dataflow>
<dataflow id="497" from="StgValue_262" to="xor_ln122_5" fromId="262" toId="140">
</dataflow>
<dataflow id="498" from="xor_ln122_2" to="empty" fromId="134" toId="141">
</dataflow>
<dataflow id="499" from="tmp_2828" to="empty" fromId="108" toId="141">
</dataflow>
<dataflow id="500" from="empty" to="and_ln122_6" fromId="141" toId="142">
</dataflow>
<dataflow id="501" from="xor_ln122_5" to="and_ln122_6" fromId="140" toId="142">
</dataflow>
<dataflow id="502" from="and_ln122_6" to="or_ln122_2" fromId="142" toId="143">
</dataflow>
<dataflow id="503" from="and_ln122_4" to="or_ln122_2" fromId="138" toId="143">
</dataflow>
<dataflow id="504" from="or_ln122_2" to="br_ln122" fromId="143" toId="144">
</dataflow>
<dataflow id="505" from="and_ln122_4" to="br_ln122" fromId="138" toId="145">
</dataflow>
<dataflow id="506" from="and_ln122_6" to="br_ln122" fromId="142" toId="146">
</dataflow>
<dataflow id="507" from="StgValue_392" to="store_ln122" fromId="392" toId="148">
</dataflow>
<dataflow id="508" from="P_L0_W_0_addr" to="store_ln122" fromId="26" toId="148">
</dataflow>
<dataflow id="509" from="StgValue_275" to="store_ln122" fromId="275" toId="150">
</dataflow>
<dataflow id="510" from="P_L0_W_0_addr" to="store_ln122" fromId="26" toId="150">
</dataflow>
<dataflow id="511" from="icmp_ln101" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="512" from="icmp_ln101" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="513" from="xor_ln116_2" to="StgValue_4" fromId="89" toId="4">
</dataflow>
<dataflow id="514" from="and_ln116" to="StgValue_4" fromId="86" toId="4">
</dataflow>
<dataflow id="515" from="xor_ln116_2" to="StgValue_5" fromId="89" toId="5">
</dataflow>
<dataflow id="516" from="and_ln116" to="StgValue_5" fromId="86" toId="5">
</dataflow>
<dataflow id="517" from="and_ln116_1" to="StgValue_5" fromId="88" toId="5">
</dataflow>
<dataflow id="518" from="or_ln122_2" to="StgValue_7" fromId="143" toId="7">
</dataflow>
<dataflow id="519" from="and_ln122_4" to="StgValue_7" fromId="138" toId="7">
</dataflow>
<dataflow id="520" from="or_ln122_2" to="StgValue_8" fromId="143" toId="8">
</dataflow>
<dataflow id="521" from="and_ln122_6" to="StgValue_8" fromId="142" toId="8">
</dataflow>
<dataflow id="522" from="and_ln122_4" to="StgValue_8" fromId="138" toId="8">
</dataflow>
</dataflows>


</stg>
