<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* This file implements utility functions for accessing memory that
 * can be used by instruction definitions.
 *
 * These memory accessors performs address translation and return a
 * Retire_Failure on error.  In order to support RVWMO memory model,
 * address and when possible data arguments are passed as their source
 * registers.
 *
 * All addresses are provided in integer source register arguments.
 * For write accessors, there are functions for each kind of source
 * data register type (integer, floating point, vector).
 *
 * The external API of this module is:
 *
 *   check_misaligned - checks for the alignment of a virtual address given platform settings
 *
 *   vmem_read        - reads data of the specified width
 *   vmem_write       - writes a specified data payload
 */</span>

<span class="sail-comment">/* This is a external option that controls the order in which the model
 * performs misaligned accesses.
 */</span>
<span class="sail-keyword">let</span> <span class="sail-id">sys_misaligned_order_decreasing</span> : <span class="sail-id">bool</span> = <span class="sail-keyword">config</span> <span class="sail-id">memory</span>.<span class="sail-id">misaligned</span>.<span class="sail-id">order_decreasing</span>

<span class="sail-comment">/* This is an external option that, when true, causes all misaligned accesses
 * to be split into single byte operations.  Otherwise, misaligned accesses
 * are split into multiple accesses of smaller widths such that each of the latter
 * accesses is aligned.
 */</span>
<span class="sail-keyword">let</span> <span class="sail-id">sys_misaligned_byte_by_byte</span> : <span class="sail-id">bool</span> = <span class="sail-keyword">config</span> <span class="sail-id">memory</span>.<span class="sail-id">misaligned</span>.<span class="sail-id">byte_by_byte</span>

<span class="sail-comment">/* This is an external option that returns an integer N, such that
 * when N is greater than zero, misaligned accesses to physical memory
 * (as atomic events) are allowed provided the access occurs within a
 * naturally aligned 2^N byte region.  This region must be smaller than
 * the page size (i.e. 2^12 = 4096 bytes).
 */</span>
<span class="sail-keyword">let</span> <span class="sail-id">sys_misaligned_allowed_within_exp</span> : <span class="sail-id">range</span>(<span class="sail-literal">0</span>, <span class="sail-literal">11</span>) = <span class="sail-keyword">config</span> <span class="sail-id">memory</span>.<span class="sail-id">misaligned</span>.<span class="sail-id">allowed_within_exp</span>

<span class="sail-comment">/* Check if an 'n byte access for an address is within an aligned 2^'r byte region */</span>
<span class="sail-keyword">val</span> <span class="sail-id">access_within</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'width</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'r</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'r</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'width</span> <span class="sail-operator">&amp;</span> <span class="sail-literal">1</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> 2^<span class="sail-ty-var">'r</span>.
  (<span class="sail-id">bits</span>(<span class="sail-ty-var">'width</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'r</span>)) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">access_within</span>(<span class="sail-id">addr</span>, <span class="sail-id">bytes</span>, <span class="sail-id">region_width_exp</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'width</span>) = <span class="sail-id">~</span>(<a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<a href="sail-riscv/./prelude.html#L92"><span class="sail-id">ones</span></a>(<span class="sail-id">region_width_exp</span>)));
  (<span class="sail-id">addr</span> <span class="sail-operator">&amp;</span> <span class="sail-id">mask</span>) <span class="sail-operator">==</span> ((<span class="sail-id">addr</span> <span class="sail-operator">+</span> (<span class="sail-id">bytes</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) <span class="sail-operator">&amp;</span> <span class="sail-id">mask</span>)
}

<span class="sail-comment">/* This property demonstrates that when bytes == 2^region_width_exp, the access_within check above is
 * equivalent to a regular alignment check (for a constrained set of inputs to help the SMT solver).
 */</span>
<span class="sail-pragma">$[property</span>]
<span class="sail-keyword">function</span> <span class="sail-id">prop_access_within_is_aligned</span>(<span class="sail-id">addr</span> : <span class="sail-id">bits</span>(<span class="sail-literal">32</span>), <span class="sail-id">region_width_exp</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>)) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">region_width_exp</span> = <span class="sail-id">unsigned</span>(<span class="sail-id">region_width_exp</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">bytes</span> = 2 ^ <span class="sail-id">region_width_exp</span>;
  <a href="sail-riscv/./riscv_vmem_utils.html#L52"><span class="sail-id">access_within</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">bytes</span>, <span class="sail-id">region_width_exp</span>) <span class="sail-operator">==</span> (<span class="sail-id">unsigned</span>(<span class="sail-id">addr</span>) <span class="sail-operator">%</span> <span class="sail-id">bytes</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span>)
}

<span class="sail-comment">/* A 1-byte access is always within a 2^0 = 1-byte region. */</span>
<span class="sail-pragma">$[property</span>]
<span class="sail-keyword">function</span> <span class="sail-id">prop_access_within_single</span>(<span class="sail-id">addr</span> : <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)) -&gt; <span class="sail-id">bool</span> = {
  <a href="sail-riscv/./riscv_vmem_utils.html#L52"><span class="sail-id">access_within</span></a>(<span class="sail-id">addr</span>, <span class="sail-literal">1</span>, <span class="sail-literal">0</span>)
}

<span class="sail-keyword">val</span> <span class="sail-id">allowed_misaligned</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'width</span>, <span class="sail-ty-var">'width</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'width</span>)) -&gt; <span class="sail-id">bool</span>

<span class="sail-keyword">function</span> <span class="sail-id">allowed_misaligned</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">region_width_exp</span> = <span class="sail-id">sys_misaligned_allowed_within_exp</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">region_width</span> = 2 ^ <span class="sail-id">region_width_exp</span>;

  <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">&gt;</span> <span class="sail-id">region_width</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-literal">false</span>;

  <a href="sail-riscv/./riscv_vmem_utils.html#L52"><span class="sail-id">access_within</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>, <span class="sail-id">region_width_exp</span>)
}

<span class="sail-keyword">val</span> <span class="sail-id">split_misaligned</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'width</span>, <span class="sail-ty-var">'width</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>.
  (<span class="sail-id">virtaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'width</span>)) -&gt; {<span class="sail-ty-var">'n</span> <span class="sail-ty-var">'bytes</span>, <span class="sail-ty-var">'width</span> <span class="sail-operator">==</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'bytes</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'bytes</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'bytes</span>))}

<span class="sail-keyword">function</span> <span class="sail-id">split_misaligned</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">vaddr_bits</span> = <span class="sail-id">bits_of</span>(<span class="sail-id">vaddr</span>);
  <span class="sail-keyword">if</span> <span class="sail-id">is_aligned_addr</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>) <span class="sail-operator">|</span> <a href="sail-riscv/./riscv_vmem_utils.html#L75"><span class="sail-id">allowed_misaligned</span></a>(<span class="sail-id">vaddr_bits</span>, <span class="sail-id">width</span>) <span class="sail-keyword">then</span> (<span class="sail-literal">1</span>, <span class="sail-id">width</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">sys_misaligned_byte_by_byte</span> <span class="sail-keyword">then</span> (<span class="sail-id">width</span>, <span class="sail-literal">1</span>)
  <span class="sail-keyword">else</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">bytes_per_access</span> = 2 ^ <span class="sail-id">count_trailing_zeros</span>(<span class="sail-id">vaddr_bits</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">num_accesses</span> = <span class="sail-id">width</span> <span class="sail-operator">/</span> <span class="sail-id">bytes_per_access</span>;
    <span class="sail-keyword">assert</span>(<span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-id">num_accesses</span> <span class="sail-operator">*</span> <span class="sail-id">bytes_per_access</span>);
    (<span class="sail-id">num_accesses</span>, <span class="sail-id">bytes_per_access</span>)
  }
}

<span class="sail-keyword">type</span> <span class="sail-id">valid_misaligned_order</span>(<span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'first</span>, <span class="sail-ty-var">'last</span>, <span class="sail-ty-var">'step</span>) -&gt; <span class="sail-kind">Bool</span> =
    (<span class="sail-ty-var">'first</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'last</span> <span class="sail-operator">==</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'step</span> <span class="sail-operator">==</span> <span class="sail-literal">1</span>)
  <span class="sail-operator">|</span> (<span class="sail-ty-var">'first</span> <span class="sail-operator">==</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'last</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'step</span> <span class="sail-operator">==</span> <span class="sail-literal">-1</span>)

<span class="sail-keyword">val</span> <span class="sail-id">misaligned_order</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>.
  <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>) -&gt; {<span class="sail-ty-var">'first</span> <span class="sail-ty-var">'last</span> <span class="sail-ty-var">'step</span>, <span class="sail-id">valid_misaligned_order</span>(<span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'first</span>, <span class="sail-ty-var">'last</span>, <span class="sail-ty-var">'step</span>). (<span class="sail-id">int</span>(<span class="sail-ty-var">'first</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'last</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'step</span>))}

<span class="sail-keyword">function</span> <span class="sail-id">misaligned_order</span>(<span class="sail-id">n</span>) = {
  <span class="sail-keyword">if</span> <span class="sail-id">sys_misaligned_order_decreasing</span> <span class="sail-keyword">then</span> {
    (<span class="sail-id">n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>, <span class="sail-literal">0</span>, <span class="sail-literal">-1</span>)
  } <span class="sail-keyword">else</span> {
    (<span class="sail-literal">0</span>, <span class="sail-id">n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>, <span class="sail-literal">1</span>)
  }
}

<span class="sail-keyword">val</span> <span class="sail-id">vmem_write_addr</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'width</span>, <span class="sail-id">is_mem_width</span>(<span class="sail-ty-var">'width</span>).
  (<span class="sail-id">virtaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'width</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'width</span>), <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>)
  -&gt; <span class="sail-id">result</span>(<span class="sail-id">bool</span>, <span class="sail-id">ExecutionResult</span>)

<span class="sail-keyword">function</span> <span class="sail-id">vmem_write_addr</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">acc</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) = {
  <span class="sail-comment">/* If the store is misaligned or an allowed misaligned access, split into `n`
     (single-copy-atomic) memory operations, each of `bytes` width. If the store is
     aligned, then `n` = 1 and bytes will remain unchanged. */</span>
  <span class="sail-keyword">let</span> (<span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'bytes</span>) = <a href="sail-riscv/./riscv_vmem_utils.html#L87"><span class="sail-id">split_misaligned</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">first</span>, <span class="sail-id">last</span>, <span class="sail-id">step</span>) = <a href="sail-riscv/./riscv_vmem_utils.html#L106"><span class="sail-id">misaligned_order</span></a>(<span class="sail-id">n</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">i</span> : <span class="sail-id">range</span>(<span class="sail-literal">0</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>) = <span class="sail-id">first</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">finished</span> : <span class="sail-id">bool</span> = <span class="sail-literal">false</span>;

  <span class="sail-keyword">var</span> <span class="sail-id">write_success</span> : <span class="sail-id">bool</span> = <span class="sail-literal">true</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">vaddr</span> = <span class="sail-id">bits_of</span>(<span class="sail-id">vaddr</span>);
  <span class="sail-keyword">repeat</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">offset</span> = <span class="sail-id">i</span>;
    <span class="sail-keyword">let</span> <span class="sail-id">vaddr</span> = <span class="sail-id">vaddr</span> <span class="sail-operator">+</span> (<span class="sail-id">offset</span> <span class="sail-operator">*</span> <span class="sail-id">bytes</span>);
    <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_vmem.html#L356"><span class="sail-id">translateAddr</span></a>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">acc</span>) {
      <span class="sail-id">Err</span>(<span class="sail-id">e</span>, _) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">e</span>)),

      <span class="sail-comment">/* NOTE: Currently, we only announce the effective address if address translation is successful.
         This may need revisiting, particularly in the misaligned case. */</span>
      <span class="sail-id">Ok</span>(<span class="sail-id">paddr</span>, _) =&gt; {
        <span class="sail-comment">/* If res is true, the load should be aligned, and this loop should only execute once */</span>
        <span class="sail-keyword">if</span> <span class="sail-id">res</span> <span class="sail-operator">&amp;</span> <a href="sail-riscv/./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="sail-riscv/./riscv_sys_reservation.html#L22"><span class="sail-id">match_reservation</span></a>(<span class="sail-id">bits_of</span>(<span class="sail-id">paddr</span>))) <span class="sail-keyword">then</span> {
          <span class="sail-id">write_success</span> = <span class="sail-literal">false</span>
        } <span class="sail-keyword">else</span> <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_mem.html#L169"><span class="sail-id">mem_write_ea</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">bytes</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) {
          <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">e</span>)),

          <span class="sail-id">Ok</span>(()) =&gt; {
            <span class="sail-keyword">let</span> <span class="sail-id">write_value</span> = <span class="sail-id">data</span>[(<span class="sail-literal">8</span> <span class="sail-operator">*</span> (<span class="sail-id">offset</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>) <span class="sail-operator">*</span> <span class="sail-id">bytes</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">offset</span> <span class="sail-operator">*</span> <span class="sail-id">bytes</span>];
            <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_mem.html#L241"><span class="sail-id">mem_write_value</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">bytes</span>, <span class="sail-id">write_value</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) {
              <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">e</span>)),
              <span class="sail-id">Ok</span>(<span class="sail-id">s</span>)  =&gt; <span class="sail-id">write_success</span> = <span class="sail-id">write_success</span> <span class="sail-operator">&amp;</span> <span class="sail-id">s</span>,
            }
          }
        }
      }
    };

    <span class="sail-keyword">if</span> <span class="sail-id">offset</span> <span class="sail-operator">==</span> <span class="sail-id">last</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">finished</span> = <span class="sail-literal">true</span>
    } <span class="sail-keyword">else</span> {
      <span class="sail-id">i</span> = <span class="sail-id">offset</span> <span class="sail-operator">+</span> <span class="sail-id">step</span>
    }
  } <span class="sail-keyword">until</span> <span class="sail-id">finished</span>;

  <span class="sail-id">Ok</span>(<span class="sail-id">write_success</span>)
}

<span class="sail-comment">/****    External API    ****/</span>

<span class="sail-keyword">function</span> <span class="sail-id">check_misaligned</span>(<span class="sail-id">vaddr</span> : <span class="sail-id">virtaddr</span>, <span class="sail-id">width</span> : <span class="sail-id">word_width</span>) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-keyword">if</span> <span class="sail-id">plat_enable_misaligned_access</span> <span class="sail-keyword">then</span> {
    <span class="sail-literal">false</span>
  } <span class="sail-keyword">else</span> {
    <a href="sail-riscv/./prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">is_aligned_addr</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>))
  }
}

<span class="sail-keyword">val</span> <span class="sail-id">vmem_read</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'width</span>, <span class="sail-id">is_mem_width</span>(<span class="sail-ty-var">'width</span>).
  (<span class="sail-id">regidx</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'width</span>), <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>)
  -&gt; <span class="sail-id">result</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'width</span>), <span class="sail-id">ExecutionResult</span>)

<span class="sail-keyword">function</span> <span class="sail-id">vmem_read</span>(<span class="sail-id">rs</span>, <span class="sail-id">offset</span>, <span class="sail-id">width</span>, <span class="sail-id">acc</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) = {
  <span class="sail-comment">/* Get the address, X(rs1) + offset.
   * Some extensions perform additional checks on address validity.
   */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">vaddr</span> : <span class="sail-id">virtaddr</span> = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_addr_checks.html#L57"><span class="sail-id">ext_data_get_addr</span></a>(<span class="sail-id">rs</span>, <span class="sail-id">offset</span>, <span class="sail-id">acc</span>, <span class="sail-id">width</span>) {
    <span class="sail-id">Ext_DataAddr_OK</span>(<span class="sail-id">vaddr</span>) =&gt; <span class="sail-id">vaddr</span>,
    <span class="sail-id">Ext_DataAddr_Error</span>(<span class="sail-id">e</span>)  =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Ext_DataAddr_Check_Failure</span>(<span class="sail-id">e</span>)),
  };

  <span class="sail-comment">// TODO: Rationalize to use a single alignment definition if possible.
</span>  <span class="sail-keyword">if</span> <span class="sail-id">res</span> <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* "LR faults like a normal load, even though it's in the AMO major opcode space."
     * - Andrew Waterman, isa-dev, 10 Jul 2018.
     */</span>
    <span class="sail-keyword">if</span>   <a href="sail-riscv/./prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">is_aligned_addr</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>))
    <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">E_Load_Addr_Align</span>()));
  } <span class="sail-keyword">else</span> {
    <span class="sail-keyword">if</span> <a href="sail-riscv/./riscv_vmem_utils.html#L168"><span class="sail-id">check_misaligned</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>)
    <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">E_Load_Addr_Align</span>()));
  };

  <span class="sail-comment">/* If the load is misaligned or an allowed misaligned access, split into `n`
     (single-copy-atomic) memory operations, each of `bytes` width. If the load is
     aligned, then `n` = 1 and bytes will remain unchanged. */</span>
  <span class="sail-keyword">let</span> (<span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'bytes</span>) = <a href="sail-riscv/./riscv_vmem_utils.html#L87"><span class="sail-id">split_misaligned</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">data</span> = <a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">n</span> <span class="sail-operator">*</span> <span class="sail-id">bytes</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">first</span>, <span class="sail-id">last</span>, <span class="sail-id">step</span>) = <a href="sail-riscv/./riscv_vmem_utils.html#L106"><span class="sail-id">misaligned_order</span></a>(<span class="sail-id">n</span>);
  <span class="sail-keyword">var</span> <span class="sail-id">i</span> : <span class="sail-id">range</span>(<span class="sail-literal">0</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>) = <span class="sail-id">first</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">finished</span> : <span class="sail-id">bool</span> = <span class="sail-literal">false</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vaddr</span> = <span class="sail-id">bits_of</span>(<span class="sail-id">vaddr</span>);
  <span class="sail-keyword">repeat</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">offset</span> = <span class="sail-id">i</span>;
    <span class="sail-keyword">let</span> <span class="sail-id">vaddr</span> = <span class="sail-id">vaddr</span> <span class="sail-operator">+</span> (<span class="sail-id">offset</span> <span class="sail-operator">*</span> <span class="sail-id">bytes</span>);
    <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_vmem.html#L356"><span class="sail-id">translateAddr</span></a>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">acc</span>) {
      <span class="sail-id">Err</span>(<span class="sail-id">e</span>, _) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">e</span>)),

      <span class="sail-id">Ok</span>(<span class="sail-id">paddr</span>, _) =&gt; <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_mem.html#L165"><span class="sail-id">mem_read</span></a>(<span class="sail-id">acc</span>, <span class="sail-id">paddr</span>, <span class="sail-id">bytes</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) {
        <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">vaddr</span>), <span class="sail-id">e</span>)),

        <span class="sail-id">Ok</span>(<span class="sail-id">v</span>) =&gt; {
          <span class="sail-keyword">if</span> <span class="sail-id">res</span> <span class="sail-keyword">then</span> {
            <a href="sail-riscv/./riscv_sys_reservation.html#L21"><span class="sail-id">load_reservation</span></a>(<span class="sail-id">bits_of</span>(<span class="sail-id">paddr</span>))
          };

          <span class="sail-id">data</span>[(<span class="sail-literal">8</span> <span class="sail-operator">*</span> (<span class="sail-id">offset</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>) <span class="sail-operator">*</span> <span class="sail-id">bytes</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">offset</span> <span class="sail-operator">*</span> <span class="sail-id">bytes</span>] = <span class="sail-id">v</span>
        },
      }
    };

    <span class="sail-keyword">if</span> <span class="sail-id">offset</span> <span class="sail-operator">==</span> <span class="sail-id">last</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">finished</span> = <span class="sail-literal">true</span>
    } <span class="sail-keyword">else</span> {
      <span class="sail-id">i</span> = <span class="sail-id">offset</span> <span class="sail-operator">+</span> <span class="sail-id">step</span>
    }
  } <span class="sail-keyword">until</span> <span class="sail-id">finished</span>;

  <span class="sail-id">Ok</span>(<span class="sail-id">data</span>)
}

<span class="sail-keyword">val</span> <span class="sail-id">vmem_write</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'width</span>, <span class="sail-id">is_mem_width</span>(<span class="sail-ty-var">'width</span>).
  (<span class="sail-id">regidx</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'width</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'width</span>), <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>)
  -&gt; <span class="sail-id">result</span>(<span class="sail-id">bool</span>, <span class="sail-id">ExecutionResult</span>)

<span class="sail-keyword">function</span> <span class="sail-id">vmem_write</span>(<span class="sail-id">rs_addr</span>, <span class="sail-id">offset</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">acc</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) = {
  <span class="sail-comment">/* Get the address, X(rs_addr) (no offset).
   * Extensions might perform additional checks on address validity.
   */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">vaddr</span> : <span class="sail-id">virtaddr</span> = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_addr_checks.html#L57"><span class="sail-id">ext_data_get_addr</span></a>(<span class="sail-id">rs_addr</span>, <span class="sail-id">offset</span>, <span class="sail-id">acc</span>, <span class="sail-id">width</span>) {
    <span class="sail-id">Ext_DataAddr_OK</span>(<span class="sail-id">vaddr</span>) =&gt; <span class="sail-id">vaddr</span>,
    <span class="sail-id">Ext_DataAddr_Error</span>(<span class="sail-id">e</span>)  =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Ext_DataAddr_Check_Failure</span>(<span class="sail-id">e</span>)),
  };

  <span class="sail-keyword">if</span>   <a href="sail-riscv/./riscv_vmem_utils.html#L168"><span class="sail-id">check_misaligned</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>)
  <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">E_SAMO_Addr_Align</span>()));

  <a href="sail-riscv/./riscv_vmem_utils.html#L118"><span class="sail-id">vmem_write_addr</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">acc</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>)
}
</pre>
</div>
</div>
</body>
</html>