0.6
2018.3
Dec  7 2018
00:33:28
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sim_1/new/MIPS_sim.v,1582512590,verilog,,,,MIPS_sim,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/ip/dram/sim/dram.v,1582513931,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/ip/prom/sim/prom.v,,dram,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/ip/prom/sim/prom.v,1582513714,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/EX_MEM.v,,prom,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/EX_MEM.v,1582771046,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/ID_EX.v,,EX_MEM,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/ID_EX.v,1582690607,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/IF_ID.v,1582699305,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/MEM_WB.v,,IF_ID,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/MEM_WB.v,1582691679,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/MIPS_1.v,,MEM_WB,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/MIPS_1.v,1582778871,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/control.v,,MIPS_1,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/control.v,1582426428,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/dmem.v,,control,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/dmem.v,1582699438,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/exe.v,,dmem,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/exe.v,1582699267,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/hazarddect.v,,exe,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/hazarddect.v,1582700784,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/idecode.v,,hazarddect,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/idecode.v,1582782989,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/ifetch.v,,idecode,,,,,,,,
E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/ifetch.v,1582782611,verilog,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/writeback.v,,ifetch,,,,,,,,
,,,,E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sim_1/new/MIPS_sim.v,,writeback,,,,,,,,
