
TFT Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000520c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025b0  08005318  08005318  00015318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078c8  080078c8  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080078c8  080078c8  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080078c8  080078c8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078c8  080078c8  000178c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078cc  080078cc  000178cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080078d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  20000078  08007948  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000204  08007948  00020204  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb87  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029c9  00000000  00000000  0002fc28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fb8  00000000  00000000  000325f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e28  00000000  00000000  000335b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019b71  00000000  00000000  000343d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ed75  00000000  00000000  0004df49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00091698  00000000  00000000  0005ccbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ee356  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004374  00000000  00000000  000ee3d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08005300 	.word	0x08005300

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08005300 	.word	0x08005300

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__gesf2>:
 8000368:	f04f 3cff 	mov.w	ip, #4294967295
 800036c:	e006      	b.n	800037c <__cmpsf2+0x4>
 800036e:	bf00      	nop

08000370 <__lesf2>:
 8000370:	f04f 0c01 	mov.w	ip, #1
 8000374:	e002      	b.n	800037c <__cmpsf2+0x4>
 8000376:	bf00      	nop

08000378 <__cmpsf2>:
 8000378:	f04f 0c01 	mov.w	ip, #1
 800037c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000380:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000384:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000388:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800038c:	bf18      	it	ne
 800038e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000392:	d011      	beq.n	80003b8 <__cmpsf2+0x40>
 8000394:	b001      	add	sp, #4
 8000396:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800039a:	bf18      	it	ne
 800039c:	ea90 0f01 	teqne	r0, r1
 80003a0:	bf58      	it	pl
 80003a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80003a6:	bf88      	it	hi
 80003a8:	17c8      	asrhi	r0, r1, #31
 80003aa:	bf38      	it	cc
 80003ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80003b0:	bf18      	it	ne
 80003b2:	f040 0001 	orrne.w	r0, r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003bc:	d102      	bne.n	80003c4 <__cmpsf2+0x4c>
 80003be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80003c2:	d105      	bne.n	80003d0 <__cmpsf2+0x58>
 80003c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80003c8:	d1e4      	bne.n	8000394 <__cmpsf2+0x1c>
 80003ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80003ce:	d0e1      	beq.n	8000394 <__cmpsf2+0x1c>
 80003d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop

080003d8 <__aeabi_cfrcmple>:
 80003d8:	4684      	mov	ip, r0
 80003da:	4608      	mov	r0, r1
 80003dc:	4661      	mov	r1, ip
 80003de:	e7ff      	b.n	80003e0 <__aeabi_cfcmpeq>

080003e0 <__aeabi_cfcmpeq>:
 80003e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80003e2:	f7ff ffc9 	bl	8000378 <__cmpsf2>
 80003e6:	2800      	cmp	r0, #0
 80003e8:	bf48      	it	mi
 80003ea:	f110 0f00 	cmnmi.w	r0, #0
 80003ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080003f0 <__aeabi_fcmpeq>:
 80003f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80003f4:	f7ff fff4 	bl	80003e0 <__aeabi_cfcmpeq>
 80003f8:	bf0c      	ite	eq
 80003fa:	2001      	moveq	r0, #1
 80003fc:	2000      	movne	r0, #0
 80003fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000402:	bf00      	nop

08000404 <__aeabi_fcmplt>:
 8000404:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000408:	f7ff ffea 	bl	80003e0 <__aeabi_cfcmpeq>
 800040c:	bf34      	ite	cc
 800040e:	2001      	movcc	r0, #1
 8000410:	2000      	movcs	r0, #0
 8000412:	f85d fb08 	ldr.w	pc, [sp], #8
 8000416:	bf00      	nop

08000418 <__aeabi_fcmple>:
 8000418:	f84d ed08 	str.w	lr, [sp, #-8]!
 800041c:	f7ff ffe0 	bl	80003e0 <__aeabi_cfcmpeq>
 8000420:	bf94      	ite	ls
 8000422:	2001      	movls	r0, #1
 8000424:	2000      	movhi	r0, #0
 8000426:	f85d fb08 	ldr.w	pc, [sp], #8
 800042a:	bf00      	nop

0800042c <__aeabi_fcmpge>:
 800042c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000430:	f7ff ffd2 	bl	80003d8 <__aeabi_cfrcmple>
 8000434:	bf94      	ite	ls
 8000436:	2001      	movls	r0, #1
 8000438:	2000      	movhi	r0, #0
 800043a:	f85d fb08 	ldr.w	pc, [sp], #8
 800043e:	bf00      	nop

08000440 <__aeabi_fcmpgt>:
 8000440:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000444:	f7ff ffc8 	bl	80003d8 <__aeabi_cfrcmple>
 8000448:	bf34      	ite	cc
 800044a:	2001      	movcc	r0, #1
 800044c:	2000      	movcs	r0, #0
 800044e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000452:	bf00      	nop

08000454 <ILI9341_Draw_Hollow_Rectangle_Coord>:
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b087      	sub	sp, #28
 8000458:	af00      	add	r7, sp, #0
 800045a:	4604      	mov	r4, r0
 800045c:	4608      	mov	r0, r1
 800045e:	4611      	mov	r1, r2
 8000460:	461a      	mov	r2, r3
 8000462:	4623      	mov	r3, r4
 8000464:	80fb      	strh	r3, [r7, #6]
 8000466:	4603      	mov	r3, r0
 8000468:	80bb      	strh	r3, [r7, #4]
 800046a:	460b      	mov	r3, r1
 800046c:	807b      	strh	r3, [r7, #2]
 800046e:	4613      	mov	r3, r2
 8000470:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000476:	2300      	movs	r3, #0
 8000478:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800047a:	2300      	movs	r3, #0
 800047c:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800047e:	2300      	movs	r3, #0
 8000480:	74bb      	strb	r3, [r7, #18]
	float 		Calc_Negative = 0;
 8000482:	f04f 0300 	mov.w	r3, #0
 8000486:	60fb      	str	r3, [r7, #12]
	
	Calc_Negative = X1 - X0;
 8000488:	887a      	ldrh	r2, [r7, #2]
 800048a:	88fb      	ldrh	r3, [r7, #6]
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	4618      	mov	r0, r3
 8000490:	f7ff ff16 	bl	80002c0 <__aeabi_i2f>
 8000494:	4603      	mov	r3, r0
 8000496:	60fb      	str	r3, [r7, #12]
	if(Calc_Negative < 0) Negative_X = 1;
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	68f8      	ldr	r0, [r7, #12]
 800049e:	f7ff ffb1 	bl	8000404 <__aeabi_fcmplt>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
 80004a8:	2301      	movs	r3, #1
 80004aa:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80004ac:	f04f 0300 	mov.w	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
	
	Calc_Negative = Y1 - Y0;
 80004b2:	883a      	ldrh	r2, [r7, #0]
 80004b4:	88bb      	ldrh	r3, [r7, #4]
 80004b6:	1ad3      	subs	r3, r2, r3
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff ff01 	bl	80002c0 <__aeabi_i2f>
 80004be:	4603      	mov	r3, r0
 80004c0:	60fb      	str	r3, [r7, #12]
	if(Calc_Negative < 0) Negative_Y = 1;
 80004c2:	f04f 0100 	mov.w	r1, #0
 80004c6:	68f8      	ldr	r0, [r7, #12]
 80004c8:	f7ff ff9c 	bl	8000404 <__aeabi_fcmplt>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
 80004d2:	2301      	movs	r3, #1
 80004d4:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80004d6:	7cfb      	ldrb	r3, [r7, #19]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d104      	bne.n	80004e6 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
	{
		X_length = X1 - X0;		
 80004dc:	887a      	ldrh	r2, [r7, #2]
 80004de:	88fb      	ldrh	r3, [r7, #6]
 80004e0:	1ad3      	subs	r3, r2, r3
 80004e2:	82fb      	strh	r3, [r7, #22]
 80004e4:	e003      	b.n	80004ee <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	}
	else
	{
		X_length = X0 - X1;		
 80004e6:	88fa      	ldrh	r2, [r7, #6]
 80004e8:	887b      	ldrh	r3, [r7, #2]
 80004ea:	1ad3      	subs	r3, r2, r3
 80004ec:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 80004ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80004f0:	8afa      	ldrh	r2, [r7, #22]
 80004f2:	88b9      	ldrh	r1, [r7, #4]
 80004f4:	88f8      	ldrh	r0, [r7, #6]
 80004f6:	f000 fe45 	bl	8001184 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 80004fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80004fc:	8afa      	ldrh	r2, [r7, #22]
 80004fe:	8839      	ldrh	r1, [r7, #0]
 8000500:	88f8      	ldrh	r0, [r7, #6]
 8000502:	f000 fe3f 	bl	8001184 <ILI9341_Draw_Horizontal_Line>
	
	
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000506:	7cbb      	ldrb	r3, [r7, #18]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d104      	bne.n	8000516 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
	{
		Y_length = Y1 - Y0;		
 800050c:	883a      	ldrh	r2, [r7, #0]
 800050e:	88bb      	ldrh	r3, [r7, #4]
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	82bb      	strh	r3, [r7, #20]
 8000514:	e003      	b.n	800051e <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	}
	else
	{
		Y_length = Y0 - Y1;		
 8000516:	88ba      	ldrh	r2, [r7, #4]
 8000518:	883b      	ldrh	r3, [r7, #0]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 800051e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000520:	8aba      	ldrh	r2, [r7, #20]
 8000522:	88b9      	ldrh	r1, [r7, #4]
 8000524:	88f8      	ldrh	r0, [r7, #6]
 8000526:	f000 fe71 	bl	800120c <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 800052a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800052c:	8aba      	ldrh	r2, [r7, #20]
 800052e:	88b9      	ldrh	r1, [r7, #4]
 8000530:	8878      	ldrh	r0, [r7, #2]
 8000532:	f000 fe6b 	bl	800120c <ILI9341_Draw_Vertical_Line>
	
	if((X_length > 0)||(Y_length > 0)) 
 8000536:	8afb      	ldrh	r3, [r7, #22]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d102      	bne.n	8000542 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 800053c:	8abb      	ldrh	r3, [r7, #20]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d005      	beq.n	800054e <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
	{
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 8000542:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000544:	8839      	ldrh	r1, [r7, #0]
 8000546:	887b      	ldrh	r3, [r7, #2]
 8000548:	4618      	mov	r0, r3
 800054a:	f000 fce3 	bl	8000f14 <ILI9341_Draw_Pixel>
	}
	
}
 800054e:	bf00      	nop
 8000550:	371c      	adds	r7, #28
 8000552:	46bd      	mov	sp, r7
 8000554:	bd90      	pop	{r4, r7, pc}

08000556 <ILI9341_Draw_Filled_Rectangle_Coord>:
/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000556:	b590      	push	{r4, r7, lr}
 8000558:	b089      	sub	sp, #36	; 0x24
 800055a:	af02      	add	r7, sp, #8
 800055c:	4604      	mov	r4, r0
 800055e:	4608      	mov	r0, r1
 8000560:	4611      	mov	r1, r2
 8000562:	461a      	mov	r2, r3
 8000564:	4623      	mov	r3, r4
 8000566:	80fb      	strh	r3, [r7, #6]
 8000568:	4603      	mov	r3, r0
 800056a:	80bb      	strh	r3, [r7, #4]
 800056c:	460b      	mov	r3, r1
 800056e:	807b      	strh	r3, [r7, #2]
 8000570:	4613      	mov	r3, r2
 8000572:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000580:	2300      	movs	r3, #0
 8000582:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000590:	887a      	ldrh	r2, [r7, #2]
 8000592:	88fb      	ldrh	r3, [r7, #6]
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	2b00      	cmp	r3, #0
 800059c:	da01      	bge.n	80005a2 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800059e:	2301      	movs	r3, #1
 80005a0:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 80005a6:	883a      	ldrh	r2, [r7, #0]
 80005a8:	88bb      	ldrh	r3, [r7, #4]
 80005aa:	1ad3      	subs	r3, r2, r3
 80005ac:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	da01      	bge.n	80005b8 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 80005b4:	2301      	movs	r3, #1
 80005b6:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80005b8:	7cfb      	ldrb	r3, [r7, #19]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d106      	bne.n	80005cc <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 80005be:	887a      	ldrh	r2, [r7, #2]
 80005c0:	88fb      	ldrh	r3, [r7, #6]
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	823b      	strh	r3, [r7, #16]
 80005ca:	e005      	b.n	80005d8 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 80005cc:	88fa      	ldrh	r2, [r7, #6]
 80005ce:	887b      	ldrh	r3, [r7, #2]
 80005d0:	1ad3      	subs	r3, r2, r3
 80005d2:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 80005d8:	7cbb      	ldrb	r3, [r7, #18]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d106      	bne.n	80005ec <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80005de:	883a      	ldrh	r2, [r7, #0]
 80005e0:	88bb      	ldrh	r3, [r7, #4]
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 80005e6:	88bb      	ldrh	r3, [r7, #4]
 80005e8:	81fb      	strh	r3, [r7, #14]
 80005ea:	e005      	b.n	80005f8 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80005ec:	88ba      	ldrh	r2, [r7, #4]
 80005ee:	883b      	ldrh	r3, [r7, #0]
 80005f0:	1ad3      	subs	r3, r2, r3
 80005f2:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80005f4:	883b      	ldrh	r3, [r7, #0]
 80005f6:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80005f8:	8abc      	ldrh	r4, [r7, #20]
 80005fa:	8afa      	ldrh	r2, [r7, #22]
 80005fc:	89f9      	ldrh	r1, [r7, #14]
 80005fe:	8a38      	ldrh	r0, [r7, #16]
 8000600:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	4623      	mov	r3, r4
 8000606:	f000 fd5f 	bl	80010c8 <ILI9341_Draw_Rectangle>
}
 800060a:	bf00      	nop
 800060c:	371c      	adds	r7, #28
 800060e:	46bd      	mov	sp, r7
 8000610:	bd90      	pop	{r4, r7, pc}

08000612 <ILI9341_DrawText>:
/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/


void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Background_Colour)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b08a      	sub	sp, #40	; 0x28
 8000616:	af02      	add	r7, sp, #8
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	4611      	mov	r1, r2
 800061e:	461a      	mov	r2, r3
 8000620:	460b      	mov	r3, r1
 8000622:	80fb      	strh	r3, [r7, #6]
 8000624:	4613      	mov	r3, r2
 8000626:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	785b      	ldrb	r3, [r3, #1]
 8000632:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8000634:	e02d      	b.n	8000692 <ILI9341_DrawText+0x80>
	{
		ILI9341_DrawChar(*str, font, X, Y, Colour, Background_Colour);
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	7818      	ldrb	r0, [r3, #0]
 800063a:	88b9      	ldrh	r1, [r7, #4]
 800063c:	88fa      	ldrh	r2, [r7, #6]
 800063e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	460b      	mov	r3, r1
 8000648:	68b9      	ldr	r1, [r7, #8]
 800064a:	f000 f82a 	bl	80006a2 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	3b20      	subs	r3, #32
 8000654:	7ffa      	ldrb	r2, [r7, #31]
 8000656:	fb02 f303 	mul.w	r3, r2, r3
 800065a:	3304      	adds	r3, #4
 800065c:	68ba      	ldr	r2, [r7, #8]
 800065e:	4413      	add	r3, r2
 8000660:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8000662:	69bb      	ldr	r3, [r7, #24]
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000668:	7dfb      	ldrb	r3, [r7, #23]
 800066a:	1c9a      	adds	r2, r3, #2
 800066c:	7fbb      	ldrb	r3, [r7, #30]
 800066e:	429a      	cmp	r2, r3
 8000670:	da07      	bge.n	8000682 <ILI9341_DrawText+0x70>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8000672:	7dfb      	ldrb	r3, [r7, #23]
 8000674:	b29a      	uxth	r2, r3
 8000676:	88fb      	ldrh	r3, [r7, #6]
 8000678:	4413      	add	r3, r2
 800067a:	b29b      	uxth	r3, r3
 800067c:	3302      	adds	r3, #2
 800067e:	80fb      	strh	r3, [r7, #6]
 8000680:	e004      	b.n	800068c <ILI9341_DrawText+0x7a>
		}
		else
		{
			X += fWidth;
 8000682:	7fbb      	ldrb	r3, [r7, #30]
 8000684:	b29a      	uxth	r2, r3
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	4413      	add	r3, r2
 800068a:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	3301      	adds	r3, #1
 8000690:	60fb      	str	r3, [r7, #12]
	while (*str)
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d1cd      	bne.n	8000636 <ILI9341_DrawText+0x24>
	}
}
 800069a:	bf00      	nop
 800069c:	3720      	adds	r7, #32
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <ILI9341_DrawChar>:
void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Background_Colour)
{
 80006a2:	b590      	push	{r4, r7, lr}
 80006a4:	b08d      	sub	sp, #52	; 0x34
 80006a6:	af02      	add	r7, sp, #8
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	4611      	mov	r1, r2
 80006ac:	461a      	mov	r2, r3
 80006ae:	4603      	mov	r3, r0
 80006b0:	73fb      	strb	r3, [r7, #15]
 80006b2:	460b      	mov	r3, r1
 80006b4:	81bb      	strh	r3, [r7, #12]
 80006b6:	4613      	mov	r3, r2
 80006b8:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
 80006bc:	2b1e      	cmp	r3, #30
 80006be:	d963      	bls.n	8000788 <ILI9341_DrawChar+0xe6>
 80006c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	db5f      	blt.n	8000788 <ILI9341_DrawChar+0xe6>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	785b      	ldrb	r3, [r3, #1]
 80006d2:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	789b      	ldrb	r3, [r3, #2]
 80006d8:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	78db      	ldrb	r3, [r3, #3]
 80006de:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	3b20      	subs	r3, #32
 80006e4:	7ffa      	ldrb	r2, [r7, #31]
 80006e6:	fb02 f303 	mul.w	r3, r2, r3
 80006ea:	3304      	adds	r3, #4
 80006ec:	68ba      	ldr	r2, [r7, #8]
 80006ee:	4413      	add	r3, r2
 80006f0:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_Draw_Rectangle(X, Y, fWidth+4, fHeight, Background_Colour);
 80006f2:	7fbb      	ldrb	r3, [r7, #30]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	3304      	adds	r3, #4
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	7f7b      	ldrb	r3, [r7, #29]
 80006fc:	b29c      	uxth	r4, r3
 80006fe:	88f9      	ldrh	r1, [r7, #6]
 8000700:	89b8      	ldrh	r0, [r7, #12]
 8000702:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000704:	9300      	str	r3, [sp, #0]
 8000706:	4623      	mov	r3, r4
 8000708:	f000 fcde 	bl	80010c8 <ILI9341_Draw_Rectangle>

	for (int j=0; j < fHeight; j++)
 800070c:	2300      	movs	r3, #0
 800070e:	627b      	str	r3, [r7, #36]	; 0x24
 8000710:	e035      	b.n	800077e <ILI9341_DrawChar+0xdc>
	{
		for (int i=0; i < fWidth; i++)
 8000712:	2300      	movs	r3, #0
 8000714:	623b      	str	r3, [r7, #32]
 8000716:	e02b      	b.n	8000770 <ILI9341_DrawChar+0xce>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000718:	7f3b      	ldrb	r3, [r7, #28]
 800071a:	6a3a      	ldr	r2, [r7, #32]
 800071c:	fb02 f203 	mul.w	r2, r2, r3
 8000720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000722:	10db      	asrs	r3, r3, #3
 8000724:	f003 031f 	and.w	r3, r3, #31
 8000728:	4413      	add	r3, r2
 800072a:	3301      	adds	r3, #1
 800072c:	69ba      	ldr	r2, [r7, #24]
 800072e:	4413      	add	r3, r2
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8000734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000736:	f003 0307 	and.w	r3, r3, #7
 800073a:	2201      	movs	r2, #1
 800073c:	fa02 f303 	lsl.w	r3, r2, r3
 8000740:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8000742:	7dfa      	ldrb	r2, [r7, #23]
 8000744:	7dbb      	ldrb	r3, [r7, #22]
 8000746:	4013      	ands	r3, r2
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2b00      	cmp	r3, #0
 800074c:	d00d      	beq.n	800076a <ILI9341_DrawChar+0xc8>
			{
				ILI9341_Draw_Pixel(X+i, Y+j, Colour);
 800074e:	6a3b      	ldr	r3, [r7, #32]
 8000750:	b29a      	uxth	r2, r3
 8000752:	89bb      	ldrh	r3, [r7, #12]
 8000754:	4413      	add	r3, r2
 8000756:	b298      	uxth	r0, r3
 8000758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800075a:	b29a      	uxth	r2, r3
 800075c:	88fb      	ldrh	r3, [r7, #6]
 800075e:	4413      	add	r3, r2
 8000760:	b29b      	uxth	r3, r3
 8000762:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000764:	4619      	mov	r1, r3
 8000766:	f000 fbd5 	bl	8000f14 <ILI9341_Draw_Pixel>
		for (int i=0; i < fWidth; i++)
 800076a:	6a3b      	ldr	r3, [r7, #32]
 800076c:	3301      	adds	r3, #1
 800076e:	623b      	str	r3, [r7, #32]
 8000770:	7fbb      	ldrb	r3, [r7, #30]
 8000772:	6a3a      	ldr	r2, [r7, #32]
 8000774:	429a      	cmp	r2, r3
 8000776:	dbcf      	blt.n	8000718 <ILI9341_DrawChar+0x76>
	for (int j=0; j < fHeight; j++)
 8000778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077a:	3301      	adds	r3, #1
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
 800077e:	7f7b      	ldrb	r3, [r7, #29]
 8000780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000782:	429a      	cmp	r2, r3
 8000784:	dbc5      	blt.n	8000712 <ILI9341_DrawChar+0x70>
 8000786:	e000      	b.n	800078a <ILI9341_DrawChar+0xe8>
	if ((ch < 31) || (ch > 127)) return;
 8000788:	bf00      	nop
			}
		}
	}
}
 800078a:	372c      	adds	r7, #44	; 0x2c
 800078c:	46bd      	mov	sp, r7
 800078e:	bd90      	pop	{r4, r7, pc}

08000790 <ILI9341_Draw_Char>:



void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b089      	sub	sp, #36	; 0x24
 8000794:	af02      	add	r7, sp, #8
 8000796:	4604      	mov	r4, r0
 8000798:	4608      	mov	r0, r1
 800079a:	4611      	mov	r1, r2
 800079c:	461a      	mov	r2, r3
 800079e:	4623      	mov	r3, r4
 80007a0:	71fb      	strb	r3, [r7, #7]
 80007a2:	4603      	mov	r3, r0
 80007a4:	71bb      	strb	r3, [r7, #6]
 80007a6:	460b      	mov	r3, r1
 80007a8:	717b      	strb	r3, [r7, #5]
 80007aa:	4613      	mov	r3, r2
 80007ac:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80007b2:	7dfb      	ldrb	r3, [r7, #23]
 80007b4:	2b1f      	cmp	r3, #31
 80007b6:	d802      	bhi.n	80007be <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	71fb      	strb	r3, [r7, #7]
 80007bc:	e002      	b.n	80007c4 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80007be:	7dfb      	ldrb	r3, [r7, #23]
 80007c0:	3b20      	subs	r3, #32
 80007c2:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80007c4:	2300      	movs	r3, #0
 80007c6:	753b      	strb	r3, [r7, #20]
 80007c8:	e012      	b.n	80007f0 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80007ca:	7dfa      	ldrb	r2, [r7, #23]
 80007cc:	7d38      	ldrb	r0, [r7, #20]
 80007ce:	7d39      	ldrb	r1, [r7, #20]
 80007d0:	4c3b      	ldr	r4, [pc, #236]	; (80008c0 <ILI9341_Draw_Char+0x130>)
 80007d2:	4613      	mov	r3, r2
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	4423      	add	r3, r4
 80007dc:	4403      	add	r3, r0
 80007de:	781a      	ldrb	r2, [r3, #0]
 80007e0:	f107 0318 	add.w	r3, r7, #24
 80007e4:	440b      	add	r3, r1
 80007e6:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80007ea:	7d3b      	ldrb	r3, [r7, #20]
 80007ec:	3301      	adds	r3, #1
 80007ee:	753b      	strb	r3, [r7, #20]
 80007f0:	7d3b      	ldrb	r3, [r7, #20]
 80007f2:	2b05      	cmp	r3, #5
 80007f4:	d9e9      	bls.n	80007ca <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80007f6:	79bb      	ldrb	r3, [r7, #6]
 80007f8:	b298      	uxth	r0, r3
 80007fa:	797b      	ldrb	r3, [r7, #5]
 80007fc:	b299      	uxth	r1, r3
 80007fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000800:	461a      	mov	r2, r3
 8000802:	0052      	lsls	r2, r2, #1
 8000804:	4413      	add	r3, r2
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	b29a      	uxth	r2, r3
 800080a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	b29c      	uxth	r4, r3
 8000810:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000812:	9300      	str	r3, [sp, #0]
 8000814:	4623      	mov	r3, r4
 8000816:	f000 fc57 	bl	80010c8 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800081a:	2300      	movs	r3, #0
 800081c:	757b      	strb	r3, [r7, #21]
 800081e:	e048      	b.n	80008b2 <ILI9341_Draw_Char+0x122>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000820:	2300      	movs	r3, #0
 8000822:	75bb      	strb	r3, [r7, #22]
 8000824:	e03f      	b.n	80008a6 <ILI9341_Draw_Char+0x116>
            if (temp[j] & (1<<i)) {			
 8000826:	7d7b      	ldrb	r3, [r7, #21]
 8000828:	f107 0218 	add.w	r2, r7, #24
 800082c:	4413      	add	r3, r2
 800082e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000832:	461a      	mov	r2, r3
 8000834:	7dbb      	ldrb	r3, [r7, #22]
 8000836:	fa42 f303 	asr.w	r3, r2, r3
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	2b00      	cmp	r3, #0
 8000840:	d02e      	beq.n	80008a0 <ILI9341_Draw_Char+0x110>
							if(Size == 1)
 8000842:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000844:	2b01      	cmp	r3, #1
 8000846:	d110      	bne.n	800086a <ILI9341_Draw_Char+0xda>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8000848:	79bb      	ldrb	r3, [r7, #6]
 800084a:	b29a      	uxth	r2, r3
 800084c:	7d7b      	ldrb	r3, [r7, #21]
 800084e:	b29b      	uxth	r3, r3
 8000850:	4413      	add	r3, r2
 8000852:	b298      	uxth	r0, r3
 8000854:	797b      	ldrb	r3, [r7, #5]
 8000856:	b29a      	uxth	r2, r3
 8000858:	7dbb      	ldrb	r3, [r7, #22]
 800085a:	b29b      	uxth	r3, r3
 800085c:	4413      	add	r3, r2
 800085e:	b29b      	uxth	r3, r3
 8000860:	887a      	ldrh	r2, [r7, #2]
 8000862:	4619      	mov	r1, r3
 8000864:	f000 fb56 	bl	8000f14 <ILI9341_Draw_Pixel>
 8000868:	e01a      	b.n	80008a0 <ILI9341_Draw_Char+0x110>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800086a:	79bb      	ldrb	r3, [r7, #6]
 800086c:	b29a      	uxth	r2, r3
 800086e:	7d7b      	ldrb	r3, [r7, #21]
 8000870:	b29b      	uxth	r3, r3
 8000872:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000874:	fb01 f303 	mul.w	r3, r1, r3
 8000878:	b29b      	uxth	r3, r3
 800087a:	4413      	add	r3, r2
 800087c:	b298      	uxth	r0, r3
 800087e:	797b      	ldrb	r3, [r7, #5]
 8000880:	b29a      	uxth	r2, r3
 8000882:	7dbb      	ldrb	r3, [r7, #22]
 8000884:	b29b      	uxth	r3, r3
 8000886:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000888:	fb01 f303 	mul.w	r3, r1, r3
 800088c:	b29b      	uxth	r3, r3
 800088e:	4413      	add	r3, r2
 8000890:	b299      	uxth	r1, r3
 8000892:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8000894:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000896:	887b      	ldrh	r3, [r7, #2]
 8000898:	9300      	str	r3, [sp, #0]
 800089a:	4623      	mov	r3, r4
 800089c:	f000 fc14 	bl	80010c8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80008a0:	7dbb      	ldrb	r3, [r7, #22]
 80008a2:	3301      	adds	r3, #1
 80008a4:	75bb      	strb	r3, [r7, #22]
 80008a6:	7dbb      	ldrb	r3, [r7, #22]
 80008a8:	2b07      	cmp	r3, #7
 80008aa:	d9bc      	bls.n	8000826 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80008ac:	7d7b      	ldrb	r3, [r7, #21]
 80008ae:	3301      	adds	r3, #1
 80008b0:	757b      	strb	r3, [r7, #21]
 80008b2:	7d7b      	ldrb	r3, [r7, #21]
 80008b4:	2b05      	cmp	r3, #5
 80008b6:	d9b3      	bls.n	8000820 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80008b8:	bf00      	nop
 80008ba:	371c      	adds	r7, #28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd90      	pop	{r4, r7, pc}
 80008c0:	080053b0 	.word	0x080053b0

080008c4 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af02      	add	r7, sp, #8
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	4608      	mov	r0, r1
 80008ce:	4611      	mov	r1, r2
 80008d0:	461a      	mov	r2, r3
 80008d2:	4603      	mov	r3, r0
 80008d4:	70fb      	strb	r3, [r7, #3]
 80008d6:	460b      	mov	r3, r1
 80008d8:	70bb      	strb	r3, [r7, #2]
 80008da:	4613      	mov	r3, r2
 80008dc:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80008de:	e017      	b.n	8000910 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	1c5a      	adds	r2, r3, #1
 80008e4:	607a      	str	r2, [r7, #4]
 80008e6:	7818      	ldrb	r0, [r3, #0]
 80008e8:	883c      	ldrh	r4, [r7, #0]
 80008ea:	78ba      	ldrb	r2, [r7, #2]
 80008ec:	78f9      	ldrb	r1, [r7, #3]
 80008ee:	8bbb      	ldrh	r3, [r7, #28]
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	8b3b      	ldrh	r3, [r7, #24]
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	4623      	mov	r3, r4
 80008f8:	f7ff ff4a 	bl	8000790 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80008fc:	8b3b      	ldrh	r3, [r7, #24]
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	461a      	mov	r2, r3
 8000902:	0052      	lsls	r2, r2, #1
 8000904:	4413      	add	r3, r2
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	b2da      	uxtb	r2, r3
 800090a:	78fb      	ldrb	r3, [r7, #3]
 800090c:	4413      	add	r3, r2
 800090e:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d1e3      	bne.n	80008e0 <ILI9341_Draw_Text+0x1c>
    }
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	bd90      	pop	{r4, r7, pc}

08000920 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
MX_SPI2_Init();																							//SPI INIT
 8000924:	f001 f864 	bl	80019f0 <MX_SPI2_Init>
MX_GPIO_Init();																							//GPIO INIT
 8000928:	f000 fd2e 	bl	8001388 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800092c:	2200      	movs	r2, #0
 800092e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000932:	4802      	ldr	r0, [pc, #8]	; (800093c <ILI9341_SPI_Init+0x1c>)
 8000934:	f002 f8ce 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40010c00 	.word	0x40010c00

08000940 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800094a:	1df9      	adds	r1, r7, #7
 800094c:	2301      	movs	r3, #1
 800094e:	2201      	movs	r2, #1
 8000950:	4803      	ldr	r0, [pc, #12]	; (8000960 <ILI9341_SPI_Send+0x20>)
 8000952:	f003 fc3f 	bl	80041d4 <HAL_SPI_Transmit>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	2000015c 	.word	0x2000015c

08000964 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000974:	480b      	ldr	r0, [pc, #44]	; (80009a4 <ILI9341_Write_Command+0x40>)
 8000976:	f002 f8ad 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000980:	4808      	ldr	r0, [pc, #32]	; (80009a4 <ILI9341_Write_Command+0x40>)
 8000982:	f002 f8a7 	bl	8002ad4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffd9 	bl	8000940 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800098e:	2201      	movs	r2, #1
 8000990:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000994:	4803      	ldr	r0, [pc, #12]	; (80009a4 <ILI9341_Write_Command+0x40>)
 8000996:	f002 f89d 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40010c00 	.word	0x40010c00

080009a8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80009b2:	2201      	movs	r2, #1
 80009b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b8:	480b      	ldr	r0, [pc, #44]	; (80009e8 <ILI9341_Write_Data+0x40>)
 80009ba:	f002 f88b 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80009be:	2200      	movs	r2, #0
 80009c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c4:	4808      	ldr	r0, [pc, #32]	; (80009e8 <ILI9341_Write_Data+0x40>)
 80009c6:	f002 f885 	bl	8002ad4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff ffb7 	bl	8000940 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d8:	4803      	ldr	r0, [pc, #12]	; (80009e8 <ILI9341_Write_Data+0x40>)
 80009da:	f002 f87b 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40010c00 	.word	0x40010c00

080009ec <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80009ec:	b590      	push	{r4, r7, lr}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4604      	mov	r4, r0
 80009f4:	4608      	mov	r0, r1
 80009f6:	4611      	mov	r1, r2
 80009f8:	461a      	mov	r2, r3
 80009fa:	4623      	mov	r3, r4
 80009fc:	80fb      	strh	r3, [r7, #6]
 80009fe:	4603      	mov	r3, r0
 8000a00:	80bb      	strh	r3, [r7, #4]
 8000a02:	460b      	mov	r3, r1
 8000a04:	807b      	strh	r3, [r7, #2]
 8000a06:	4613      	mov	r3, r2
 8000a08:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8000a0a:	202a      	movs	r0, #42	; 0x2a
 8000a0c:	f7ff ffaa 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000a10:	88fb      	ldrh	r3, [r7, #6]
 8000a12:	0a1b      	lsrs	r3, r3, #8
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff ffc5 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8000a1e:	88fb      	ldrh	r3, [r7, #6]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff ffc0 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8000a28:	887b      	ldrh	r3, [r7, #2]
 8000a2a:	0a1b      	lsrs	r3, r3, #8
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff ffb9 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8000a36:	887b      	ldrh	r3, [r7, #2]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f7ff ffb4 	bl	80009a8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8000a40:	202b      	movs	r0, #43	; 0x2b
 8000a42:	f7ff ff8f 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8000a46:	88bb      	ldrh	r3, [r7, #4]
 8000a48:	0a1b      	lsrs	r3, r3, #8
 8000a4a:	b29b      	uxth	r3, r3
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff ffaa 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000a54:	88bb      	ldrh	r3, [r7, #4]
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff ffa5 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8000a5e:	883b      	ldrh	r3, [r7, #0]
 8000a60:	0a1b      	lsrs	r3, r3, #8
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff ff9e 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8000a6c:	883b      	ldrh	r3, [r7, #0]
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ff99 	bl	80009a8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8000a76:	202c      	movs	r0, #44	; 0x2c
 8000a78:	f7ff ff74 	bl	8000964 <ILI9341_Write_Command>
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd90      	pop	{r4, r7, pc}

08000a84 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	480a      	ldr	r0, [pc, #40]	; (8000ab8 <ILI9341_Reset+0x34>)
 8000a8e:	f002 f821 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000a92:	20c8      	movs	r0, #200	; 0xc8
 8000a94:	f001 f9ae 	bl	8001df4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a9e:	4806      	ldr	r0, [pc, #24]	; (8000ab8 <ILI9341_Reset+0x34>)
 8000aa0:	f002 f818 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000aa4:	20c8      	movs	r0, #200	; 0xc8
 8000aa6:	f001 f9a5 	bl	8001df4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000aaa:	2201      	movs	r2, #1
 8000aac:	2101      	movs	r1, #1
 8000aae:	4802      	ldr	r0, [pc, #8]	; (8000ab8 <ILI9341_Reset+0x34>)
 8000ab0:	f002 f810 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40010c00 	.word	0x40010c00

08000abc <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8000aca:	2036      	movs	r0, #54	; 0x36
 8000acc:	f7ff ff4a 	bl	8000964 <ILI9341_Write_Command>
HAL_Delay(1);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f001 f98f 	bl	8001df4 <HAL_Delay>
	
switch(screen_rotation) 
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
 8000ad8:	2b03      	cmp	r3, #3
 8000ada:	d837      	bhi.n	8000b4c <ILI9341_Set_Rotation+0x90>
 8000adc:	a201      	add	r2, pc, #4	; (adr r2, 8000ae4 <ILI9341_Set_Rotation+0x28>)
 8000ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae2:	bf00      	nop
 8000ae4:	08000af5 	.word	0x08000af5
 8000ae8:	08000b0b 	.word	0x08000b0b
 8000aec:	08000b21 	.word	0x08000b21
 8000af0:	08000b37 	.word	0x08000b37
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000af4:	2048      	movs	r0, #72	; 0x48
 8000af6:	f7ff ff57 	bl	80009a8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8000afa:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <ILI9341_Set_Rotation+0x9c>)
 8000afc:	22f0      	movs	r2, #240	; 0xf0
 8000afe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000b00:	4b16      	ldr	r3, [pc, #88]	; (8000b5c <ILI9341_Set_Rotation+0xa0>)
 8000b02:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b06:	801a      	strh	r2, [r3, #0]
			break;
 8000b08:	e021      	b.n	8000b4e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8000b0a:	2028      	movs	r0, #40	; 0x28
 8000b0c:	f7ff ff4c 	bl	80009a8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000b10:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <ILI9341_Set_Rotation+0x9c>)
 8000b12:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b16:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000b18:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <ILI9341_Set_Rotation+0xa0>)
 8000b1a:	22f0      	movs	r2, #240	; 0xf0
 8000b1c:	801a      	strh	r2, [r3, #0]
			break;
 8000b1e:	e016      	b.n	8000b4e <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000b20:	2088      	movs	r0, #136	; 0x88
 8000b22:	f7ff ff41 	bl	80009a8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8000b26:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <ILI9341_Set_Rotation+0x9c>)
 8000b28:	22f0      	movs	r2, #240	; 0xf0
 8000b2a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <ILI9341_Set_Rotation+0xa0>)
 8000b2e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b32:	801a      	strh	r2, [r3, #0]
			break;
 8000b34:	e00b      	b.n	8000b4e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8000b36:	20e8      	movs	r0, #232	; 0xe8
 8000b38:	f7ff ff36 	bl	80009a8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <ILI9341_Set_Rotation+0x9c>)
 8000b3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b42:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <ILI9341_Set_Rotation+0xa0>)
 8000b46:	22f0      	movs	r2, #240	; 0xf0
 8000b48:	801a      	strh	r2, [r3, #0]
			break;
 8000b4a:	e000      	b.n	8000b4e <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8000b4c:	bf00      	nop
	}
}
 8000b4e:	bf00      	nop
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000002 	.word	0x20000002
 8000b5c:	20000000 	.word	0x20000000

08000b60 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000b64:	2201      	movs	r2, #1
 8000b66:	2101      	movs	r1, #1
 8000b68:	4802      	ldr	r0, [pc, #8]	; (8000b74 <ILI9341_Enable+0x14>)
 8000b6a:	f001 ffb3 	bl	8002ad4 <HAL_GPIO_WritePin>
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40010c00 	.word	0x40010c00

08000b78 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000b7c:	f7ff fff0 	bl	8000b60 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000b80:	f7ff fece 	bl	8000920 <ILI9341_SPI_Init>
ILI9341_Reset();
 8000b84:	f7ff ff7e 	bl	8000a84 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f7ff feeb 	bl	8000964 <ILI9341_Write_Command>
HAL_Delay(1000);
 8000b8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b92:	f001 f92f 	bl	8001df4 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8000b96:	20cb      	movs	r0, #203	; 0xcb
 8000b98:	f7ff fee4 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000b9c:	2039      	movs	r0, #57	; 0x39
 8000b9e:	f7ff ff03 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000ba2:	202c      	movs	r0, #44	; 0x2c
 8000ba4:	f7ff ff00 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f7ff fefd 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000bae:	2034      	movs	r0, #52	; 0x34
 8000bb0:	f7ff fefa 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000bb4:	2002      	movs	r0, #2
 8000bb6:	f7ff fef7 	bl	80009a8 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000bba:	20cf      	movs	r0, #207	; 0xcf
 8000bbc:	f7ff fed2 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff fef1 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000bc6:	20c1      	movs	r0, #193	; 0xc1
 8000bc8:	f7ff feee 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000bcc:	2030      	movs	r0, #48	; 0x30
 8000bce:	f7ff feeb 	bl	80009a8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000bd2:	20e8      	movs	r0, #232	; 0xe8
 8000bd4:	f7ff fec6 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000bd8:	2085      	movs	r0, #133	; 0x85
 8000bda:	f7ff fee5 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000bde:	2000      	movs	r0, #0
 8000be0:	f7ff fee2 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000be4:	2078      	movs	r0, #120	; 0x78
 8000be6:	f7ff fedf 	bl	80009a8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000bea:	20ea      	movs	r0, #234	; 0xea
 8000bec:	f7ff feba 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000bf0:	2000      	movs	r0, #0
 8000bf2:	f7ff fed9 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f7ff fed6 	bl	80009a8 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000bfc:	20ed      	movs	r0, #237	; 0xed
 8000bfe:	f7ff feb1 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000c02:	2064      	movs	r0, #100	; 0x64
 8000c04:	f7ff fed0 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f7ff fecd 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000c0e:	2012      	movs	r0, #18
 8000c10:	f7ff feca 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000c14:	2081      	movs	r0, #129	; 0x81
 8000c16:	f7ff fec7 	bl	80009a8 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000c1a:	20f7      	movs	r0, #247	; 0xf7
 8000c1c:	f7ff fea2 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000c20:	2020      	movs	r0, #32
 8000c22:	f7ff fec1 	bl	80009a8 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000c26:	20c0      	movs	r0, #192	; 0xc0
 8000c28:	f7ff fe9c 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000c2c:	2023      	movs	r0, #35	; 0x23
 8000c2e:	f7ff febb 	bl	80009a8 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000c32:	20c1      	movs	r0, #193	; 0xc1
 8000c34:	f7ff fe96 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000c38:	2010      	movs	r0, #16
 8000c3a:	f7ff feb5 	bl	80009a8 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000c3e:	20c5      	movs	r0, #197	; 0xc5
 8000c40:	f7ff fe90 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000c44:	203e      	movs	r0, #62	; 0x3e
 8000c46:	f7ff feaf 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000c4a:	2028      	movs	r0, #40	; 0x28
 8000c4c:	f7ff feac 	bl	80009a8 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000c50:	20c7      	movs	r0, #199	; 0xc7
 8000c52:	f7ff fe87 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000c56:	2086      	movs	r0, #134	; 0x86
 8000c58:	f7ff fea6 	bl	80009a8 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000c5c:	2036      	movs	r0, #54	; 0x36
 8000c5e:	f7ff fe81 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000c62:	2048      	movs	r0, #72	; 0x48
 8000c64:	f7ff fea0 	bl	80009a8 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000c68:	203a      	movs	r0, #58	; 0x3a
 8000c6a:	f7ff fe7b 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000c6e:	2055      	movs	r0, #85	; 0x55
 8000c70:	f7ff fe9a 	bl	80009a8 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000c74:	20b1      	movs	r0, #177	; 0xb1
 8000c76:	f7ff fe75 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f7ff fe94 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000c80:	2018      	movs	r0, #24
 8000c82:	f7ff fe91 	bl	80009a8 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000c86:	20b6      	movs	r0, #182	; 0xb6
 8000c88:	f7ff fe6c 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000c8c:	2008      	movs	r0, #8
 8000c8e:	f7ff fe8b 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000c92:	2082      	movs	r0, #130	; 0x82
 8000c94:	f7ff fe88 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000c98:	2027      	movs	r0, #39	; 0x27
 8000c9a:	f7ff fe85 	bl	80009a8 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000c9e:	20f2      	movs	r0, #242	; 0xf2
 8000ca0:	f7ff fe60 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f7ff fe7f 	bl	80009a8 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000caa:	2026      	movs	r0, #38	; 0x26
 8000cac:	f7ff fe5a 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f7ff fe79 	bl	80009a8 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000cb6:	20e0      	movs	r0, #224	; 0xe0
 8000cb8:	f7ff fe54 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000cbc:	200f      	movs	r0, #15
 8000cbe:	f7ff fe73 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000cc2:	2031      	movs	r0, #49	; 0x31
 8000cc4:	f7ff fe70 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000cc8:	202b      	movs	r0, #43	; 0x2b
 8000cca:	f7ff fe6d 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000cce:	200c      	movs	r0, #12
 8000cd0:	f7ff fe6a 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000cd4:	200e      	movs	r0, #14
 8000cd6:	f7ff fe67 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000cda:	2008      	movs	r0, #8
 8000cdc:	f7ff fe64 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000ce0:	204e      	movs	r0, #78	; 0x4e
 8000ce2:	f7ff fe61 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000ce6:	20f1      	movs	r0, #241	; 0xf1
 8000ce8:	f7ff fe5e 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000cec:	2037      	movs	r0, #55	; 0x37
 8000cee:	f7ff fe5b 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000cf2:	2007      	movs	r0, #7
 8000cf4:	f7ff fe58 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000cf8:	2010      	movs	r0, #16
 8000cfa:	f7ff fe55 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000cfe:	2003      	movs	r0, #3
 8000d00:	f7ff fe52 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000d04:	200e      	movs	r0, #14
 8000d06:	f7ff fe4f 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000d0a:	2009      	movs	r0, #9
 8000d0c:	f7ff fe4c 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000d10:	2000      	movs	r0, #0
 8000d12:	f7ff fe49 	bl	80009a8 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000d16:	20e1      	movs	r0, #225	; 0xe1
 8000d18:	f7ff fe24 	bl	8000964 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fe43 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000d22:	200e      	movs	r0, #14
 8000d24:	f7ff fe40 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000d28:	2014      	movs	r0, #20
 8000d2a:	f7ff fe3d 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000d2e:	2003      	movs	r0, #3
 8000d30:	f7ff fe3a 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000d34:	2011      	movs	r0, #17
 8000d36:	f7ff fe37 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000d3a:	2007      	movs	r0, #7
 8000d3c:	f7ff fe34 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000d40:	2031      	movs	r0, #49	; 0x31
 8000d42:	f7ff fe31 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000d46:	20c1      	movs	r0, #193	; 0xc1
 8000d48:	f7ff fe2e 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000d4c:	2048      	movs	r0, #72	; 0x48
 8000d4e:	f7ff fe2b 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000d52:	2008      	movs	r0, #8
 8000d54:	f7ff fe28 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000d58:	200f      	movs	r0, #15
 8000d5a:	f7ff fe25 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000d5e:	200c      	movs	r0, #12
 8000d60:	f7ff fe22 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000d64:	2031      	movs	r0, #49	; 0x31
 8000d66:	f7ff fe1f 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000d6a:	2036      	movs	r0, #54	; 0x36
 8000d6c:	f7ff fe1c 	bl	80009a8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000d70:	200f      	movs	r0, #15
 8000d72:	f7ff fe19 	bl	80009a8 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000d76:	2011      	movs	r0, #17
 8000d78:	f7ff fdf4 	bl	8000964 <ILI9341_Write_Command>
HAL_Delay(120);
 8000d7c:	2078      	movs	r0, #120	; 0x78
 8000d7e:	f001 f839 	bl	8001df4 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000d82:	2029      	movs	r0, #41	; 0x29
 8000d84:	f7ff fdee 	bl	8000964 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff fe97 	bl	8000abc <ILI9341_Set_Rotation>
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000d94:	b5b0      	push	{r4, r5, r7, lr}
 8000d96:	b08c      	sub	sp, #48	; 0x30
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	6039      	str	r1, [r7, #0]
 8000d9e:	80fb      	strh	r3, [r7, #6]
 8000da0:	466b      	mov	r3, sp
 8000da2:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000db0:	d202      	bcs.n	8000db8 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	627b      	str	r3, [r7, #36]	; 0x24
 8000db6:	e002      	b.n	8000dbe <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000db8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dc4:	483e      	ldr	r0, [pc, #248]	; (8000ec0 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000dc6:	f001 fe85 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dd0:	483b      	ldr	r0, [pc, #236]	; (8000ec0 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000dd2:	f001 fe7f 	bl	8002ad4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000dd6:	88fb      	ldrh	r3, [r7, #6]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8000de0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000de2:	4603      	mov	r3, r0
 8000de4:	3b01      	subs	r3, #1
 8000de6:	61fb      	str	r3, [r7, #28]
 8000de8:	4601      	mov	r1, r0
 8000dea:	f04f 0200 	mov.w	r2, #0
 8000dee:	f04f 0300 	mov.w	r3, #0
 8000df2:	f04f 0400 	mov.w	r4, #0
 8000df6:	00d4      	lsls	r4, r2, #3
 8000df8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000dfc:	00cb      	lsls	r3, r1, #3
 8000dfe:	4601      	mov	r1, r0
 8000e00:	f04f 0200 	mov.w	r2, #0
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	f04f 0400 	mov.w	r4, #0
 8000e0c:	00d4      	lsls	r4, r2, #3
 8000e0e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000e12:	00cb      	lsls	r3, r1, #3
 8000e14:	1dc3      	adds	r3, r0, #7
 8000e16:	08db      	lsrs	r3, r3, #3
 8000e18:	00db      	lsls	r3, r3, #3
 8000e1a:	ebad 0d03 	sub.w	sp, sp, r3
 8000e1e:	466b      	mov	r3, sp
 8000e20:	3300      	adds	r3, #0
 8000e22:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000e24:	2300      	movs	r3, #0
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e28:	e00e      	b.n	8000e48 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e2e:	4413      	add	r3, r2
 8000e30:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000e34:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e38:	3301      	adds	r3, #1
 8000e3a:	88fa      	ldrh	r2, [r7, #6]
 8000e3c:	b2d1      	uxtb	r1, r2
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e44:	3302      	adds	r3, #2
 8000e46:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d3ec      	bcc.n	8000e2a <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000e56:	697a      	ldr	r2, [r7, #20]
 8000e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5e:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e64:	fbb3 f2f2 	udiv	r2, r3, r2
 8000e68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000e6a:	fb01 f202 	mul.w	r2, r1, r2
 8000e6e:	1a9b      	subs	r3, r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d010      	beq.n	8000e9a <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e7c:	e009      	b.n	8000e92 <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000e7e:	69b9      	ldr	r1, [r7, #24]
 8000e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	230a      	movs	r3, #10
 8000e86:	480f      	ldr	r0, [pc, #60]	; (8000ec4 <ILI9341_Draw_Colour_Burst+0x130>)
 8000e88:	f003 f9a4 	bl	80041d4 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e8e:	3301      	adds	r3, #1
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d3f1      	bcc.n	8000e7e <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000e9a:	69b9      	ldr	r1, [r7, #24]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	230a      	movs	r3, #10
 8000ea2:	4808      	ldr	r0, [pc, #32]	; (8000ec4 <ILI9341_Draw_Colour_Burst+0x130>)
 8000ea4:	f003 f996 	bl	80041d4 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000eb0:	f001 fe10 	bl	8002ad4 <HAL_GPIO_WritePin>
 8000eb4:	46ad      	mov	sp, r5
}
 8000eb6:	bf00      	nop
 8000eb8:	3730      	adds	r7, #48	; 0x30
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40010c00 	.word	0x40010c00
 8000ec4:	2000015c 	.word	0x2000015c

08000ec8 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <ILI9341_Fill_Screen+0x44>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <ILI9341_Fill_Screen+0x48>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f7ff fd83 	bl	80009ec <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000ee6:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <ILI9341_Fill_Screen+0x44>)
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <ILI9341_Fill_Screen+0x48>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	fb03 f302 	mul.w	r3, r3, r2
 8000ef8:	461a      	mov	r2, r3
 8000efa:	88fb      	ldrh	r3, [r7, #6]
 8000efc:	4611      	mov	r1, r2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ff48 	bl	8000d94 <ILI9341_Draw_Colour_Burst>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000002 	.word	0x20000002
 8000f10:	20000000 	.word	0x20000000

08000f14 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	80bb      	strh	r3, [r7, #4]
 8000f22:	4613      	mov	r3, r2
 8000f24:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000f26:	4b64      	ldr	r3, [pc, #400]	; (80010b8 <ILI9341_Draw_Pixel+0x1a4>)
 8000f28:	881b      	ldrh	r3, [r3, #0]
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	88fa      	ldrh	r2, [r7, #6]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	f080 80be 	bcs.w	80010b0 <ILI9341_Draw_Pixel+0x19c>
 8000f34:	4b61      	ldr	r3, [pc, #388]	; (80010bc <ILI9341_Draw_Pixel+0x1a8>)
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	88ba      	ldrh	r2, [r7, #4]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	f080 80b7 	bcs.w	80010b0 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f48:	485d      	ldr	r0, [pc, #372]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000f4a:	f001 fdc3 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f54:	485a      	ldr	r0, [pc, #360]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000f56:	f001 fdbd 	bl	8002ad4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000f5a:	202a      	movs	r0, #42	; 0x2a
 8000f5c:	f7ff fcf0 	bl	8000940 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000f60:	2201      	movs	r2, #1
 8000f62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f66:	4856      	ldr	r0, [pc, #344]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000f68:	f001 fdb4 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f72:	4853      	ldr	r0, [pc, #332]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000f74:	f001 fdae 	bl	8002ad4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000f78:	2200      	movs	r2, #0
 8000f7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f7e:	4850      	ldr	r0, [pc, #320]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000f80:	f001 fda8 	bl	8002ad4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	0a1b      	lsrs	r3, r3, #8
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	753b      	strb	r3, [r7, #20]
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	757b      	strb	r3, [r7, #21]
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	3301      	adds	r3, #1
 8000f98:	121b      	asrs	r3, r3, #8
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	75bb      	strb	r3, [r7, #22]
 8000f9e:	88fb      	ldrh	r3, [r7, #6]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000fa8:	f107 0114 	add.w	r1, r7, #20
 8000fac:	2301      	movs	r3, #1
 8000fae:	2204      	movs	r2, #4
 8000fb0:	4844      	ldr	r0, [pc, #272]	; (80010c4 <ILI9341_Draw_Pixel+0x1b0>)
 8000fb2:	f003 f90f 	bl	80041d4 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fbc:	4840      	ldr	r0, [pc, #256]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000fbe:	f001 fd89 	bl	8002ad4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fc8:	483d      	ldr	r0, [pc, #244]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000fca:	f001 fd83 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000fce:	2200      	movs	r2, #0
 8000fd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fd4:	483a      	ldr	r0, [pc, #232]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000fd6:	f001 fd7d 	bl	8002ad4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000fda:	202b      	movs	r0, #43	; 0x2b
 8000fdc:	f7ff fcb0 	bl	8000940 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fe6:	4836      	ldr	r0, [pc, #216]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000fe8:	f001 fd74 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000fec:	2201      	movs	r2, #1
 8000fee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ff2:	4833      	ldr	r0, [pc, #204]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8000ff4:	f001 fd6e 	bl	8002ad4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ffe:	4830      	ldr	r0, [pc, #192]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8001000:	f001 fd68 	bl	8002ad4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001004:	88bb      	ldrh	r3, [r7, #4]
 8001006:	0a1b      	lsrs	r3, r3, #8
 8001008:	b29b      	uxth	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	743b      	strb	r3, [r7, #16]
 800100e:	88bb      	ldrh	r3, [r7, #4]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	747b      	strb	r3, [r7, #17]
 8001014:	88bb      	ldrh	r3, [r7, #4]
 8001016:	3301      	adds	r3, #1
 8001018:	121b      	asrs	r3, r3, #8
 800101a:	b2db      	uxtb	r3, r3
 800101c:	74bb      	strb	r3, [r7, #18]
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	3301      	adds	r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001028:	f107 0110 	add.w	r1, r7, #16
 800102c:	2301      	movs	r3, #1
 800102e:	2204      	movs	r2, #4
 8001030:	4824      	ldr	r0, [pc, #144]	; (80010c4 <ILI9341_Draw_Pixel+0x1b0>)
 8001032:	f003 f8cf 	bl	80041d4 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001036:	2201      	movs	r2, #1
 8001038:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800103c:	4820      	ldr	r0, [pc, #128]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 800103e:	f001 fd49 	bl	8002ad4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001048:	481d      	ldr	r0, [pc, #116]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 800104a:	f001 fd43 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800104e:	2200      	movs	r2, #0
 8001050:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001054:	481a      	ldr	r0, [pc, #104]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8001056:	f001 fd3d 	bl	8002ad4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 800105a:	202c      	movs	r0, #44	; 0x2c
 800105c:	f7ff fc70 	bl	8000940 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001066:	4816      	ldr	r0, [pc, #88]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8001068:	f001 fd34 	bl	8002ad4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001072:	4813      	ldr	r0, [pc, #76]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8001074:	f001 fd2e 	bl	8002ad4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800107e:	4810      	ldr	r0, [pc, #64]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 8001080:	f001 fd28 	bl	8002ad4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8001084:	887b      	ldrh	r3, [r7, #2]
 8001086:	0a1b      	lsrs	r3, r3, #8
 8001088:	b29b      	uxth	r3, r3
 800108a:	b2db      	uxtb	r3, r3
 800108c:	733b      	strb	r3, [r7, #12]
 800108e:	887b      	ldrh	r3, [r7, #2]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8001094:	f107 010c 	add.w	r1, r7, #12
 8001098:	2301      	movs	r3, #1
 800109a:	2202      	movs	r2, #2
 800109c:	4809      	ldr	r0, [pc, #36]	; (80010c4 <ILI9341_Draw_Pixel+0x1b0>)
 800109e:	f003 f899 	bl	80041d4 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <ILI9341_Draw_Pixel+0x1ac>)
 80010aa:	f001 fd13 	bl	8002ad4 <HAL_GPIO_WritePin>
 80010ae:	e000      	b.n	80010b2 <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80010b0:	bf00      	nop
	
}
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000002 	.word	0x20000002
 80010bc:	20000000 	.word	0x20000000
 80010c0:	40010c00 	.word	0x40010c00
 80010c4:	2000015c 	.word	0x2000015c

080010c8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4604      	mov	r4, r0
 80010d0:	4608      	mov	r0, r1
 80010d2:	4611      	mov	r1, r2
 80010d4:	461a      	mov	r2, r3
 80010d6:	4623      	mov	r3, r4
 80010d8:	80fb      	strh	r3, [r7, #6]
 80010da:	4603      	mov	r3, r0
 80010dc:	80bb      	strh	r3, [r7, #4]
 80010de:	460b      	mov	r3, r1
 80010e0:	807b      	strh	r3, [r7, #2]
 80010e2:	4613      	mov	r3, r2
 80010e4:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80010e6:	4b25      	ldr	r3, [pc, #148]	; (800117c <ILI9341_Draw_Rectangle+0xb4>)
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	88fa      	ldrh	r2, [r7, #6]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d23f      	bcs.n	8001172 <ILI9341_Draw_Rectangle+0xaa>
 80010f2:	4b23      	ldr	r3, [pc, #140]	; (8001180 <ILI9341_Draw_Rectangle+0xb8>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	88ba      	ldrh	r2, [r7, #4]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d239      	bcs.n	8001172 <ILI9341_Draw_Rectangle+0xaa>
if((X+Width-1)>=LCD_WIDTH)
 80010fe:	88fa      	ldrh	r2, [r7, #6]
 8001100:	887b      	ldrh	r3, [r7, #2]
 8001102:	4413      	add	r3, r2
 8001104:	3b01      	subs	r3, #1
 8001106:	4a1d      	ldr	r2, [pc, #116]	; (800117c <ILI9341_Draw_Rectangle+0xb4>)
 8001108:	8812      	ldrh	r2, [r2, #0]
 800110a:	b292      	uxth	r2, r2
 800110c:	4293      	cmp	r3, r2
 800110e:	db05      	blt.n	800111c <ILI9341_Draw_Rectangle+0x54>
	{
		Width=LCD_WIDTH-X;
 8001110:	4b1a      	ldr	r3, [pc, #104]	; (800117c <ILI9341_Draw_Rectangle+0xb4>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	b29a      	uxth	r2, r3
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800111c:	88ba      	ldrh	r2, [r7, #4]
 800111e:	883b      	ldrh	r3, [r7, #0]
 8001120:	4413      	add	r3, r2
 8001122:	3b01      	subs	r3, #1
 8001124:	4a16      	ldr	r2, [pc, #88]	; (8001180 <ILI9341_Draw_Rectangle+0xb8>)
 8001126:	8812      	ldrh	r2, [r2, #0]
 8001128:	b292      	uxth	r2, r2
 800112a:	4293      	cmp	r3, r2
 800112c:	db05      	blt.n	800113a <ILI9341_Draw_Rectangle+0x72>
	{
		Height=LCD_HEIGHT-Y;
 800112e:	4b14      	ldr	r3, [pc, #80]	; (8001180 <ILI9341_Draw_Rectangle+0xb8>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	b29a      	uxth	r2, r3
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 800113a:	88fa      	ldrh	r2, [r7, #6]
 800113c:	887b      	ldrh	r3, [r7, #2]
 800113e:	4413      	add	r3, r2
 8001140:	b29b      	uxth	r3, r3
 8001142:	3b01      	subs	r3, #1
 8001144:	b29c      	uxth	r4, r3
 8001146:	88ba      	ldrh	r2, [r7, #4]
 8001148:	883b      	ldrh	r3, [r7, #0]
 800114a:	4413      	add	r3, r2
 800114c:	b29b      	uxth	r3, r3
 800114e:	3b01      	subs	r3, #1
 8001150:	b29b      	uxth	r3, r3
 8001152:	88b9      	ldrh	r1, [r7, #4]
 8001154:	88f8      	ldrh	r0, [r7, #6]
 8001156:	4622      	mov	r2, r4
 8001158:	f7ff fc48 	bl	80009ec <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 800115c:	883b      	ldrh	r3, [r7, #0]
 800115e:	887a      	ldrh	r2, [r7, #2]
 8001160:	fb02 f303 	mul.w	r3, r2, r3
 8001164:	461a      	mov	r2, r3
 8001166:	8b3b      	ldrh	r3, [r7, #24]
 8001168:	4611      	mov	r1, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fe12 	bl	8000d94 <ILI9341_Draw_Colour_Burst>
 8001170:	e000      	b.n	8001174 <ILI9341_Draw_Rectangle+0xac>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001172:	bf00      	nop
}
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	bd90      	pop	{r4, r7, pc}
 800117a:	bf00      	nop
 800117c:	20000002 	.word	0x20000002
 8001180:	20000000 	.word	0x20000000

08001184 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4604      	mov	r4, r0
 800118c:	4608      	mov	r0, r1
 800118e:	4611      	mov	r1, r2
 8001190:	461a      	mov	r2, r3
 8001192:	4623      	mov	r3, r4
 8001194:	80fb      	strh	r3, [r7, #6]
 8001196:	4603      	mov	r3, r0
 8001198:	80bb      	strh	r3, [r7, #4]
 800119a:	460b      	mov	r3, r1
 800119c:	807b      	strh	r3, [r7, #2]
 800119e:	4613      	mov	r3, r2
 80011a0:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <ILI9341_Draw_Horizontal_Line+0x80>)
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	88fa      	ldrh	r2, [r7, #6]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d226      	bcs.n	80011fc <ILI9341_Draw_Horizontal_Line+0x78>
 80011ae:	4b16      	ldr	r3, [pc, #88]	; (8001208 <ILI9341_Draw_Horizontal_Line+0x84>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	88ba      	ldrh	r2, [r7, #4]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d220      	bcs.n	80011fc <ILI9341_Draw_Horizontal_Line+0x78>
if((X+Width-1)>=LCD_WIDTH)
 80011ba:	88fa      	ldrh	r2, [r7, #6]
 80011bc:	887b      	ldrh	r3, [r7, #2]
 80011be:	4413      	add	r3, r2
 80011c0:	3b01      	subs	r3, #1
 80011c2:	4a10      	ldr	r2, [pc, #64]	; (8001204 <ILI9341_Draw_Horizontal_Line+0x80>)
 80011c4:	8812      	ldrh	r2, [r2, #0]
 80011c6:	b292      	uxth	r2, r2
 80011c8:	4293      	cmp	r3, r2
 80011ca:	db05      	blt.n	80011d8 <ILI9341_Draw_Horizontal_Line+0x54>
	{
		Width=LCD_WIDTH-X;
 80011cc:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <ILI9341_Draw_Horizontal_Line+0x80>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 80011d8:	88fa      	ldrh	r2, [r7, #6]
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	4413      	add	r3, r2
 80011de:	b29b      	uxth	r3, r3
 80011e0:	3b01      	subs	r3, #1
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	88bb      	ldrh	r3, [r7, #4]
 80011e6:	88b9      	ldrh	r1, [r7, #4]
 80011e8:	88f8      	ldrh	r0, [r7, #6]
 80011ea:	f7ff fbff 	bl	80009ec <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 80011ee:	887a      	ldrh	r2, [r7, #2]
 80011f0:	883b      	ldrh	r3, [r7, #0]
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fdcd 	bl	8000d94 <ILI9341_Draw_Colour_Burst>
 80011fa:	e000      	b.n	80011fe <ILI9341_Draw_Horizontal_Line+0x7a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80011fc:	bf00      	nop
}
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	bd90      	pop	{r4, r7, pc}
 8001204:	20000002 	.word	0x20000002
 8001208:	20000000 	.word	0x20000000

0800120c <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height, uint16_t Colour)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4604      	mov	r4, r0
 8001214:	4608      	mov	r0, r1
 8001216:	4611      	mov	r1, r2
 8001218:	461a      	mov	r2, r3
 800121a:	4623      	mov	r3, r4
 800121c:	80fb      	strh	r3, [r7, #6]
 800121e:	4603      	mov	r3, r0
 8001220:	80bb      	strh	r3, [r7, #4]
 8001222:	460b      	mov	r3, r1
 8001224:	807b      	strh	r3, [r7, #2]
 8001226:	4613      	mov	r3, r2
 8001228:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800122a:	4b18      	ldr	r3, [pc, #96]	; (800128c <ILI9341_Draw_Vertical_Line+0x80>)
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	b29b      	uxth	r3, r3
 8001230:	88fa      	ldrh	r2, [r7, #6]
 8001232:	429a      	cmp	r2, r3
 8001234:	d226      	bcs.n	8001284 <ILI9341_Draw_Vertical_Line+0x78>
 8001236:	4b16      	ldr	r3, [pc, #88]	; (8001290 <ILI9341_Draw_Vertical_Line+0x84>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	b29b      	uxth	r3, r3
 800123c:	88ba      	ldrh	r2, [r7, #4]
 800123e:	429a      	cmp	r2, r3
 8001240:	d220      	bcs.n	8001284 <ILI9341_Draw_Vertical_Line+0x78>
if((Y+Height-1)>=LCD_HEIGHT)
 8001242:	88ba      	ldrh	r2, [r7, #4]
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	4413      	add	r3, r2
 8001248:	3b01      	subs	r3, #1
 800124a:	4a11      	ldr	r2, [pc, #68]	; (8001290 <ILI9341_Draw_Vertical_Line+0x84>)
 800124c:	8812      	ldrh	r2, [r2, #0]
 800124e:	b292      	uxth	r2, r2
 8001250:	4293      	cmp	r3, r2
 8001252:	db05      	blt.n	8001260 <ILI9341_Draw_Vertical_Line+0x54>
	{
		Height=LCD_HEIGHT-Y;
 8001254:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <ILI9341_Draw_Vertical_Line+0x84>)
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	b29a      	uxth	r2, r3
 800125a:	88bb      	ldrh	r3, [r7, #4]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X, Y+Height-1);
 8001260:	88ba      	ldrh	r2, [r7, #4]
 8001262:	887b      	ldrh	r3, [r7, #2]
 8001264:	4413      	add	r3, r2
 8001266:	b29b      	uxth	r3, r3
 8001268:	3b01      	subs	r3, #1
 800126a:	b29b      	uxth	r3, r3
 800126c:	88fa      	ldrh	r2, [r7, #6]
 800126e:	88b9      	ldrh	r1, [r7, #4]
 8001270:	88f8      	ldrh	r0, [r7, #6]
 8001272:	f7ff fbbb 	bl	80009ec <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height);
 8001276:	887a      	ldrh	r2, [r7, #2]
 8001278:	883b      	ldrh	r3, [r7, #0]
 800127a:	4611      	mov	r1, r2
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff fd89 	bl	8000d94 <ILI9341_Draw_Colour_Burst>
 8001282:	e000      	b.n	8001286 <ILI9341_Draw_Vertical_Line+0x7a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001284:	bf00      	nop
}
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	bd90      	pop	{r4, r7, pc}
 800128c:	20000002 	.word	0x20000002
 8001290:	20000000 	.word	0x20000000

08001294 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <MX_ADC1_Init+0x74>)
 80012a6:	4a19      	ldr	r2, [pc, #100]	; (800130c <MX_ADC1_Init+0x78>)
 80012a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012aa:	4b17      	ldr	r3, [pc, #92]	; (8001308 <MX_ADC1_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b0:	4b15      	ldr	r3, [pc, #84]	; (8001308 <MX_ADC1_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012b6:	4b14      	ldr	r3, [pc, #80]	; (8001308 <MX_ADC1_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <MX_ADC1_Init+0x74>)
 80012be:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80012c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012c4:	4b10      	ldr	r3, [pc, #64]	; (8001308 <MX_ADC1_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <MX_ADC1_Init+0x74>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d0:	480d      	ldr	r0, [pc, #52]	; (8001308 <MX_ADC1_Init+0x74>)
 80012d2:	f000 fdb1 	bl	8001e38 <HAL_ADC_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80012dc:	f000 fb16 	bl	800190c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012e4:	2301      	movs	r3, #1
 80012e6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4619      	mov	r1, r3
 80012f0:	4805      	ldr	r0, [pc, #20]	; (8001308 <MX_ADC1_Init+0x74>)
 80012f2:	f001 f82d 	bl	8002350 <HAL_ADC_ConfigChannel>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80012fc:	f000 fb06 	bl	800190c <Error_Handler>
  }

}
 8001300:	bf00      	nop
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200000e8 	.word	0x200000e8
 800130c:	40012400 	.word	0x40012400

08001310 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b088      	sub	sp, #32
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a14      	ldr	r2, [pc, #80]	; (800137c <HAL_ADC_MspInit+0x6c>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d121      	bne.n	8001374 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001330:	4b13      	ldr	r3, [pc, #76]	; (8001380 <HAL_ADC_MspInit+0x70>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	4a12      	ldr	r2, [pc, #72]	; (8001380 <HAL_ADC_MspInit+0x70>)
 8001336:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800133a:	6193      	str	r3, [r2, #24]
 800133c:	4b10      	ldr	r3, [pc, #64]	; (8001380 <HAL_ADC_MspInit+0x70>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001348:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <HAL_ADC_MspInit+0x70>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a0c      	ldr	r2, [pc, #48]	; (8001380 <HAL_ADC_MspInit+0x70>)
 800134e:	f043 0304 	orr.w	r3, r3, #4
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <HAL_ADC_MspInit+0x70>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Voltage_Pin;
 8001360:	2301      	movs	r3, #1
 8001362:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001364:	2303      	movs	r3, #3
 8001366:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Voltage_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 0310 	add.w	r3, r7, #16
 800136c:	4619      	mov	r1, r3
 800136e:	4805      	ldr	r0, [pc, #20]	; (8001384 <HAL_ADC_MspInit+0x74>)
 8001370:	f001 fa56 	bl	8002820 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001374:	bf00      	nop
 8001376:	3720      	adds	r7, #32
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40012400 	.word	0x40012400
 8001380:	40021000 	.word	0x40021000
 8001384:	40010800 	.word	0x40010800

08001388 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138e:	f107 0310 	add.w	r3, r7, #16
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800139c:	4b24      	ldr	r3, [pc, #144]	; (8001430 <MX_GPIO_Init+0xa8>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4a23      	ldr	r2, [pc, #140]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013a2:	f043 0310 	orr.w	r3, r3, #16
 80013a6:	6193      	str	r3, [r2, #24]
 80013a8:	4b21      	ldr	r3, [pc, #132]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f003 0310 	and.w	r3, r3, #16
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b4:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	4a1d      	ldr	r2, [pc, #116]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013ba:	f043 0320 	orr.w	r3, r3, #32
 80013be:	6193      	str	r3, [r2, #24]
 80013c0:	4b1b      	ldr	r3, [pc, #108]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0320 	and.w	r3, r3, #32
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013cc:	4b18      	ldr	r3, [pc, #96]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	4a17      	ldr	r2, [pc, #92]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013d2:	f043 0304 	orr.w	r3, r3, #4
 80013d6:	6193      	str	r3, [r2, #24]
 80013d8:	4b15      	ldr	r3, [pc, #84]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	f003 0304 	and.w	r3, r3, #4
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	4a11      	ldr	r2, [pc, #68]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013ea:	f043 0308 	orr.w	r3, r3, #8
 80013ee:	6193      	str	r3, [r2, #24]
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <MX_GPIO_Init+0xa8>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f003 0308 	and.w	r3, r3, #8
 80013f8:	603b      	str	r3, [r7, #0]
 80013fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	f245 0101 	movw	r1, #20481	; 0x5001
 8001402:	480c      	ldr	r0, [pc, #48]	; (8001434 <MX_GPIO_Init+0xac>)
 8001404:	f001 fb66 	bl	8002ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin|DC_Pin;
 8001408:	f245 0301 	movw	r3, #20481	; 0x5001
 800140c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2302      	movs	r3, #2
 8001418:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141a:	f107 0310 	add.w	r3, r7, #16
 800141e:	4619      	mov	r1, r3
 8001420:	4804      	ldr	r0, [pc, #16]	; (8001434 <MX_GPIO_Init+0xac>)
 8001422:	f001 f9fd 	bl	8002820 <HAL_GPIO_Init>

}
 8001426:	bf00      	nop
 8001428:	3720      	adds	r7, #32
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40021000 	.word	0x40021000
 8001434:	40010c00 	.word	0x40010c00

08001438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800143e:	f000 fc77 	bl	8001d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001442:	f000 f853 	bl	80014ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001446:	f7ff ff9f 	bl	8001388 <MX_GPIO_Init>
  MX_SPI2_Init();
 800144a:	f000 fad1 	bl	80019f0 <MX_SPI2_Init>
  MX_ADC1_Init();
 800144e:	f7ff ff21 	bl	8001294 <MX_ADC1_Init>
  MX_RTC_Init();
 8001452:	f000 fa5f 	bl	8001914 <MX_RTC_Init>
  MX_TIM1_Init();
 8001456:	f000 fbd7 	bl	8001c08 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();//initial driver setup to drive ili9341
 800145a:	f7ff fb8d 	bl	8000b78 <ILI9341_Init>
  ILI9341_Fill_Screen(BLACK);
 800145e:	2000      	movs	r0, #0
 8001460:	f7ff fd32 	bl	8000ec8 <ILI9341_Fill_Screen>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001464:	2001      	movs	r0, #1
 8001466:	f7ff fb29 	bl	8000abc <ILI9341_Set_Rotation>
  ILI9341_DrawText("DrawText FONT3", FONT3, 10, 25, WHITE, BLACK); //DrawText uses Fonts from fonts.h / fonts.c
 800146a:	2300      	movs	r3, #0
 800146c:	9301      	str	r3, [sp, #4]
 800146e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	2319      	movs	r3, #25
 8001476:	220a      	movs	r2, #10
 8001478:	4916      	ldr	r1, [pc, #88]	; (80014d4 <main+0x9c>)
 800147a:	4817      	ldr	r0, [pc, #92]	; (80014d8 <main+0xa0>)
 800147c:	f7ff f8c9 	bl	8000612 <ILI9341_DrawText>
  ILI9341_DrawText("DrawText FONT2", FONT2, 10, 40, WHITE, BLACK);
 8001480:	2300      	movs	r3, #0
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	2328      	movs	r3, #40	; 0x28
 800148c:	220a      	movs	r2, #10
 800148e:	4913      	ldr	r1, [pc, #76]	; (80014dc <main+0xa4>)
 8001490:	4813      	ldr	r0, [pc, #76]	; (80014e0 <main+0xa8>)
 8001492:	f7ff f8be 	bl	8000612 <ILI9341_DrawText>
  ILI9341_Draw_Text("Size 1 Test", 10, 55, WHITE, 1, BLACK); //Draw_Text uses 5x5_font.h
 8001496:	2300      	movs	r3, #0
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	2301      	movs	r3, #1
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014a2:	2237      	movs	r2, #55	; 0x37
 80014a4:	210a      	movs	r1, #10
 80014a6:	480f      	ldr	r0, [pc, #60]	; (80014e4 <main+0xac>)
 80014a8:	f7ff fa0c 	bl	80008c4 <ILI9341_Draw_Text>
  ILI9341_Draw_Text("Size 2 Test", 10, 70, WHITE, 2, BLACK);
 80014ac:	2300      	movs	r3, #0
 80014ae:	9301      	str	r3, [sp, #4]
 80014b0:	2302      	movs	r3, #2
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014b8:	2246      	movs	r2, #70	; 0x46
 80014ba:	210a      	movs	r1, #10
 80014bc:	480a      	ldr	r0, [pc, #40]	; (80014e8 <main+0xb0>)
 80014be:	f7ff fa01 	bl	80008c4 <ILI9341_Draw_Text>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
HAL_Delay(500);
 80014c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014c6:	f000 fc95 	bl	8001df4 <HAL_Delay>
    /* USER CODE BEGIN 3 */
clock();
 80014ca:	f000 f997 	bl	80017fc <clock>
checkBattery();
 80014ce:	f000 f8d3 	bl	8001678 <checkBattery>
HAL_Delay(500);
 80014d2:	e7f6      	b.n	80014c2 <main+0x8a>
 80014d4:	08005dd4 	.word	0x08005dd4
 80014d8:	08005318 	.word	0x08005318
 80014dc:	080055f0 	.word	0x080055f0
 80014e0:	08005328 	.word	0x08005328
 80014e4:	08005338 	.word	0x08005338
 80014e8:	08005344 	.word	0x08005344

080014ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b094      	sub	sp, #80	; 0x50
 80014f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f6:	2228      	movs	r2, #40	; 0x28
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f003 fad2 	bl	8004aa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800151c:	2305      	movs	r3, #5
 800151e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001520:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001524:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800152a:	2301      	movs	r3, #1
 800152c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800152e:	2301      	movs	r3, #1
 8001530:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001532:	2302      	movs	r3, #2
 8001534:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001536:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800153a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800153c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001540:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001542:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001546:	4618      	mov	r0, r3
 8001548:	f001 fae8 	bl	8002b1c <HAL_RCC_OscConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001552:	f000 f9db 	bl	800190c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001556:	230f      	movs	r3, #15
 8001558:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155a:	2302      	movs	r3, #2
 800155c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001566:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	2102      	movs	r1, #2
 8001572:	4618      	mov	r0, r3
 8001574:	f001 fd52 	bl	800301c <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800157e:	f000 f9c5 	bl	800190c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001582:	2303      	movs	r3, #3
 8001584:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001586:	f44f 7380 	mov.w	r3, #256	; 0x100
 800158a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800158c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001590:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	4618      	mov	r0, r3
 8001596:	f001 fec9 	bl	800332c <HAL_RCCEx_PeriphCLKConfig>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80015a0:	f000 f9b4 	bl	800190c <Error_Handler>
  }
}
 80015a4:	bf00      	nop
 80015a6:	3750      	adds	r7, #80	; 0x50
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <map>:

/* USER CODE BEGIN 4 */
int16_t map (int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
 80015ac:	b490      	push	{r4, r7}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4604      	mov	r4, r0
 80015b4:	4608      	mov	r0, r1
 80015b6:	4611      	mov	r1, r2
 80015b8:	461a      	mov	r2, r3
 80015ba:	4623      	mov	r3, r4
 80015bc:	80fb      	strh	r3, [r7, #6]
 80015be:	4603      	mov	r3, r0
 80015c0:	80bb      	strh	r3, [r7, #4]
 80015c2:	460b      	mov	r3, r1
 80015c4:	807b      	strh	r3, [r7, #2]
 80015c6:	4613      	mov	r3, r2
 80015c8:	803b      	strh	r3, [r7, #0]
  // if input is smaller/bigger than expected return the min/max out ranges value
  if (x < in_min)
 80015ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	da02      	bge.n	80015dc <map+0x30>
    return out_min;
 80015d6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80015da:	e047      	b.n	800166c <map+0xc0>
  else if (x > in_max)
 80015dc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	dd02      	ble.n	80015ee <map+0x42>
    return out_max;
 80015e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015ec:	e03e      	b.n	800166c <map+0xc0>

  // map the input to the output range.
  // round up if mapping bigger ranges to smaller ranges
  else  if ((in_max - in_min) > (out_max - out_min))
 80015ee:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80015f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015f6:	1ad2      	subs	r2, r2, r3
 80015f8:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80015fc:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001600:	1acb      	subs	r3, r1, r3
 8001602:	429a      	cmp	r2, r3
 8001604:	dd1a      	ble.n	800163c <map+0x90>
    return (x - in_min) * (out_max - out_min + 1) / (in_max - in_min + 1) + out_min;
 8001606:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800160a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001614:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001618:	1a8a      	subs	r2, r1, r2
 800161a:	3201      	adds	r2, #1
 800161c:	fb02 f203 	mul.w	r2, r2, r3
 8001620:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001624:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001628:	1acb      	subs	r3, r1, r3
 800162a:	3301      	adds	r3, #1
 800162c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001630:	b29a      	uxth	r2, r3
 8001632:	883b      	ldrh	r3, [r7, #0]
 8001634:	4413      	add	r3, r2
 8001636:	b29b      	uxth	r3, r3
 8001638:	b21b      	sxth	r3, r3
 800163a:	e017      	b.n	800166c <map+0xc0>
  // round down if mapping smaller ranges to bigger ranges
  else
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800163c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001640:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 800164a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800164e:	1a8a      	subs	r2, r1, r2
 8001650:	fb02 f203 	mul.w	r2, r2, r3
 8001654:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001658:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800165c:	1acb      	subs	r3, r1, r3
 800165e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001662:	b29a      	uxth	r2, r3
 8001664:	883b      	ldrh	r3, [r7, #0]
 8001666:	4413      	add	r3, r2
 8001668:	b29b      	uxth	r3, r3
 800166a:	b21b      	sxth	r3, r3
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bc90      	pop	{r4, r7}
 8001674:	4770      	bx	lr
	...

08001678 <checkBattery>:

void checkBattery()
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af02      	add	r7, sp, #8
	HAL_ADC_Start(&hadc1); // ?  ? ?
 800167e:	4855      	ldr	r0, [pc, #340]	; (80017d4 <checkBattery+0x15c>)
 8001680:	f000 fcb2 	bl	8001fe8 <HAL_ADC_Start>
	          HAL_ADC_PollForConversion(&hadc1, 100); //  ? ?
 8001684:	2164      	movs	r1, #100	; 0x64
 8001686:	4853      	ldr	r0, [pc, #332]	; (80017d4 <checkBattery+0x15c>)
 8001688:	f000 fd5c 	bl	8002144 <HAL_ADC_PollForConversion>
	          adc = HAL_ADC_GetValue(&hadc1); //      adc
 800168c:	4851      	ldr	r0, [pc, #324]	; (80017d4 <checkBattery+0x15c>)
 800168e:	f000 fe53 	bl	8002338 <HAL_ADC_GetValue>
 8001692:	4603      	mov	r3, r0
 8001694:	b29a      	uxth	r2, r3
 8001696:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <checkBattery+0x160>)
 8001698:	801a      	strh	r2, [r3, #0]
	          //HAL_ADC_Stop(&hadc1); // ? ?
	          j = map(adc, 0, 4096, 256, 290);
 800169a:	4b4f      	ldr	r3, [pc, #316]	; (80017d8 <checkBattery+0x160>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	b218      	sxth	r0, r3
 80016a0:	f44f 7391 	mov.w	r3, #290	; 0x122
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016ae:	2100      	movs	r1, #0
 80016b0:	f7ff ff7c 	bl	80015ac <map>
 80016b4:	4603      	mov	r3, r0
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	4b48      	ldr	r3, [pc, #288]	; (80017dc <checkBattery+0x164>)
 80016ba:	801a      	strh	r2, [r3, #0]
	          percent = map(adc, 0, 4096, 0, 100);
 80016bc:	4b46      	ldr	r3, [pc, #280]	; (80017d8 <checkBattery+0x160>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b218      	sxth	r0, r3
 80016c2:	2364      	movs	r3, #100	; 0x64
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2300      	movs	r3, #0
 80016c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016cc:	2100      	movs	r1, #0
 80016ce:	f7ff ff6d 	bl	80015ac <map>
 80016d2:	4603      	mov	r3, r0
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	4b42      	ldr	r3, [pc, #264]	; (80017e0 <checkBattery+0x168>)
 80016d8:	801a      	strh	r2, [r3, #0]
	         if(j<=273 && j>=260){i=ORANGE;};
 80016da:	4b40      	ldr	r3, [pc, #256]	; (80017dc <checkBattery+0x164>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
 80016e2:	d208      	bcs.n	80016f6 <checkBattery+0x7e>
 80016e4:	4b3d      	ldr	r3, [pc, #244]	; (80017dc <checkBattery+0x164>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80016ec:	d303      	bcc.n	80016f6 <checkBattery+0x7e>
 80016ee:	4b3d      	ldr	r3, [pc, #244]	; (80017e4 <checkBattery+0x16c>)
 80016f0:	f64f 5220 	movw	r2, #64800	; 0xfd20
 80016f4:	801a      	strh	r2, [r3, #0]
	         if(j>273){i= GREEN;}
 80016f6:	4b39      	ldr	r3, [pc, #228]	; (80017dc <checkBattery+0x164>)
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
 80016fe:	d303      	bcc.n	8001708 <checkBattery+0x90>
 8001700:	4b38      	ldr	r3, [pc, #224]	; (80017e4 <checkBattery+0x16c>)
 8001702:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001706:	801a      	strh	r2, [r3, #0]
	         if(j<260){i= RED;}
 8001708:	4b34      	ldr	r3, [pc, #208]	; (80017dc <checkBattery+0x164>)
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001710:	d203      	bcs.n	800171a <checkBattery+0xa2>
 8001712:	4b34      	ldr	r3, [pc, #208]	; (80017e4 <checkBattery+0x16c>)
 8001714:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001718:	801a      	strh	r2, [r3, #0]
	snprintf(trans_str, 63, "%d\n", percent);
 800171a:	4b31      	ldr	r3, [pc, #196]	; (80017e0 <checkBattery+0x168>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	4a32      	ldr	r2, [pc, #200]	; (80017e8 <checkBattery+0x170>)
 8001720:	213f      	movs	r1, #63	; 0x3f
 8001722:	4832      	ldr	r0, [pc, #200]	; (80017ec <checkBattery+0x174>)
 8001724:	f003 f9c6 	bl	8004ab4 <sniprintf>
	ILI9341_Draw_Hollow_Rectangle_Coord(252, 4, 291, 18, WHITE);
 8001728:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	2312      	movs	r3, #18
 8001730:	f240 1223 	movw	r2, #291	; 0x123
 8001734:	2104      	movs	r1, #4
 8001736:	20fc      	movs	r0, #252	; 0xfc
 8001738:	f7fe fe8c 	bl	8000454 <ILI9341_Draw_Hollow_Rectangle_Coord>
			ILI9341_Draw_Hollow_Rectangle_Coord(253, 5, 290, 17, WHITE);
 800173c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2311      	movs	r3, #17
 8001744:	f44f 7291 	mov.w	r2, #290	; 0x122
 8001748:	2105      	movs	r1, #5
 800174a:	20fd      	movs	r0, #253	; 0xfd
 800174c:	f7fe fe82 	bl	8000454 <ILI9341_Draw_Hollow_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(292, 8, 295, 15, WHITE);
 8001750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	230f      	movs	r3, #15
 8001758:	f240 1227 	movw	r2, #295	; 0x127
 800175c:	2108      	movs	r1, #8
 800175e:	f44f 7092 	mov.w	r0, #292	; 0x124
 8001762:	f7fe fef8 	bl	8000556 <ILI9341_Draw_Filled_Rectangle_Coord>
	if(tempPercent!=percent){
 8001766:	4b22      	ldr	r3, [pc, #136]	; (80017f0 <checkBattery+0x178>)
 8001768:	881a      	ldrh	r2, [r3, #0]
 800176a:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <checkBattery+0x168>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d02d      	beq.n	80017ce <checkBattery+0x156>
		ILI9341_Draw_Filled_Rectangle_Coord(254, 6, 290, 17, i);
 8001772:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <checkBattery+0x16c>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2311      	movs	r3, #17
 800177a:	f44f 7291 	mov.w	r2, #290	; 0x122
 800177e:	2106      	movs	r1, #6
 8001780:	20fe      	movs	r0, #254	; 0xfe
 8001782:	f7fe fee8 	bl	8000556 <ILI9341_Draw_Filled_Rectangle_Coord>
		ILI9341_Draw_Filled_Rectangle_Coord(j, 17, 290, 6, BLACK);
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <checkBattery+0x164>)
 8001788:	8818      	ldrh	r0, [r3, #0]
 800178a:	2300      	movs	r3, #0
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2306      	movs	r3, #6
 8001790:	f44f 7291 	mov.w	r2, #290	; 0x122
 8001794:	2111      	movs	r1, #17
 8001796:	f7fe fede 	bl	8000556 <ILI9341_Draw_Filled_Rectangle_Coord>
		tempPercent=percent;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <checkBattery+0x168>)
 800179c:	881a      	ldrh	r2, [r3, #0]
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <checkBattery+0x178>)
 80017a0:	801a      	strh	r2, [r3, #0]
		ILI9341_DrawText(trans_str, FONT3, 216, 5, WHITE, BLACK);
 80017a2:	2300      	movs	r3, #0
 80017a4:	9301      	str	r3, [sp, #4]
 80017a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	2305      	movs	r3, #5
 80017ae:	22d8      	movs	r2, #216	; 0xd8
 80017b0:	4910      	ldr	r1, [pc, #64]	; (80017f4 <checkBattery+0x17c>)
 80017b2:	480e      	ldr	r0, [pc, #56]	; (80017ec <checkBattery+0x174>)
 80017b4:	f7fe ff2d 	bl	8000612 <ILI9341_DrawText>
		ILI9341_DrawText("%", FONT3, 237, 5, WHITE, BLACK);
 80017b8:	2300      	movs	r3, #0
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2305      	movs	r3, #5
 80017c4:	22ed      	movs	r2, #237	; 0xed
 80017c6:	490b      	ldr	r1, [pc, #44]	; (80017f4 <checkBattery+0x17c>)
 80017c8:	480b      	ldr	r0, [pc, #44]	; (80017f8 <checkBattery+0x180>)
 80017ca:	f7fe ff22 	bl	8000612 <ILI9341_DrawText>
	}
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	200000e8 	.word	0x200000e8
 80017d8:	20000098 	.word	0x20000098
 80017dc:	20000004 	.word	0x20000004
 80017e0:	2000009a 	.word	0x2000009a
 80017e4:	20000118 	.word	0x20000118
 80017e8:	08005350 	.word	0x08005350
 80017ec:	2000009c 	.word	0x2000009c
 80017f0:	20000144 	.word	0x20000144
 80017f4:	08005dd4 	.word	0x08005dd4
 80017f8:	08005354 	.word	0x08005354

080017fc <clock>:
void clock()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af02      	add	r7, sp, #8
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 8001802:	2200      	movs	r2, #0
 8001804:	4938      	ldr	r1, [pc, #224]	; (80018e8 <clock+0xec>)
 8001806:	4839      	ldr	r0, [pc, #228]	; (80018ec <clock+0xf0>)
 8001808:	f002 f830 	bl	800386c <HAL_RTC_GetTime>
	 if(sTime.Minutes<10){
 800180c:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <clock+0xec>)
 800180e:	785b      	ldrb	r3, [r3, #1]
 8001810:	2b09      	cmp	r3, #9
 8001812:	d80f      	bhi.n	8001834 <clock+0x38>
		 snprintf(trans_str, 62, "%d:0%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001814:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <clock+0xec>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	4b33      	ldr	r3, [pc, #204]	; (80018e8 <clock+0xec>)
 800181c:	785b      	ldrb	r3, [r3, #1]
 800181e:	461a      	mov	r2, r3
 8001820:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <clock+0xec>)
 8001822:	789b      	ldrb	r3, [r3, #2]
 8001824:	9301      	str	r3, [sp, #4]
 8001826:	9200      	str	r2, [sp, #0]
 8001828:	460b      	mov	r3, r1
 800182a:	4a31      	ldr	r2, [pc, #196]	; (80018f0 <clock+0xf4>)
 800182c:	213e      	movs	r1, #62	; 0x3e
 800182e:	4831      	ldr	r0, [pc, #196]	; (80018f4 <clock+0xf8>)
 8001830:	f003 f940 	bl	8004ab4 <sniprintf>
	 }
	 if(sTime.Seconds<10){
 8001834:	4b2c      	ldr	r3, [pc, #176]	; (80018e8 <clock+0xec>)
 8001836:	789b      	ldrb	r3, [r3, #2]
 8001838:	2b09      	cmp	r3, #9
 800183a:	d80f      	bhi.n	800185c <clock+0x60>
		 snprintf(trans_str, 62, "%d:%d:0%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800183c:	4b2a      	ldr	r3, [pc, #168]	; (80018e8 <clock+0xec>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	4619      	mov	r1, r3
 8001842:	4b29      	ldr	r3, [pc, #164]	; (80018e8 <clock+0xec>)
 8001844:	785b      	ldrb	r3, [r3, #1]
 8001846:	461a      	mov	r2, r3
 8001848:	4b27      	ldr	r3, [pc, #156]	; (80018e8 <clock+0xec>)
 800184a:	789b      	ldrb	r3, [r3, #2]
 800184c:	9301      	str	r3, [sp, #4]
 800184e:	9200      	str	r2, [sp, #0]
 8001850:	460b      	mov	r3, r1
 8001852:	4a29      	ldr	r2, [pc, #164]	; (80018f8 <clock+0xfc>)
 8001854:	213e      	movs	r1, #62	; 0x3e
 8001856:	4827      	ldr	r0, [pc, #156]	; (80018f4 <clock+0xf8>)
 8001858:	f003 f92c 	bl	8004ab4 <sniprintf>
		 }

	 if(sTime.Hours<10){
 800185c:	4b22      	ldr	r3, [pc, #136]	; (80018e8 <clock+0xec>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b09      	cmp	r3, #9
 8001862:	d80f      	bhi.n	8001884 <clock+0x88>
		 snprintf(trans_str, 62, "0%d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001864:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <clock+0xec>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	4619      	mov	r1, r3
 800186a:	4b1f      	ldr	r3, [pc, #124]	; (80018e8 <clock+0xec>)
 800186c:	785b      	ldrb	r3, [r3, #1]
 800186e:	461a      	mov	r2, r3
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <clock+0xec>)
 8001872:	789b      	ldrb	r3, [r3, #2]
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	9200      	str	r2, [sp, #0]
 8001878:	460b      	mov	r3, r1
 800187a:	4a20      	ldr	r2, [pc, #128]	; (80018fc <clock+0x100>)
 800187c:	213e      	movs	r1, #62	; 0x3e
 800187e:	481d      	ldr	r0, [pc, #116]	; (80018f4 <clock+0xf8>)
 8001880:	f003 f918 	bl	8004ab4 <sniprintf>
			 }

	 if((sTime.Hours<10)&&(sTime.Minutes<10)){
 8001884:	4b18      	ldr	r3, [pc, #96]	; (80018e8 <clock+0xec>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b09      	cmp	r3, #9
 800188a:	d813      	bhi.n	80018b4 <clock+0xb8>
 800188c:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <clock+0xec>)
 800188e:	785b      	ldrb	r3, [r3, #1]
 8001890:	2b09      	cmp	r3, #9
 8001892:	d80f      	bhi.n	80018b4 <clock+0xb8>
	 		 snprintf(trans_str, 62, "0%d:0%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001894:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <clock+0xec>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	4619      	mov	r1, r3
 800189a:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <clock+0xec>)
 800189c:	785b      	ldrb	r3, [r3, #1]
 800189e:	461a      	mov	r2, r3
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <clock+0xec>)
 80018a2:	789b      	ldrb	r3, [r3, #2]
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	9200      	str	r2, [sp, #0]
 80018a8:	460b      	mov	r3, r1
 80018aa:	4a15      	ldr	r2, [pc, #84]	; (8001900 <clock+0x104>)
 80018ac:	213e      	movs	r1, #62	; 0x3e
 80018ae:	4811      	ldr	r0, [pc, #68]	; (80018f4 <clock+0xf8>)
 80018b0:	f003 f900 	bl	8004ab4 <sniprintf>
	 			 }
		         //snprintf(trans_str, 62, "%d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
		         //ILI9341_DrawText(trans_str, 10, 10, WHITE, 2, BLACK);
		         if(tempClock!=sTime.Seconds){
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <clock+0xec>)
 80018b6:	789b      	ldrb	r3, [r3, #2]
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	4b12      	ldr	r3, [pc, #72]	; (8001904 <clock+0x108>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d00f      	beq.n	80018e2 <clock+0xe6>
		        	 tempClock=sTime.Seconds;
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <clock+0xec>)
 80018c4:	789b      	ldrb	r3, [r3, #2]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b0e      	ldr	r3, [pc, #56]	; (8001904 <clock+0x108>)
 80018ca:	801a      	strh	r2, [r3, #0]
		        	 ILI9341_DrawText(trans_str, FONT4, 0, 0, WHITE, BLACK);}
 80018cc:	2300      	movs	r3, #0
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2300      	movs	r3, #0
 80018d8:	2200      	movs	r2, #0
 80018da:	490b      	ldr	r1, [pc, #44]	; (8001908 <clock+0x10c>)
 80018dc:	4805      	ldr	r0, [pc, #20]	; (80018f4 <clock+0xf8>)
 80018de:	f7fe fe98 	bl	8000612 <ILI9341_DrawText>
		         }
		        //  HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN);
		       //  snprintf(trans_str, 63, "Date %d-%d-20%d\n", DateToUpdate.Date, DateToUpdate.Month, DateToUpdate.Year);
		       //  ILI9341_Draw_Text(trans_str, 10, 30, WHITE, 2, BLACK);
		         //HAL_Delay(1000);
}
 80018e2:	bf00      	nop
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000094 	.word	0x20000094
 80018ec:	20000148 	.word	0x20000148
 80018f0:	08005358 	.word	0x08005358
 80018f4:	2000009c 	.word	0x2000009c
 80018f8:	08005364 	.word	0x08005364
 80018fc:	08005370 	.word	0x08005370
 8001900:	0800537c 	.word	0x0800537c
 8001904:	20000146 	.word	0x20000146
 8001908:	08006738 	.word	0x08006738

0800190c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001910:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001912:	e7fe      	b.n	8001912 <Error_Handler+0x6>

08001914 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	2100      	movs	r1, #0
 800191e:	460a      	mov	r2, r1
 8001920:	801a      	strh	r2, [r3, #0]
 8001922:	460a      	mov	r2, r1
 8001924:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001926:	2300      	movs	r3, #0
 8001928:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800192a:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <MX_RTC_Init+0x8c>)
 800192c:	4a1d      	ldr	r2, [pc, #116]	; (80019a4 <MX_RTC_Init+0x90>)
 800192e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001930:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <MX_RTC_Init+0x8c>)
 8001932:	f04f 32ff 	mov.w	r2, #4294967295
 8001936:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001938:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <MX_RTC_Init+0x8c>)
 800193a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800193e:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001940:	4817      	ldr	r0, [pc, #92]	; (80019a0 <MX_RTC_Init+0x8c>)
 8001942:	f001 fe65 	bl	8003610 <HAL_RTC_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 800194c:	f7ff ffde 	bl	800190c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001950:	2300      	movs	r3, #0
 8001952:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001954:	2300      	movs	r3, #0
 8001956:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001958:	2300      	movs	r3, #0
 800195a:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	2201      	movs	r2, #1
 8001960:	4619      	mov	r1, r3
 8001962:	480f      	ldr	r0, [pc, #60]	; (80019a0 <MX_RTC_Init+0x8c>)
 8001964:	f001 feea 	bl	800373c <HAL_RTC_SetTime>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800196e:	f7ff ffcd 	bl	800190c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001972:	2301      	movs	r3, #1
 8001974:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001976:	2301      	movs	r3, #1
 8001978:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 800197a:	2301      	movs	r3, #1
 800197c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800197e:	2300      	movs	r3, #0
 8001980:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001982:	463b      	mov	r3, r7
 8001984:	2201      	movs	r2, #1
 8001986:	4619      	mov	r1, r3
 8001988:	4805      	ldr	r0, [pc, #20]	; (80019a0 <MX_RTC_Init+0x8c>)
 800198a:	f002 f847 	bl	8003a1c <HAL_RTC_SetDate>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001994:	f7ff ffba 	bl	800190c <Error_Handler>
  }

}
 8001998:	bf00      	nop
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000148 	.word	0x20000148
 80019a4:	40002800 	.word	0x40002800

080019a8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0b      	ldr	r2, [pc, #44]	; (80019e4 <HAL_RTC_MspInit+0x3c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d110      	bne.n	80019dc <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80019ba:	f001 f8a3 	bl	8002b04 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <HAL_RTC_MspInit+0x40>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	4a09      	ldr	r2, [pc, #36]	; (80019e8 <HAL_RTC_MspInit+0x40>)
 80019c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80019c8:	61d3      	str	r3, [r2, #28]
 80019ca:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <HAL_RTC_MspInit+0x40>)
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_RTC_MspInit+0x44>)
 80019d8:	2201      	movs	r2, #1
 80019da:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80019dc:	bf00      	nop
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40002800 	.word	0x40002800
 80019e8:	40021000 	.word	0x40021000
 80019ec:	4242043c 	.word	0x4242043c

080019f0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80019f4:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <MX_SPI2_Init+0x64>)
 80019f6:	4a18      	ldr	r2, [pc, #96]	; (8001a58 <MX_SPI2_Init+0x68>)
 80019f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <MX_SPI2_Init+0x64>)
 80019fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a00:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a02:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a20:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a22:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a3c:	220a      	movs	r2, #10
 8001a3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <MX_SPI2_Init+0x64>)
 8001a42:	f002 fb43 	bl	80040cc <HAL_SPI_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001a4c:	f7ff ff5e 	bl	800190c <Error_Handler>
  }

}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	2000015c 	.word	0x2000015c
 8001a58:	40003800 	.word	0x40003800

08001a5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 0310 	add.w	r3, r7, #16
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a16      	ldr	r2, [pc, #88]	; (8001ad0 <HAL_SPI_MspInit+0x74>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d124      	bne.n	8001ac6 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a7c:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <HAL_SPI_MspInit+0x78>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	4a14      	ldr	r2, [pc, #80]	; (8001ad4 <HAL_SPI_MspInit+0x78>)
 8001a82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a86:	61d3      	str	r3, [r2, #28]
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_SPI_MspInit+0x78>)
 8001a8a:	69db      	ldr	r3, [r3, #28]
 8001a8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <HAL_SPI_MspInit+0x78>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a0e      	ldr	r2, [pc, #56]	; (8001ad4 <HAL_SPI_MspInit+0x78>)
 8001a9a:	f043 0308 	orr.w	r3, r3, #8
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <HAL_SPI_MspInit+0x78>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001aac:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ab0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aba:	f107 0310 	add.w	r3, r7, #16
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4805      	ldr	r0, [pc, #20]	; (8001ad8 <HAL_SPI_MspInit+0x7c>)
 8001ac2:	f000 fead 	bl	8002820 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001ac6:	bf00      	nop
 8001ac8:	3720      	adds	r7, #32
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40003800 	.word	0x40003800
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40010c00 	.word	0x40010c00

08001adc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <HAL_MspInit+0x5c>)
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	4a14      	ldr	r2, [pc, #80]	; (8001b38 <HAL_MspInit+0x5c>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6193      	str	r3, [r2, #24]
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <HAL_MspInit+0x5c>)
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <HAL_MspInit+0x5c>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	4a0e      	ldr	r2, [pc, #56]	; (8001b38 <HAL_MspInit+0x5c>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b04:	61d3      	str	r3, [r2, #28]
 8001b06:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <HAL_MspInit+0x5c>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <HAL_MspInit+0x60>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	4a04      	ldr	r2, [pc, #16]	; (8001b3c <HAL_MspInit+0x60>)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40010000 	.word	0x40010000

08001b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <NMI_Handler+0x4>

08001b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4a:	e7fe      	b.n	8001b4a <HardFault_Handler+0x4>

08001b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <MemManage_Handler+0x4>

08001b52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b56:	e7fe      	b.n	8001b56 <BusFault_Handler+0x4>

08001b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b5c:	e7fe      	b.n	8001b5c <UsageFault_Handler+0x4>

08001b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr

08001b76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr

08001b82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b86:	f000 f919 	bl	8001dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b98:	4a14      	ldr	r2, [pc, #80]	; (8001bec <_sbrk+0x5c>)
 8001b9a:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <_sbrk+0x60>)
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d102      	bne.n	8001bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <_sbrk+0x64>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <_sbrk+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <_sbrk+0x64>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d207      	bcs.n	8001bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc0:	f002 ff46 	bl	8004a50 <__errno>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295
 8001bce:	e009      	b.n	8001be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <_sbrk+0x64>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a05      	ldr	r2, [pc, #20]	; (8001bf4 <_sbrk+0x64>)
 8001be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be2:	68fb      	ldr	r3, [r7, #12]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20005000 	.word	0x20005000
 8001bf0:	00000400 	.word	0x00000400
 8001bf4:	200000dc 	.word	0x200000dc
 8001bf8:	20000208 	.word	0x20000208

08001bfc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1c:	463b      	mov	r3, r7
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001c24:	4b1e      	ldr	r3, [pc, #120]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c26:	4a1f      	ldr	r2, [pc, #124]	; (8001ca4 <MX_TIM1_Init+0x9c>)
 8001c28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c30:	4b1b      	ldr	r3, [pc, #108]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c36:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3e:	4b18      	ldr	r3, [pc, #96]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c4a:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c50:	4813      	ldr	r0, [pc, #76]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c52:	f002 fca1 	bl	8004598 <HAL_TIM_Base_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001c5c:	f7ff fe56 	bl	800190c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c66:	f107 0308 	add.w	r3, r7, #8
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	480c      	ldr	r0, [pc, #48]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c6e:	f002 fce2 	bl	8004636 <HAL_TIM_ConfigClockSource>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001c78:	f7ff fe48 	bl	800190c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c84:	463b      	mov	r3, r7
 8001c86:	4619      	mov	r1, r3
 8001c88:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <MX_TIM1_Init+0x98>)
 8001c8a:	f002 fe83 	bl	8004994 <HAL_TIMEx_MasterConfigSynchronization>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c94:	f7ff fe3a 	bl	800190c <Error_Handler>
  }

}
 8001c98:	bf00      	nop
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	200001b4 	.word	0x200001b4
 8001ca4:	40012c00 	.word	0x40012c00

08001ca8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a09      	ldr	r2, [pc, #36]	; (8001cdc <HAL_TIM_Base_MspInit+0x34>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d10b      	bne.n	8001cd2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_TIM_Base_MspInit+0x38>)
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	4a08      	ldr	r2, [pc, #32]	; (8001ce0 <HAL_TIM_Base_MspInit+0x38>)
 8001cc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cc4:	6193      	str	r3, [r2, #24]
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_TIM_Base_MspInit+0x38>)
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	40012c00 	.word	0x40012c00
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ce4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001ce6:	e003      	b.n	8001cf0 <LoopCopyDataInit>

08001ce8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001cea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001cec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001cee:	3104      	adds	r1, #4

08001cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001cf0:	480a      	ldr	r0, [pc, #40]	; (8001d1c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001cf4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001cf6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001cf8:	d3f6      	bcc.n	8001ce8 <CopyDataInit>
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001cfc:	e002      	b.n	8001d04 <LoopFillZerobss>

08001cfe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d00:	f842 3b04 	str.w	r3, [r2], #4

08001d04 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d04:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d06:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d08:	d3f9      	bcc.n	8001cfe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d0a:	f7ff ff77 	bl	8001bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f002 fea5 	bl	8004a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d12:	f7ff fb91 	bl	8001438 <main>
  bx lr
 8001d16:	4770      	bx	lr
  ldr r3, =_sidata
 8001d18:	080078d0 	.word	0x080078d0
  ldr r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d20:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8001d24:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8001d28:	20000204 	.word	0x20000204

08001d2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_2_IRQHandler>
	...

08001d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <HAL_Init+0x28>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a07      	ldr	r2, [pc, #28]	; (8001d58 <HAL_Init+0x28>)
 8001d3a:	f043 0310 	orr.w	r3, r3, #16
 8001d3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f000 fd39 	bl	80027b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d46:	2000      	movs	r0, #0
 8001d48:	f000 f808 	bl	8001d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d4c:	f7ff fec6 	bl	8001adc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40022000 	.word	0x40022000

08001d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_InitTick+0x54>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_InitTick+0x58>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 fd43 	bl	8002806 <HAL_SYSTICK_Config>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00e      	b.n	8001da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b0f      	cmp	r3, #15
 8001d8e:	d80a      	bhi.n	8001da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d90:	2200      	movs	r2, #0
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	f000 fd19 	bl	80027ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d9c:	4a06      	ldr	r2, [pc, #24]	; (8001db8 <HAL_InitTick+0x5c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e000      	b.n	8001da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000008 	.word	0x20000008
 8001db4:	20000010 	.word	0x20000010
 8001db8:	2000000c 	.word	0x2000000c

08001dbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <HAL_IncTick+0x1c>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_IncTick+0x20>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a03      	ldr	r2, [pc, #12]	; (8001ddc <HAL_IncTick+0x20>)
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr
 8001dd8:	20000010 	.word	0x20000010
 8001ddc:	200001fc 	.word	0x200001fc

08001de0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return uwTick;
 8001de4:	4b02      	ldr	r3, [pc, #8]	; (8001df0 <HAL_GetTick+0x10>)
 8001de6:	681b      	ldr	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	200001fc 	.word	0x200001fc

08001df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dfc:	f7ff fff0 	bl	8001de0 <HAL_GetTick>
 8001e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0c:	d005      	beq.n	8001e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <HAL_Delay+0x40>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4413      	add	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e1a:	bf00      	nop
 8001e1c:	f7ff ffe0 	bl	8001de0 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d8f7      	bhi.n	8001e1c <HAL_Delay+0x28>
  {
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000010 	.word	0x20000010

08001e38 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e40:	2300      	movs	r3, #0
 8001e42:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e0be      	b.n	8001fd8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d109      	bne.n	8001e7c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f7ff fa4a 	bl	8001310 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f000 fbb1 	bl	80025e4 <ADC_ConversionStop_Disable>
 8001e82:	4603      	mov	r3, r0
 8001e84:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8a:	f003 0310 	and.w	r3, r3, #16
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f040 8099 	bne.w	8001fc6 <HAL_ADC_Init+0x18e>
 8001e94:	7dfb      	ldrb	r3, [r7, #23]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 8095 	bne.w	8001fc6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ea4:	f023 0302 	bic.w	r3, r3, #2
 8001ea8:	f043 0202 	orr.w	r2, r3, #2
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eb8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	7b1b      	ldrb	r3, [r3, #12]
 8001ebe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ec0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ed0:	d003      	beq.n	8001eda <HAL_ADC_Init+0xa2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d102      	bne.n	8001ee0 <HAL_ADC_Init+0xa8>
 8001eda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ede:	e000      	b.n	8001ee2 <HAL_ADC_Init+0xaa>
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	7d1b      	ldrb	r3, [r3, #20]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d119      	bne.n	8001f24 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	7b1b      	ldrb	r3, [r3, #12]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d109      	bne.n	8001f0c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	035a      	lsls	r2, r3, #13
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	e00b      	b.n	8001f24 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f10:	f043 0220 	orr.w	r2, r3, #32
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1c:	f043 0201 	orr.w	r2, r3, #1
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	4b28      	ldr	r3, [pc, #160]	; (8001fe0 <HAL_ADC_Init+0x1a8>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	68b9      	ldr	r1, [r7, #8]
 8001f48:	430b      	orrs	r3, r1
 8001f4a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f54:	d003      	beq.n	8001f5e <HAL_ADC_Init+0x126>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d104      	bne.n	8001f68 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	051b      	lsls	r3, r3, #20
 8001f66:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_ADC_Init+0x1ac>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	68ba      	ldr	r2, [r7, #8]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d10b      	bne.n	8001fa4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	f023 0303 	bic.w	r3, r3, #3
 8001f9a:	f043 0201 	orr.w	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fa2:	e018      	b.n	8001fd6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa8:	f023 0312 	bic.w	r3, r3, #18
 8001fac:	f043 0210 	orr.w	r2, r3, #16
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb8:	f043 0201 	orr.w	r2, r3, #1
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fc4:	e007      	b.n	8001fd6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	f043 0210 	orr.w	r2, r3, #16
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	ffe1f7fd 	.word	0xffe1f7fd
 8001fe4:	ff1f0efe 	.word	0xff1f0efe

08001fe8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <HAL_ADC_Start+0x1a>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e098      	b.n	8002134 <HAL_ADC_Start+0x14c>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 fa98 	bl	8002540 <ADC_Enable>
 8002010:	4603      	mov	r3, r0
 8002012:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	f040 8087 	bne.w	800212a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002020:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002024:	f023 0301 	bic.w	r3, r3, #1
 8002028:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a41      	ldr	r2, [pc, #260]	; (800213c <HAL_ADC_Start+0x154>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d105      	bne.n	8002046 <HAL_ADC_Start+0x5e>
 800203a:	4b41      	ldr	r3, [pc, #260]	; (8002140 <HAL_ADC_Start+0x158>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d115      	bne.n	8002072 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800205c:	2b00      	cmp	r3, #0
 800205e:	d026      	beq.n	80020ae <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002064:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002068:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002070:	e01d      	b.n	80020ae <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002076:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a2f      	ldr	r2, [pc, #188]	; (8002140 <HAL_ADC_Start+0x158>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d004      	beq.n	8002092 <HAL_ADC_Start+0xaa>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a2b      	ldr	r2, [pc, #172]	; (800213c <HAL_ADC_Start+0x154>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10d      	bne.n	80020ae <HAL_ADC_Start+0xc6>
 8002092:	4b2b      	ldr	r3, [pc, #172]	; (8002140 <HAL_ADC_Start+0x158>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800209a:	2b00      	cmp	r3, #0
 800209c:	d007      	beq.n	80020ae <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d006      	beq.n	80020c8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020be:	f023 0206 	bic.w	r2, r3, #6
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020c6:	e002      	b.n	80020ce <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f06f 0202 	mvn.w	r2, #2
 80020de:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020ea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020ee:	d113      	bne.n	8002118 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020f4:	4a11      	ldr	r2, [pc, #68]	; (800213c <HAL_ADC_Start+0x154>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d105      	bne.n	8002106 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80020fa:	4b11      	ldr	r3, [pc, #68]	; (8002140 <HAL_ADC_Start+0x158>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002102:	2b00      	cmp	r3, #0
 8002104:	d108      	bne.n	8002118 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002114:	609a      	str	r2, [r3, #8]
 8002116:	e00c      	b.n	8002132 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	e003      	b.n	8002132 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002132:	7bfb      	ldrb	r3, [r7, #15]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40012800 	.word	0x40012800
 8002140:	40012400 	.word	0x40012400

08002144 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b087      	sub	sp, #28
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800215a:	f7ff fe41 	bl	8001de0 <HAL_GetTick>
 800215e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00b      	beq.n	8002186 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002172:	f043 0220 	orr.w	r2, r3, #32
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e0c8      	b.n	8002318 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002190:	2b00      	cmp	r3, #0
 8002192:	d12a      	bne.n	80021ea <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d123      	bne.n	80021ea <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021a2:	e01a      	b.n	80021da <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021aa:	d016      	beq.n	80021da <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d007      	beq.n	80021c2 <HAL_ADC_PollForConversion+0x7e>
 80021b2:	f7ff fe15 	bl	8001de0 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d20b      	bcs.n	80021da <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c6:	f043 0204 	orr.w	r2, r3, #4
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e09e      	b.n	8002318 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0dd      	beq.n	80021a4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021e8:	e06c      	b.n	80022c4 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80021ea:	4b4d      	ldr	r3, [pc, #308]	; (8002320 <HAL_ADC_PollForConversion+0x1dc>)
 80021ec:	681c      	ldr	r4, [r3, #0]
 80021ee:	2002      	movs	r0, #2
 80021f0:	f001 f952 	bl	8003498 <HAL_RCCEx_GetPeriphCLKFreq>
 80021f4:	4603      	mov	r3, r0
 80021f6:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6919      	ldr	r1, [r3, #16]
 8002200:	4b48      	ldr	r3, [pc, #288]	; (8002324 <HAL_ADC_PollForConversion+0x1e0>)
 8002202:	400b      	ands	r3, r1
 8002204:	2b00      	cmp	r3, #0
 8002206:	d118      	bne.n	800223a <HAL_ADC_PollForConversion+0xf6>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68d9      	ldr	r1, [r3, #12]
 800220e:	4b46      	ldr	r3, [pc, #280]	; (8002328 <HAL_ADC_PollForConversion+0x1e4>)
 8002210:	400b      	ands	r3, r1
 8002212:	2b00      	cmp	r3, #0
 8002214:	d111      	bne.n	800223a <HAL_ADC_PollForConversion+0xf6>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6919      	ldr	r1, [r3, #16]
 800221c:	4b43      	ldr	r3, [pc, #268]	; (800232c <HAL_ADC_PollForConversion+0x1e8>)
 800221e:	400b      	ands	r3, r1
 8002220:	2b00      	cmp	r3, #0
 8002222:	d108      	bne.n	8002236 <HAL_ADC_PollForConversion+0xf2>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68d9      	ldr	r1, [r3, #12]
 800222a:	4b41      	ldr	r3, [pc, #260]	; (8002330 <HAL_ADC_PollForConversion+0x1ec>)
 800222c:	400b      	ands	r3, r1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_ADC_PollForConversion+0xf2>
 8002232:	2314      	movs	r3, #20
 8002234:	e020      	b.n	8002278 <HAL_ADC_PollForConversion+0x134>
 8002236:	2329      	movs	r3, #41	; 0x29
 8002238:	e01e      	b.n	8002278 <HAL_ADC_PollForConversion+0x134>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6919      	ldr	r1, [r3, #16]
 8002240:	4b3a      	ldr	r3, [pc, #232]	; (800232c <HAL_ADC_PollForConversion+0x1e8>)
 8002242:	400b      	ands	r3, r1
 8002244:	2b00      	cmp	r3, #0
 8002246:	d106      	bne.n	8002256 <HAL_ADC_PollForConversion+0x112>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68d9      	ldr	r1, [r3, #12]
 800224e:	4b38      	ldr	r3, [pc, #224]	; (8002330 <HAL_ADC_PollForConversion+0x1ec>)
 8002250:	400b      	ands	r3, r1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d00d      	beq.n	8002272 <HAL_ADC_PollForConversion+0x12e>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6919      	ldr	r1, [r3, #16]
 800225c:	4b35      	ldr	r3, [pc, #212]	; (8002334 <HAL_ADC_PollForConversion+0x1f0>)
 800225e:	400b      	ands	r3, r1
 8002260:	2b00      	cmp	r3, #0
 8002262:	d108      	bne.n	8002276 <HAL_ADC_PollForConversion+0x132>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68d9      	ldr	r1, [r3, #12]
 800226a:	4b32      	ldr	r3, [pc, #200]	; (8002334 <HAL_ADC_PollForConversion+0x1f0>)
 800226c:	400b      	ands	r3, r1
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_ADC_PollForConversion+0x132>
 8002272:	2354      	movs	r3, #84	; 0x54
 8002274:	e000      	b.n	8002278 <HAL_ADC_PollForConversion+0x134>
 8002276:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002278:	fb02 f303 	mul.w	r3, r2, r3
 800227c:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800227e:	e01d      	b.n	80022bc <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002286:	d016      	beq.n	80022b6 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d007      	beq.n	800229e <HAL_ADC_PollForConversion+0x15a>
 800228e:	f7ff fda7 	bl	8001de0 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d20b      	bcs.n	80022b6 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a2:	f043 0204 	orr.w	r2, r3, #4
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e030      	b.n	8002318 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	3301      	adds	r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d8dd      	bhi.n	8002280 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f06f 0212 	mvn.w	r2, #18
 80022cc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80022e4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022e8:	d115      	bne.n	8002316 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d111      	bne.n	8002316 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002302:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d105      	bne.n	8002316 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	f043 0201 	orr.w	r2, r3, #1
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	371c      	adds	r7, #28
 800231c:	46bd      	mov	sp, r7
 800231e:	bd90      	pop	{r4, r7, pc}
 8002320:	20000008 	.word	0x20000008
 8002324:	24924924 	.word	0x24924924
 8002328:	00924924 	.word	0x00924924
 800232c:	12492492 	.word	0x12492492
 8002330:	00492492 	.word	0x00492492
 8002334:	00249249 	.word	0x00249249

08002338 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x20>
 800236c:	2302      	movs	r3, #2
 800236e:	e0dc      	b.n	800252a <HAL_ADC_ConfigChannel+0x1da>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b06      	cmp	r3, #6
 800237e:	d81c      	bhi.n	80023ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	3b05      	subs	r3, #5
 8002392:	221f      	movs	r2, #31
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	4019      	ands	r1, r3
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	3b05      	subs	r3, #5
 80023ac:	fa00 f203 	lsl.w	r2, r0, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	635a      	str	r2, [r3, #52]	; 0x34
 80023b8:	e03c      	b.n	8002434 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b0c      	cmp	r3, #12
 80023c0:	d81c      	bhi.n	80023fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	3b23      	subs	r3, #35	; 0x23
 80023d4:	221f      	movs	r2, #31
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	4019      	ands	r1, r3
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	3b23      	subs	r3, #35	; 0x23
 80023ee:	fa00 f203 	lsl.w	r2, r0, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	631a      	str	r2, [r3, #48]	; 0x30
 80023fa:	e01b      	b.n	8002434 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	3b41      	subs	r3, #65	; 0x41
 800240e:	221f      	movs	r2, #31
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43db      	mvns	r3, r3
 8002416:	4019      	ands	r1, r3
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	6818      	ldr	r0, [r3, #0]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	3b41      	subs	r3, #65	; 0x41
 8002428:	fa00 f203 	lsl.w	r2, r0, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b09      	cmp	r3, #9
 800243a:	d91c      	bls.n	8002476 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68d9      	ldr	r1, [r3, #12]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	4613      	mov	r3, r2
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4413      	add	r3, r2
 800244c:	3b1e      	subs	r3, #30
 800244e:	2207      	movs	r2, #7
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	4019      	ands	r1, r3
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	6898      	ldr	r0, [r3, #8]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4413      	add	r3, r2
 8002466:	3b1e      	subs	r3, #30
 8002468:	fa00 f203 	lsl.w	r2, r0, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	430a      	orrs	r2, r1
 8002472:	60da      	str	r2, [r3, #12]
 8002474:	e019      	b.n	80024aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6919      	ldr	r1, [r3, #16]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4613      	mov	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4413      	add	r3, r2
 8002486:	2207      	movs	r2, #7
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	4019      	ands	r1, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	6898      	ldr	r0, [r3, #8]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4613      	mov	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4413      	add	r3, r2
 800249e:	fa00 f203 	lsl.w	r2, r0, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b10      	cmp	r3, #16
 80024b0:	d003      	beq.n	80024ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024b6:	2b11      	cmp	r3, #17
 80024b8:	d132      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a1d      	ldr	r2, [pc, #116]	; (8002534 <HAL_ADC_ConfigChannel+0x1e4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d125      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d126      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80024e0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d11a      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024ea:	4b13      	ldr	r3, [pc, #76]	; (8002538 <HAL_ADC_ConfigChannel+0x1e8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a13      	ldr	r2, [pc, #76]	; (800253c <HAL_ADC_ConfigChannel+0x1ec>)
 80024f0:	fba2 2303 	umull	r2, r3, r2, r3
 80024f4:	0c9a      	lsrs	r2, r3, #18
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002500:	e002      	b.n	8002508 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	3b01      	subs	r3, #1
 8002506:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f9      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x1b2>
 800250e:	e007      	b.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	f043 0220 	orr.w	r2, r3, #32
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	40012400 	.word	0x40012400
 8002538:	20000008 	.word	0x20000008
 800253c:	431bde83 	.word	0x431bde83

08002540 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800254c:	2300      	movs	r3, #0
 800254e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b01      	cmp	r3, #1
 800255c:	d039      	beq.n	80025d2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 0201 	orr.w	r2, r2, #1
 800256c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800256e:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <ADC_Enable+0x9c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a1b      	ldr	r2, [pc, #108]	; (80025e0 <ADC_Enable+0xa0>)
 8002574:	fba2 2303 	umull	r2, r3, r2, r3
 8002578:	0c9b      	lsrs	r3, r3, #18
 800257a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800257c:	e002      	b.n	8002584 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3b01      	subs	r3, #1
 8002582:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f9      	bne.n	800257e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800258a:	f7ff fc29 	bl	8001de0 <HAL_GetTick>
 800258e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002590:	e018      	b.n	80025c4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002592:	f7ff fc25 	bl	8001de0 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d911      	bls.n	80025c4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	f043 0210 	orr.w	r2, r3, #16
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b0:	f043 0201 	orr.w	r2, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e007      	b.n	80025d4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d1df      	bne.n	8002592 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000008 	.word	0x20000008
 80025e0:	431bde83 	.word	0x431bde83

080025e4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d127      	bne.n	800264e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0201 	bic.w	r2, r2, #1
 800260c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800260e:	f7ff fbe7 	bl	8001de0 <HAL_GetTick>
 8002612:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002614:	e014      	b.n	8002640 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002616:	f7ff fbe3 	bl	8001de0 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d90d      	bls.n	8002640 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002628:	f043 0210 	orr.w	r2, r3, #16
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002634:	f043 0201 	orr.w	r2, r3, #1
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e007      	b.n	8002650 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b01      	cmp	r3, #1
 800264c:	d0e3      	beq.n	8002616 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002668:	4b0c      	ldr	r3, [pc, #48]	; (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002674:	4013      	ands	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268a:	4a04      	ldr	r2, [pc, #16]	; (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	60d3      	str	r3, [r2, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a4:	4b04      	ldr	r3, [pc, #16]	; (80026b8 <__NVIC_GetPriorityGrouping+0x18>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	0a1b      	lsrs	r3, r3, #8
 80026aa:	f003 0307 	and.w	r3, r3, #7
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	6039      	str	r1, [r7, #0]
 80026c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	db0a      	blt.n	80026e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	490c      	ldr	r1, [pc, #48]	; (8002708 <__NVIC_SetPriority+0x4c>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	0112      	lsls	r2, r2, #4
 80026dc:	b2d2      	uxtb	r2, r2
 80026de:	440b      	add	r3, r1
 80026e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e4:	e00a      	b.n	80026fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	4908      	ldr	r1, [pc, #32]	; (800270c <__NVIC_SetPriority+0x50>)
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	f003 030f 	and.w	r3, r3, #15
 80026f2:	3b04      	subs	r3, #4
 80026f4:	0112      	lsls	r2, r2, #4
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	440b      	add	r3, r1
 80026fa:	761a      	strb	r2, [r3, #24]
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	e000e100 	.word	0xe000e100
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002710:	b480      	push	{r7}
 8002712:	b089      	sub	sp, #36	; 0x24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f1c3 0307 	rsb	r3, r3, #7
 800272a:	2b04      	cmp	r3, #4
 800272c:	bf28      	it	cs
 800272e:	2304      	movcs	r3, #4
 8002730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3304      	adds	r3, #4
 8002736:	2b06      	cmp	r3, #6
 8002738:	d902      	bls.n	8002740 <NVIC_EncodePriority+0x30>
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3b03      	subs	r3, #3
 800273e:	e000      	b.n	8002742 <NVIC_EncodePriority+0x32>
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002744:	f04f 32ff 	mov.w	r2, #4294967295
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43da      	mvns	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	401a      	ands	r2, r3
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002758:	f04f 31ff 	mov.w	r1, #4294967295
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	fa01 f303 	lsl.w	r3, r1, r3
 8002762:	43d9      	mvns	r1, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002768:	4313      	orrs	r3, r2
         );
}
 800276a:	4618      	mov	r0, r3
 800276c:	3724      	adds	r7, #36	; 0x24
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr

08002774 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3b01      	subs	r3, #1
 8002780:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002784:	d301      	bcc.n	800278a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002786:	2301      	movs	r3, #1
 8002788:	e00f      	b.n	80027aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800278a:	4a0a      	ldr	r2, [pc, #40]	; (80027b4 <SysTick_Config+0x40>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3b01      	subs	r3, #1
 8002790:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002792:	210f      	movs	r1, #15
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f7ff ff90 	bl	80026bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <SysTick_Config+0x40>)
 800279e:	2200      	movs	r2, #0
 80027a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027a2:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <SysTick_Config+0x40>)
 80027a4:	2207      	movs	r2, #7
 80027a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	e000e010 	.word	0xe000e010

080027b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff ff49 	bl	8002658 <__NVIC_SetPriorityGrouping>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b086      	sub	sp, #24
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	4603      	mov	r3, r0
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	607a      	str	r2, [r7, #4]
 80027da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027e0:	f7ff ff5e 	bl	80026a0 <__NVIC_GetPriorityGrouping>
 80027e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	68b9      	ldr	r1, [r7, #8]
 80027ea:	6978      	ldr	r0, [r7, #20]
 80027ec:	f7ff ff90 	bl	8002710 <NVIC_EncodePriority>
 80027f0:	4602      	mov	r2, r0
 80027f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027f6:	4611      	mov	r1, r2
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff ff5f 	bl	80026bc <__NVIC_SetPriority>
}
 80027fe:	bf00      	nop
 8002800:	3718      	adds	r7, #24
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b082      	sub	sp, #8
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff ffb0 	bl	8002774 <SysTick_Config>
 8002814:	4603      	mov	r3, r0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
	...

08002820 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002820:	b480      	push	{r7}
 8002822:	b08b      	sub	sp, #44	; 0x2c
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800282a:	2300      	movs	r3, #0
 800282c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800282e:	2300      	movs	r3, #0
 8002830:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002832:	e127      	b.n	8002a84 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002834:	2201      	movs	r2, #1
 8002836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	69fa      	ldr	r2, [r7, #28]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	429a      	cmp	r2, r3
 800284e:	f040 8116 	bne.w	8002a7e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b12      	cmp	r3, #18
 8002858:	d034      	beq.n	80028c4 <HAL_GPIO_Init+0xa4>
 800285a:	2b12      	cmp	r3, #18
 800285c:	d80d      	bhi.n	800287a <HAL_GPIO_Init+0x5a>
 800285e:	2b02      	cmp	r3, #2
 8002860:	d02b      	beq.n	80028ba <HAL_GPIO_Init+0x9a>
 8002862:	2b02      	cmp	r3, #2
 8002864:	d804      	bhi.n	8002870 <HAL_GPIO_Init+0x50>
 8002866:	2b00      	cmp	r3, #0
 8002868:	d031      	beq.n	80028ce <HAL_GPIO_Init+0xae>
 800286a:	2b01      	cmp	r3, #1
 800286c:	d01c      	beq.n	80028a8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800286e:	e048      	b.n	8002902 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002870:	2b03      	cmp	r3, #3
 8002872:	d043      	beq.n	80028fc <HAL_GPIO_Init+0xdc>
 8002874:	2b11      	cmp	r3, #17
 8002876:	d01b      	beq.n	80028b0 <HAL_GPIO_Init+0x90>
          break;
 8002878:	e043      	b.n	8002902 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800287a:	4a89      	ldr	r2, [pc, #548]	; (8002aa0 <HAL_GPIO_Init+0x280>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d026      	beq.n	80028ce <HAL_GPIO_Init+0xae>
 8002880:	4a87      	ldr	r2, [pc, #540]	; (8002aa0 <HAL_GPIO_Init+0x280>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d806      	bhi.n	8002894 <HAL_GPIO_Init+0x74>
 8002886:	4a87      	ldr	r2, [pc, #540]	; (8002aa4 <HAL_GPIO_Init+0x284>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d020      	beq.n	80028ce <HAL_GPIO_Init+0xae>
 800288c:	4a86      	ldr	r2, [pc, #536]	; (8002aa8 <HAL_GPIO_Init+0x288>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d01d      	beq.n	80028ce <HAL_GPIO_Init+0xae>
          break;
 8002892:	e036      	b.n	8002902 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002894:	4a85      	ldr	r2, [pc, #532]	; (8002aac <HAL_GPIO_Init+0x28c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d019      	beq.n	80028ce <HAL_GPIO_Init+0xae>
 800289a:	4a85      	ldr	r2, [pc, #532]	; (8002ab0 <HAL_GPIO_Init+0x290>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d016      	beq.n	80028ce <HAL_GPIO_Init+0xae>
 80028a0:	4a84      	ldr	r2, [pc, #528]	; (8002ab4 <HAL_GPIO_Init+0x294>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d013      	beq.n	80028ce <HAL_GPIO_Init+0xae>
          break;
 80028a6:	e02c      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	623b      	str	r3, [r7, #32]
          break;
 80028ae:	e028      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	3304      	adds	r3, #4
 80028b6:	623b      	str	r3, [r7, #32]
          break;
 80028b8:	e023      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	3308      	adds	r3, #8
 80028c0:	623b      	str	r3, [r7, #32]
          break;
 80028c2:	e01e      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	330c      	adds	r3, #12
 80028ca:	623b      	str	r3, [r7, #32]
          break;
 80028cc:	e019      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028d6:	2304      	movs	r3, #4
 80028d8:	623b      	str	r3, [r7, #32]
          break;
 80028da:	e012      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d105      	bne.n	80028f0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028e4:	2308      	movs	r3, #8
 80028e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69fa      	ldr	r2, [r7, #28]
 80028ec:	611a      	str	r2, [r3, #16]
          break;
 80028ee:	e008      	b.n	8002902 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028f0:	2308      	movs	r3, #8
 80028f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	615a      	str	r2, [r3, #20]
          break;
 80028fa:	e002      	b.n	8002902 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028fc:	2300      	movs	r3, #0
 80028fe:	623b      	str	r3, [r7, #32]
          break;
 8002900:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	2bff      	cmp	r3, #255	; 0xff
 8002906:	d801      	bhi.n	800290c <HAL_GPIO_Init+0xec>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	e001      	b.n	8002910 <HAL_GPIO_Init+0xf0>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3304      	adds	r3, #4
 8002910:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2bff      	cmp	r3, #255	; 0xff
 8002916:	d802      	bhi.n	800291e <HAL_GPIO_Init+0xfe>
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	e002      	b.n	8002924 <HAL_GPIO_Init+0x104>
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	3b08      	subs	r3, #8
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	210f      	movs	r1, #15
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	401a      	ands	r2, r3
 8002936:	6a39      	ldr	r1, [r7, #32]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	fa01 f303 	lsl.w	r3, r1, r3
 800293e:	431a      	orrs	r2, r3
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 8096 	beq.w	8002a7e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002952:	4b59      	ldr	r3, [pc, #356]	; (8002ab8 <HAL_GPIO_Init+0x298>)
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	4a58      	ldr	r2, [pc, #352]	; (8002ab8 <HAL_GPIO_Init+0x298>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	6193      	str	r3, [r2, #24]
 800295e:	4b56      	ldr	r3, [pc, #344]	; (8002ab8 <HAL_GPIO_Init+0x298>)
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	60bb      	str	r3, [r7, #8]
 8002968:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800296a:	4a54      	ldr	r2, [pc, #336]	; (8002abc <HAL_GPIO_Init+0x29c>)
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	089b      	lsrs	r3, r3, #2
 8002970:	3302      	adds	r3, #2
 8002972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002976:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	220f      	movs	r2, #15
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43db      	mvns	r3, r3
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	4013      	ands	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a4b      	ldr	r2, [pc, #300]	; (8002ac0 <HAL_GPIO_Init+0x2a0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d013      	beq.n	80029be <HAL_GPIO_Init+0x19e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a4a      	ldr	r2, [pc, #296]	; (8002ac4 <HAL_GPIO_Init+0x2a4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d00d      	beq.n	80029ba <HAL_GPIO_Init+0x19a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a49      	ldr	r2, [pc, #292]	; (8002ac8 <HAL_GPIO_Init+0x2a8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d007      	beq.n	80029b6 <HAL_GPIO_Init+0x196>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a48      	ldr	r2, [pc, #288]	; (8002acc <HAL_GPIO_Init+0x2ac>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d101      	bne.n	80029b2 <HAL_GPIO_Init+0x192>
 80029ae:	2303      	movs	r3, #3
 80029b0:	e006      	b.n	80029c0 <HAL_GPIO_Init+0x1a0>
 80029b2:	2304      	movs	r3, #4
 80029b4:	e004      	b.n	80029c0 <HAL_GPIO_Init+0x1a0>
 80029b6:	2302      	movs	r3, #2
 80029b8:	e002      	b.n	80029c0 <HAL_GPIO_Init+0x1a0>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <HAL_GPIO_Init+0x1a0>
 80029be:	2300      	movs	r3, #0
 80029c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029c2:	f002 0203 	and.w	r2, r2, #3
 80029c6:	0092      	lsls	r2, r2, #2
 80029c8:	4093      	lsls	r3, r2
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029d0:	493a      	ldr	r1, [pc, #232]	; (8002abc <HAL_GPIO_Init+0x29c>)
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	089b      	lsrs	r3, r3, #2
 80029d6:	3302      	adds	r3, #2
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d006      	beq.n	80029f8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029ea:	4b39      	ldr	r3, [pc, #228]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	4938      	ldr	r1, [pc, #224]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	600b      	str	r3, [r1, #0]
 80029f6:	e006      	b.n	8002a06 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029f8:	4b35      	ldr	r3, [pc, #212]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	43db      	mvns	r3, r3
 8002a00:	4933      	ldr	r1, [pc, #204]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a02:	4013      	ands	r3, r2
 8002a04:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d006      	beq.n	8002a20 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a12:	4b2f      	ldr	r3, [pc, #188]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	492e      	ldr	r1, [pc, #184]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	604b      	str	r3, [r1, #4]
 8002a1e:	e006      	b.n	8002a2e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a20:	4b2b      	ldr	r3, [pc, #172]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	43db      	mvns	r3, r3
 8002a28:	4929      	ldr	r1, [pc, #164]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d006      	beq.n	8002a48 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a3a:	4b25      	ldr	r3, [pc, #148]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	4924      	ldr	r1, [pc, #144]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	608b      	str	r3, [r1, #8]
 8002a46:	e006      	b.n	8002a56 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a48:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	491f      	ldr	r1, [pc, #124]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d006      	beq.n	8002a70 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a62:	4b1b      	ldr	r3, [pc, #108]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	491a      	ldr	r1, [pc, #104]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	60cb      	str	r3, [r1, #12]
 8002a6e:	e006      	b.n	8002a7e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a70:	4b17      	ldr	r3, [pc, #92]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	43db      	mvns	r3, r3
 8002a78:	4915      	ldr	r1, [pc, #84]	; (8002ad0 <HAL_GPIO_Init+0x2b0>)
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	3301      	adds	r3, #1
 8002a82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f47f aed0 	bne.w	8002834 <HAL_GPIO_Init+0x14>
  }
}
 8002a94:	bf00      	nop
 8002a96:	372c      	adds	r7, #44	; 0x2c
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	10210000 	.word	0x10210000
 8002aa4:	10110000 	.word	0x10110000
 8002aa8:	10120000 	.word	0x10120000
 8002aac:	10310000 	.word	0x10310000
 8002ab0:	10320000 	.word	0x10320000
 8002ab4:	10220000 	.word	0x10220000
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	40010000 	.word	0x40010000
 8002ac0:	40010800 	.word	0x40010800
 8002ac4:	40010c00 	.word	0x40010c00
 8002ac8:	40011000 	.word	0x40011000
 8002acc:	40011400 	.word	0x40011400
 8002ad0:	40010400 	.word	0x40010400

08002ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	460b      	mov	r3, r1
 8002ade:	807b      	strh	r3, [r7, #2]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ae4:	787b      	ldrb	r3, [r7, #1]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aea:	887a      	ldrh	r2, [r7, #2]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002af0:	e003      	b.n	8002afa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002af2:	887b      	ldrh	r3, [r7, #2]
 8002af4:	041a      	lsls	r2, r3, #16
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	611a      	str	r2, [r3, #16]
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]
}
 8002b0e:	bf00      	nop
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bc80      	pop	{r7}
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	420e0020 	.word	0x420e0020

08002b1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e26c      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 8087 	beq.w	8002c4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b3c:	4b92      	ldr	r3, [pc, #584]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f003 030c 	and.w	r3, r3, #12
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d00c      	beq.n	8002b62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b48:	4b8f      	ldr	r3, [pc, #572]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 030c 	and.w	r3, r3, #12
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d112      	bne.n	8002b7a <HAL_RCC_OscConfig+0x5e>
 8002b54:	4b8c      	ldr	r3, [pc, #560]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b60:	d10b      	bne.n	8002b7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b62:	4b89      	ldr	r3, [pc, #548]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d06c      	beq.n	8002c48 <HAL_RCC_OscConfig+0x12c>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d168      	bne.n	8002c48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e246      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b82:	d106      	bne.n	8002b92 <HAL_RCC_OscConfig+0x76>
 8002b84:	4b80      	ldr	r3, [pc, #512]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a7f      	ldr	r2, [pc, #508]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	e02e      	b.n	8002bf0 <HAL_RCC_OscConfig+0xd4>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10c      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x98>
 8002b9a:	4b7b      	ldr	r3, [pc, #492]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a7a      	ldr	r2, [pc, #488]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	4b78      	ldr	r3, [pc, #480]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a77      	ldr	r2, [pc, #476]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	e01d      	b.n	8002bf0 <HAL_RCC_OscConfig+0xd4>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bbc:	d10c      	bne.n	8002bd8 <HAL_RCC_OscConfig+0xbc>
 8002bbe:	4b72      	ldr	r3, [pc, #456]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a71      	ldr	r2, [pc, #452]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	4b6f      	ldr	r3, [pc, #444]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a6e      	ldr	r2, [pc, #440]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	e00b      	b.n	8002bf0 <HAL_RCC_OscConfig+0xd4>
 8002bd8:	4b6b      	ldr	r3, [pc, #428]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a6a      	ldr	r2, [pc, #424]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	4b68      	ldr	r3, [pc, #416]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a67      	ldr	r2, [pc, #412]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002bea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d013      	beq.n	8002c20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf8:	f7ff f8f2 	bl	8001de0 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c00:	f7ff f8ee 	bl	8001de0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b64      	cmp	r3, #100	; 0x64
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e1fa      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	4b5d      	ldr	r3, [pc, #372]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0xe4>
 8002c1e:	e014      	b.n	8002c4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7ff f8de 	bl	8001de0 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c28:	f7ff f8da 	bl	8001de0 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b64      	cmp	r3, #100	; 0x64
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e1e6      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c3a:	4b53      	ldr	r3, [pc, #332]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x10c>
 8002c46:	e000      	b.n	8002c4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d063      	beq.n	8002d1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c56:	4b4c      	ldr	r3, [pc, #304]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00b      	beq.n	8002c7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c62:	4b49      	ldr	r3, [pc, #292]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f003 030c 	and.w	r3, r3, #12
 8002c6a:	2b08      	cmp	r3, #8
 8002c6c:	d11c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x18c>
 8002c6e:	4b46      	ldr	r3, [pc, #280]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d116      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c7a:	4b43      	ldr	r3, [pc, #268]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d005      	beq.n	8002c92 <HAL_RCC_OscConfig+0x176>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d001      	beq.n	8002c92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e1ba      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c92:	4b3d      	ldr	r3, [pc, #244]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	4939      	ldr	r1, [pc, #228]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ca6:	e03a      	b.n	8002d1e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d020      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cb0:	4b36      	ldr	r3, [pc, #216]	; (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb6:	f7ff f893 	bl	8001de0 <HAL_GetTick>
 8002cba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbc:	e008      	b.n	8002cd0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cbe:	f7ff f88f 	bl	8001de0 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d901      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e19b      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd0:	4b2d      	ldr	r3, [pc, #180]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d0f0      	beq.n	8002cbe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cdc:	4b2a      	ldr	r3, [pc, #168]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	4927      	ldr	r1, [pc, #156]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	600b      	str	r3, [r1, #0]
 8002cf0:	e015      	b.n	8002d1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cf2:	4b26      	ldr	r3, [pc, #152]	; (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf8:	f7ff f872 	bl	8001de0 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d00:	f7ff f86e 	bl	8001de0 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e17a      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d12:	4b1d      	ldr	r3, [pc, #116]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d03a      	beq.n	8002da0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d019      	beq.n	8002d66 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d32:	4b17      	ldr	r3, [pc, #92]	; (8002d90 <HAL_RCC_OscConfig+0x274>)
 8002d34:	2201      	movs	r2, #1
 8002d36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d38:	f7ff f852 	bl	8001de0 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d40:	f7ff f84e 	bl	8001de0 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e15a      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d52:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <HAL_RCC_OscConfig+0x26c>)
 8002d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0f0      	beq.n	8002d40 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d5e:	2001      	movs	r0, #1
 8002d60:	f000 fac6 	bl	80032f0 <RCC_Delay>
 8002d64:	e01c      	b.n	8002da0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d66:	4b0a      	ldr	r3, [pc, #40]	; (8002d90 <HAL_RCC_OscConfig+0x274>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d6c:	f7ff f838 	bl	8001de0 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d72:	e00f      	b.n	8002d94 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d74:	f7ff f834 	bl	8001de0 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d908      	bls.n	8002d94 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e140      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
 8002d86:	bf00      	nop
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	42420000 	.word	0x42420000
 8002d90:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d94:	4b9e      	ldr	r3, [pc, #632]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1e9      	bne.n	8002d74 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 80a6 	beq.w	8002efa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dae:	2300      	movs	r3, #0
 8002db0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002db2:	4b97      	ldr	r3, [pc, #604]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d10d      	bne.n	8002dda <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dbe:	4b94      	ldr	r3, [pc, #592]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	4a93      	ldr	r2, [pc, #588]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002dc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc8:	61d3      	str	r3, [r2, #28]
 8002dca:	4b91      	ldr	r3, [pc, #580]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd2:	60bb      	str	r3, [r7, #8]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dda:	4b8e      	ldr	r3, [pc, #568]	; (8003014 <HAL_RCC_OscConfig+0x4f8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d118      	bne.n	8002e18 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002de6:	4b8b      	ldr	r3, [pc, #556]	; (8003014 <HAL_RCC_OscConfig+0x4f8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a8a      	ldr	r2, [pc, #552]	; (8003014 <HAL_RCC_OscConfig+0x4f8>)
 8002dec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002df2:	f7fe fff5 	bl	8001de0 <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dfa:	f7fe fff1 	bl	8001de0 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b64      	cmp	r3, #100	; 0x64
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e0fd      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e0c:	4b81      	ldr	r3, [pc, #516]	; (8003014 <HAL_RCC_OscConfig+0x4f8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0f0      	beq.n	8002dfa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d106      	bne.n	8002e2e <HAL_RCC_OscConfig+0x312>
 8002e20:	4b7b      	ldr	r3, [pc, #492]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	4a7a      	ldr	r2, [pc, #488]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6213      	str	r3, [r2, #32]
 8002e2c:	e02d      	b.n	8002e8a <HAL_RCC_OscConfig+0x36e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10c      	bne.n	8002e50 <HAL_RCC_OscConfig+0x334>
 8002e36:	4b76      	ldr	r3, [pc, #472]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	4a75      	ldr	r2, [pc, #468]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	6213      	str	r3, [r2, #32]
 8002e42:	4b73      	ldr	r3, [pc, #460]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	4a72      	ldr	r2, [pc, #456]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e48:	f023 0304 	bic.w	r3, r3, #4
 8002e4c:	6213      	str	r3, [r2, #32]
 8002e4e:	e01c      	b.n	8002e8a <HAL_RCC_OscConfig+0x36e>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	d10c      	bne.n	8002e72 <HAL_RCC_OscConfig+0x356>
 8002e58:	4b6d      	ldr	r3, [pc, #436]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	4a6c      	ldr	r2, [pc, #432]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e5e:	f043 0304 	orr.w	r3, r3, #4
 8002e62:	6213      	str	r3, [r2, #32]
 8002e64:	4b6a      	ldr	r3, [pc, #424]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	4a69      	ldr	r2, [pc, #420]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	6213      	str	r3, [r2, #32]
 8002e70:	e00b      	b.n	8002e8a <HAL_RCC_OscConfig+0x36e>
 8002e72:	4b67      	ldr	r3, [pc, #412]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	4a66      	ldr	r2, [pc, #408]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	6213      	str	r3, [r2, #32]
 8002e7e:	4b64      	ldr	r3, [pc, #400]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	4a63      	ldr	r2, [pc, #396]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002e84:	f023 0304 	bic.w	r3, r3, #4
 8002e88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d015      	beq.n	8002ebe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e92:	f7fe ffa5 	bl	8001de0 <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e98:	e00a      	b.n	8002eb0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e9a:	f7fe ffa1 	bl	8001de0 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e0ab      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb0:	4b57      	ldr	r3, [pc, #348]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002eb2:	6a1b      	ldr	r3, [r3, #32]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0ee      	beq.n	8002e9a <HAL_RCC_OscConfig+0x37e>
 8002ebc:	e014      	b.n	8002ee8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe ff8f 	bl	8001de0 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec4:	e00a      	b.n	8002edc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fe ff8b 	bl	8001de0 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e095      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002edc:	4b4c      	ldr	r3, [pc, #304]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1ee      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d105      	bne.n	8002efa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eee:	4b48      	ldr	r3, [pc, #288]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	4a47      	ldr	r2, [pc, #284]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002ef4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ef8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69db      	ldr	r3, [r3, #28]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8081 	beq.w	8003006 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f04:	4b42      	ldr	r3, [pc, #264]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 030c 	and.w	r3, r3, #12
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d061      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d146      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f18:	4b3f      	ldr	r3, [pc, #252]	; (8003018 <HAL_RCC_OscConfig+0x4fc>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1e:	f7fe ff5f 	bl	8001de0 <HAL_GetTick>
 8002f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f26:	f7fe ff5b 	bl	8001de0 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e067      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f38:	4b35      	ldr	r3, [pc, #212]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1f0      	bne.n	8002f26 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f4c:	d108      	bne.n	8002f60 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f4e:	4b30      	ldr	r3, [pc, #192]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	492d      	ldr	r1, [pc, #180]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f60:	4b2b      	ldr	r3, [pc, #172]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a19      	ldr	r1, [r3, #32]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	430b      	orrs	r3, r1
 8002f72:	4927      	ldr	r1, [pc, #156]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f78:	4b27      	ldr	r3, [pc, #156]	; (8003018 <HAL_RCC_OscConfig+0x4fc>)
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7e:	f7fe ff2f 	bl	8001de0 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f86:	f7fe ff2b 	bl	8001de0 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e037      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f98:	4b1d      	ldr	r3, [pc, #116]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0f0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x46a>
 8002fa4:	e02f      	b.n	8003006 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fa6:	4b1c      	ldr	r3, [pc, #112]	; (8003018 <HAL_RCC_OscConfig+0x4fc>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7fe ff18 	bl	8001de0 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb4:	f7fe ff14 	bl	8001de0 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e020      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fc6:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f0      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x498>
 8002fd2:	e018      	b.n	8003006 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69db      	ldr	r3, [r3, #28]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d101      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e013      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <HAL_RCC_OscConfig+0x4f4>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d106      	bne.n	8003002 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d001      	beq.n	8003006 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e000      	b.n	8003008 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40021000 	.word	0x40021000
 8003014:	40007000 	.word	0x40007000
 8003018:	42420060 	.word	0x42420060

0800301c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0d0      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003030:	4b6a      	ldr	r3, [pc, #424]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d910      	bls.n	8003060 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	4b67      	ldr	r3, [pc, #412]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 0207 	bic.w	r2, r3, #7
 8003046:	4965      	ldr	r1, [pc, #404]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	4313      	orrs	r3, r2
 800304c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800304e:	4b63      	ldr	r3, [pc, #396]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d001      	beq.n	8003060 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e0b8      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d020      	beq.n	80030ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	d005      	beq.n	8003084 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003078:	4b59      	ldr	r3, [pc, #356]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	4a58      	ldr	r2, [pc, #352]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003082:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0308 	and.w	r3, r3, #8
 800308c:	2b00      	cmp	r3, #0
 800308e:	d005      	beq.n	800309c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003090:	4b53      	ldr	r3, [pc, #332]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4a52      	ldr	r2, [pc, #328]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003096:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800309a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800309c:	4b50      	ldr	r3, [pc, #320]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	494d      	ldr	r1, [pc, #308]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d040      	beq.n	800313c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d107      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c2:	4b47      	ldr	r3, [pc, #284]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d115      	bne.n	80030fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e07f      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d107      	bne.n	80030ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030da:	4b41      	ldr	r3, [pc, #260]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d109      	bne.n	80030fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e073      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ea:	4b3d      	ldr	r3, [pc, #244]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e06b      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030fa:	4b39      	ldr	r3, [pc, #228]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f023 0203 	bic.w	r2, r3, #3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	4936      	ldr	r1, [pc, #216]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003108:	4313      	orrs	r3, r2
 800310a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800310c:	f7fe fe68 	bl	8001de0 <HAL_GetTick>
 8003110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003112:	e00a      	b.n	800312a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003114:	f7fe fe64 	bl	8001de0 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003122:	4293      	cmp	r3, r2
 8003124:	d901      	bls.n	800312a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e053      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800312a:	4b2d      	ldr	r3, [pc, #180]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 020c 	and.w	r2, r3, #12
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	429a      	cmp	r2, r3
 800313a:	d1eb      	bne.n	8003114 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800313c:	4b27      	ldr	r3, [pc, #156]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0307 	and.w	r3, r3, #7
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	429a      	cmp	r2, r3
 8003148:	d210      	bcs.n	800316c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314a:	4b24      	ldr	r3, [pc, #144]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f023 0207 	bic.w	r2, r3, #7
 8003152:	4922      	ldr	r1, [pc, #136]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	4313      	orrs	r3, r2
 8003158:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315a:	4b20      	ldr	r3, [pc, #128]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	429a      	cmp	r2, r3
 8003166:	d001      	beq.n	800316c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e032      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d008      	beq.n	800318a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003178:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	4916      	ldr	r1, [pc, #88]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003186:	4313      	orrs	r3, r2
 8003188:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0308 	and.w	r3, r3, #8
 8003192:	2b00      	cmp	r3, #0
 8003194:	d009      	beq.n	80031aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003196:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	490e      	ldr	r1, [pc, #56]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031aa:	f000 f821 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 80031ae:	4601      	mov	r1, r0
 80031b0:	4b0b      	ldr	r3, [pc, #44]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	4a0a      	ldr	r2, [pc, #40]	; (80031e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031bc:	5cd3      	ldrb	r3, [r2, r3]
 80031be:	fa21 f303 	lsr.w	r3, r1, r3
 80031c2:	4a09      	ldr	r2, [pc, #36]	; (80031e8 <HAL_RCC_ClockConfig+0x1cc>)
 80031c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031c6:	4b09      	ldr	r3, [pc, #36]	; (80031ec <HAL_RCC_ClockConfig+0x1d0>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fe fdc6 	bl	8001d5c <HAL_InitTick>

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	40022000 	.word	0x40022000
 80031e0:	40021000 	.word	0x40021000
 80031e4:	0800787c 	.word	0x0800787c
 80031e8:	20000008 	.word	0x20000008
 80031ec:	2000000c 	.word	0x2000000c

080031f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031f0:	b490      	push	{r4, r7}
 80031f2:	b08a      	sub	sp, #40	; 0x28
 80031f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031f6:	4b2a      	ldr	r3, [pc, #168]	; (80032a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80031f8:	1d3c      	adds	r4, r7, #4
 80031fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003200:	4b28      	ldr	r3, [pc, #160]	; (80032a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003206:	2300      	movs	r3, #0
 8003208:	61fb      	str	r3, [r7, #28]
 800320a:	2300      	movs	r3, #0
 800320c:	61bb      	str	r3, [r7, #24]
 800320e:	2300      	movs	r3, #0
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800321a:	4b23      	ldr	r3, [pc, #140]	; (80032a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	f003 030c 	and.w	r3, r3, #12
 8003226:	2b04      	cmp	r3, #4
 8003228:	d002      	beq.n	8003230 <HAL_RCC_GetSysClockFreq+0x40>
 800322a:	2b08      	cmp	r3, #8
 800322c:	d003      	beq.n	8003236 <HAL_RCC_GetSysClockFreq+0x46>
 800322e:	e02d      	b.n	800328c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003230:	4b1e      	ldr	r3, [pc, #120]	; (80032ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8003232:	623b      	str	r3, [r7, #32]
      break;
 8003234:	e02d      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	0c9b      	lsrs	r3, r3, #18
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003242:	4413      	add	r3, r2
 8003244:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003248:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d013      	beq.n	800327c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003254:	4b14      	ldr	r3, [pc, #80]	; (80032a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	0c5b      	lsrs	r3, r3, #17
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003262:	4413      	add	r3, r2
 8003264:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003268:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	4a0f      	ldr	r2, [pc, #60]	; (80032ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800326e:	fb02 f203 	mul.w	r2, r2, r3
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	fbb2 f3f3 	udiv	r3, r2, r3
 8003278:	627b      	str	r3, [r7, #36]	; 0x24
 800327a:	e004      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	4a0c      	ldr	r2, [pc, #48]	; (80032b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003280:	fb02 f303 	mul.w	r3, r2, r3
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003288:	623b      	str	r3, [r7, #32]
      break;
 800328a:	e002      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800328c:	4b07      	ldr	r3, [pc, #28]	; (80032ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800328e:	623b      	str	r3, [r7, #32]
      break;
 8003290:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003292:	6a3b      	ldr	r3, [r7, #32]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3728      	adds	r7, #40	; 0x28
 8003298:	46bd      	mov	sp, r7
 800329a:	bc90      	pop	{r4, r7}
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	08005388 	.word	0x08005388
 80032a4:	08005398 	.word	0x08005398
 80032a8:	40021000 	.word	0x40021000
 80032ac:	007a1200 	.word	0x007a1200
 80032b0:	003d0900 	.word	0x003d0900

080032b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032b8:	4b02      	ldr	r3, [pc, #8]	; (80032c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80032ba:	681b      	ldr	r3, [r3, #0]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr
 80032c4:	20000008 	.word	0x20000008

080032c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032cc:	f7ff fff2 	bl	80032b4 <HAL_RCC_GetHCLKFreq>
 80032d0:	4601      	mov	r1, r0
 80032d2:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	0adb      	lsrs	r3, r3, #11
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	4a03      	ldr	r2, [pc, #12]	; (80032ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80032de:	5cd3      	ldrb	r3, [r2, r3]
 80032e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40021000 	.word	0x40021000
 80032ec:	0800788c 	.word	0x0800788c

080032f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032f8:	4b0a      	ldr	r3, [pc, #40]	; (8003324 <RCC_Delay+0x34>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a0a      	ldr	r2, [pc, #40]	; (8003328 <RCC_Delay+0x38>)
 80032fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003302:	0a5b      	lsrs	r3, r3, #9
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	fb02 f303 	mul.w	r3, r2, r3
 800330a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800330c:	bf00      	nop
  }
  while (Delay --);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	1e5a      	subs	r2, r3, #1
 8003312:	60fa      	str	r2, [r7, #12]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1f9      	bne.n	800330c <RCC_Delay+0x1c>
}
 8003318:	bf00      	nop
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000008 	.word	0x20000008
 8003328:	10624dd3 	.word	0x10624dd3

0800332c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003334:	2300      	movs	r3, #0
 8003336:	613b      	str	r3, [r7, #16]
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	d07d      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003348:	2300      	movs	r3, #0
 800334a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334c:	4b4f      	ldr	r3, [pc, #316]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d10d      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003358:	4b4c      	ldr	r3, [pc, #304]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	4a4b      	ldr	r2, [pc, #300]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800335e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003362:	61d3      	str	r3, [r2, #28]
 8003364:	4b49      	ldr	r3, [pc, #292]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336c:	60bb      	str	r3, [r7, #8]
 800336e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003370:	2301      	movs	r3, #1
 8003372:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003374:	4b46      	ldr	r3, [pc, #280]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337c:	2b00      	cmp	r3, #0
 800337e:	d118      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003380:	4b43      	ldr	r3, [pc, #268]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a42      	ldr	r2, [pc, #264]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338c:	f7fe fd28 	bl	8001de0 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003392:	e008      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003394:	f7fe fd24 	bl	8001de0 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b64      	cmp	r3, #100	; 0x64
 80033a0:	d901      	bls.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e06d      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a6:	4b3a      	ldr	r3, [pc, #232]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f0      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033b2:	4b36      	ldr	r3, [pc, #216]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d02e      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d027      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033d0:	4b2e      	ldr	r3, [pc, #184]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033da:	4b2e      	ldr	r3, [pc, #184]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033dc:	2201      	movs	r2, #1
 80033de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033e0:	4b2c      	ldr	r3, [pc, #176]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80033e6:	4a29      	ldr	r2, [pc, #164]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d014      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f6:	f7fe fcf3 	bl	8001de0 <HAL_GetTick>
 80033fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fc:	e00a      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fe:	f7fe fcef 	bl	8001de0 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	f241 3288 	movw	r2, #5000	; 0x1388
 800340c:	4293      	cmp	r3, r2
 800340e:	d901      	bls.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e036      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003414:	4b1d      	ldr	r3, [pc, #116]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0ee      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003420:	4b1a      	ldr	r3, [pc, #104]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	4917      	ldr	r1, [pc, #92]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800342e:	4313      	orrs	r3, r2
 8003430:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003432:	7dfb      	ldrb	r3, [r7, #23]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d105      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003438:	4b14      	ldr	r3, [pc, #80]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800343a:	69db      	ldr	r3, [r3, #28]
 800343c:	4a13      	ldr	r2, [pc, #76]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800343e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003442:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d008      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003450:	4b0e      	ldr	r3, [pc, #56]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	490b      	ldr	r1, [pc, #44]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800345e:	4313      	orrs	r3, r2
 8003460:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0310 	and.w	r3, r3, #16
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800346e:	4b07      	ldr	r3, [pc, #28]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	4904      	ldr	r1, [pc, #16]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800347c:	4313      	orrs	r3, r2
 800347e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3718      	adds	r7, #24
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40021000 	.word	0x40021000
 8003490:	40007000 	.word	0x40007000
 8003494:	42420440 	.word	0x42420440

08003498 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b08d      	sub	sp, #52	; 0x34
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80034a0:	4b55      	ldr	r3, [pc, #340]	; (80035f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80034a2:	f107 040c 	add.w	r4, r7, #12
 80034a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80034ac:	4b53      	ldr	r3, [pc, #332]	; (80035fc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80034b2:	2300      	movs	r3, #0
 80034b4:	627b      	str	r3, [r7, #36]	; 0x24
 80034b6:	2300      	movs	r3, #0
 80034b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034ba:	2300      	movs	r3, #0
 80034bc:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	61fb      	str	r3, [r7, #28]
 80034c2:	2300      	movs	r3, #0
 80034c4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d07f      	beq.n	80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d002      	beq.n	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d048      	beq.n	8003566 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80034d4:	e08b      	b.n	80035ee <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80034d6:	4b4a      	ldr	r3, [pc, #296]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80034dc:	4b48      	ldr	r3, [pc, #288]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d07f      	beq.n	80035e8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	0c9b      	lsrs	r3, r3, #18
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80034f4:	4413      	add	r3, r2
 80034f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80034fa:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d018      	beq.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003506:	4b3e      	ldr	r3, [pc, #248]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	0c5b      	lsrs	r3, r3, #17
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003514:	4413      	add	r3, r2
 8003516:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800351a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003526:	4a37      	ldr	r2, [pc, #220]	; (8003604 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352a:	fbb2 f2f3 	udiv	r2, r2, r3
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	fb02 f303 	mul.w	r3, r2, r3
 8003534:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003536:	e004      	b.n	8003542 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	4a33      	ldr	r2, [pc, #204]	; (8003608 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800353c:	fb02 f303 	mul.w	r3, r2, r3
 8003540:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003542:	4b2f      	ldr	r3, [pc, #188]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800354a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800354e:	d102      	bne.n	8003556 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003552:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003554:	e048      	b.n	80035e8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	4a2c      	ldr	r2, [pc, #176]	; (800360c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800355c:	fba2 2303 	umull	r2, r3, r2, r3
 8003560:	085b      	lsrs	r3, r3, #1
 8003562:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003564:	e040      	b.n	80035e8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003566:	4b26      	ldr	r3, [pc, #152]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003572:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003576:	d108      	bne.n	800358a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003586:	62bb      	str	r3, [r7, #40]	; 0x28
 8003588:	e01f      	b.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003594:	d109      	bne.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003596:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 80035a2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80035a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80035a8:	e00f      	b.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035b4:	d11a      	bne.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80035b6:	4b12      	ldr	r3, [pc, #72]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d014      	beq.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80035c2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80035c6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80035c8:	e010      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80035ca:	e00f      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80035cc:	f7ff fe7c 	bl	80032c8 <HAL_RCC_GetPCLK2Freq>
 80035d0:	4602      	mov	r2, r0
 80035d2:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	0b9b      	lsrs	r3, r3, #14
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	3301      	adds	r3, #1
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80035e6:	e002      	b.n	80035ee <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80035e8:	bf00      	nop
 80035ea:	e000      	b.n	80035ee <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80035ec:	bf00      	nop
    }
  }
  return (frequency);
 80035ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3734      	adds	r7, #52	; 0x34
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd90      	pop	{r4, r7, pc}
 80035f8:	0800539c 	.word	0x0800539c
 80035fc:	080053ac 	.word	0x080053ac
 8003600:	40021000 	.word	0x40021000
 8003604:	007a1200 	.word	0x007a1200
 8003608:	003d0900 	.word	0x003d0900
 800360c:	aaaaaaab 	.word	0xaaaaaaab

08003610 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e084      	b.n	8003730 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	7c5b      	ldrb	r3, [r3, #17]
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d105      	bne.n	800363c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7fe f9b6 	bl	80019a8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 faa0 	bl	8003b88 <HAL_RTC_WaitForSynchro>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d004      	beq.n	8003658 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2204      	movs	r2, #4
 8003652:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e06b      	b.n	8003730 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 fb59 	bl	8003d10 <RTC_EnterInitMode>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2204      	movs	r2, #4
 8003668:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e060      	b.n	8003730 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0207 	bic.w	r2, r2, #7
 800367c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d005      	beq.n	8003692 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003686:	4b2c      	ldr	r3, [pc, #176]	; (8003738 <HAL_RTC_Init+0x128>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368a:	4a2b      	ldr	r2, [pc, #172]	; (8003738 <HAL_RTC_Init+0x128>)
 800368c:	f023 0301 	bic.w	r3, r3, #1
 8003690:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003692:	4b29      	ldr	r3, [pc, #164]	; (8003738 <HAL_RTC_Init+0x128>)
 8003694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003696:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	4926      	ldr	r1, [pc, #152]	; (8003738 <HAL_RTC_Init+0x128>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ac:	d003      	beq.n	80036b6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	e00e      	b.n	80036d4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80036b6:	2001      	movs	r0, #1
 80036b8:	f7ff feee 	bl	8003498 <HAL_RCCEx_GetPeriphCLKFreq>
 80036bc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d104      	bne.n	80036ce <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2204      	movs	r2, #4
 80036c8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e030      	b.n	8003730 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	3b01      	subs	r3, #1
 80036d2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f023 010f 	bic.w	r1, r3, #15
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	0c1a      	lsrs	r2, r3, #16
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	0c1b      	lsrs	r3, r3, #16
 80036f2:	041b      	lsls	r3, r3, #16
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	b291      	uxth	r1, r2
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6812      	ldr	r2, [r2, #0]
 80036fc:	430b      	orrs	r3, r1
 80036fe:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 fb2d 	bl	8003d60 <RTC_ExitInitMode>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d004      	beq.n	8003716 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2204      	movs	r2, #4
 8003710:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e00c      	b.n	8003730 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800372e:	2300      	movs	r3, #0
  }
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40006c00 	.word	0x40006c00

0800373c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800373c:	b590      	push	{r4, r7, lr}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
 800374c:	2300      	movs	r3, #0
 800374e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <HAL_RTC_SetTime+0x20>
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e080      	b.n	8003862 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	7c1b      	ldrb	r3, [r3, #16]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_RTC_SetTime+0x30>
 8003768:	2302      	movs	r3, #2
 800376a:	e07a      	b.n	8003862 <HAL_RTC_SetTime+0x126>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2201      	movs	r2, #1
 8003770:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2202      	movs	r2, #2
 8003776:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d113      	bne.n	80037a6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003788:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	785b      	ldrb	r3, [r3, #1]
 8003790:	4619      	mov	r1, r3
 8003792:	460b      	mov	r3, r1
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	1a5b      	subs	r3, r3, r1
 8003798:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800379a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80037a0:	4413      	add	r3, r2
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	e01e      	b.n	80037e4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 fb1d 	bl	8003dea <RTC_Bcd2ToByte>
 80037b0:	4603      	mov	r3, r0
 80037b2:	461a      	mov	r2, r3
 80037b4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80037b8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	785b      	ldrb	r3, [r3, #1]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 fb12 	bl	8003dea <RTC_Bcd2ToByte>
 80037c6:	4603      	mov	r3, r0
 80037c8:	461a      	mov	r2, r3
 80037ca:	4613      	mov	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80037d2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	789b      	ldrb	r3, [r3, #2]
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fb06 	bl	8003dea <RTC_Bcd2ToByte>
 80037de:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80037e0:	4423      	add	r3, r4
 80037e2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80037e4:	6979      	ldr	r1, [r7, #20]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 fa2b 	bl	8003c42 <RTC_WriteTimeCounter>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d007      	beq.n	8003802 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2204      	movs	r2, #4
 80037f6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e02f      	b.n	8003862 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0205 	bic.w	r2, r2, #5
 8003810:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 fa3c 	bl	8003c90 <RTC_ReadAlarmCounter>
 8003818:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003820:	d018      	beq.n	8003854 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	429a      	cmp	r2, r3
 8003828:	d214      	bcs.n	8003854 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003830:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003834:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003836:	6939      	ldr	r1, [r7, #16]
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 fa42 	bl	8003cc2 <RTC_WriteAlarmCounter>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d007      	beq.n	8003854 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2204      	movs	r2, #4
 8003848:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e006      	b.n	8003862 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2201      	movs	r2, #1
 8003858:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003860:	2300      	movs	r3, #0
  }
}
 8003862:	4618      	mov	r0, r3
 8003864:	371c      	adds	r7, #28
 8003866:	46bd      	mov	sp, r7
 8003868:	bd90      	pop	{r4, r7, pc}
	...

0800386c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	2300      	movs	r3, #0
 800387e:	61fb      	str	r3, [r7, #28]
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	2300      	movs	r3, #0
 8003886:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_RTC_GetTime+0x28>
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0b5      	b.n	8003a04 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e0ac      	b.n	8003a04 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 f999 	bl	8003be2 <RTC_ReadTimeCounter>
 80038b0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	4a55      	ldr	r2, [pc, #340]	; (8003a0c <HAL_RTC_GetTime+0x1a0>)
 80038b6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ba:	0adb      	lsrs	r3, r3, #11
 80038bc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4b52      	ldr	r3, [pc, #328]	; (8003a0c <HAL_RTC_GetTime+0x1a0>)
 80038c2:	fba3 1302 	umull	r1, r3, r3, r2
 80038c6:	0adb      	lsrs	r3, r3, #11
 80038c8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80038cc:	fb01 f303 	mul.w	r3, r1, r3
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	4a4f      	ldr	r2, [pc, #316]	; (8003a10 <HAL_RTC_GetTime+0x1a4>)
 80038d4:	fba2 2303 	umull	r2, r3, r2, r3
 80038d8:	095b      	lsrs	r3, r3, #5
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	4a4a      	ldr	r2, [pc, #296]	; (8003a0c <HAL_RTC_GetTime+0x1a0>)
 80038e4:	fba2 1203 	umull	r1, r2, r2, r3
 80038e8:	0ad2      	lsrs	r2, r2, #11
 80038ea:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80038ee:	fb01 f202 	mul.w	r2, r1, r2
 80038f2:	1a9a      	subs	r2, r3, r2
 80038f4:	4b46      	ldr	r3, [pc, #280]	; (8003a10 <HAL_RTC_GetTime+0x1a4>)
 80038f6:	fba3 1302 	umull	r1, r3, r3, r2
 80038fa:	0959      	lsrs	r1, r3, #5
 80038fc:	460b      	mov	r3, r1
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	1a5b      	subs	r3, r3, r1
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	1ad1      	subs	r1, r2, r3
 8003906:	b2ca      	uxtb	r2, r1
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	2b17      	cmp	r3, #23
 8003910:	d955      	bls.n	80039be <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4a3f      	ldr	r2, [pc, #252]	; (8003a14 <HAL_RTC_GetTime+0x1a8>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	091b      	lsrs	r3, r3, #4
 800391c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800391e:	6939      	ldr	r1, [r7, #16]
 8003920:	4b3c      	ldr	r3, [pc, #240]	; (8003a14 <HAL_RTC_GetTime+0x1a8>)
 8003922:	fba3 2301 	umull	r2, r3, r3, r1
 8003926:	091a      	lsrs	r2, r3, #4
 8003928:	4613      	mov	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4413      	add	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	1aca      	subs	r2, r1, r3
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f9a9 	bl	8003c90 <RTC_ReadAlarmCounter>
 800393e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003946:	d008      	beq.n	800395a <HAL_RTC_GetTime+0xee>
 8003948:	69fa      	ldr	r2, [r7, #28]
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	429a      	cmp	r2, r3
 800394e:	d904      	bls.n	800395a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003950:	69fa      	ldr	r2, [r7, #28]
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	e002      	b.n	8003960 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800395a:	f04f 33ff 	mov.w	r3, #4294967295
 800395e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	4a2d      	ldr	r2, [pc, #180]	; (8003a18 <HAL_RTC_GetTime+0x1ac>)
 8003964:	fb02 f303 	mul.w	r3, r2, r3
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800396e:	69b9      	ldr	r1, [r7, #24]
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f966 	bl	8003c42 <RTC_WriteTimeCounter>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e041      	b.n	8003a04 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003986:	d00c      	beq.n	80039a2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003988:	69fa      	ldr	r2, [r7, #28]
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	4413      	add	r3, r2
 800398e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003990:	69f9      	ldr	r1, [r7, #28]
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 f995 	bl	8003cc2 <RTC_WriteAlarmCounter>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00a      	beq.n	80039b4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e030      	b.n	8003a04 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80039a2:	69f9      	ldr	r1, [r7, #28]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f98c 	bl	8003cc2 <RTC_WriteAlarmCounter>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e027      	b.n	8003a04 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80039b4:	6979      	ldr	r1, [r7, #20]
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f000 fa34 	bl	8003e24 <RTC_DateUpdate>
 80039bc:	e003      	b.n	80039c6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d01a      	beq.n	8003a02 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 f9ed 	bl	8003db0 <RTC_ByteToBcd2>
 80039d6:	4603      	mov	r3, r0
 80039d8:	461a      	mov	r2, r3
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	785b      	ldrb	r3, [r3, #1]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 f9e4 	bl	8003db0 <RTC_ByteToBcd2>
 80039e8:	4603      	mov	r3, r0
 80039ea:	461a      	mov	r2, r3
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	789b      	ldrb	r3, [r3, #2]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 f9db 	bl	8003db0 <RTC_ByteToBcd2>
 80039fa:	4603      	mov	r3, r0
 80039fc:	461a      	mov	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3720      	adds	r7, #32
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	91a2b3c5 	.word	0x91a2b3c5
 8003a10:	88888889 	.word	0x88888889
 8003a14:	aaaaaaab 	.word	0xaaaaaaab
 8003a18:	00015180 	.word	0x00015180

08003a1c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	61fb      	str	r3, [r7, #28]
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	61bb      	str	r3, [r7, #24]
 8003a30:	2300      	movs	r3, #0
 8003a32:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <HAL_RTC_SetDate+0x24>
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e097      	b.n	8003b74 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	7c1b      	ldrb	r3, [r3, #16]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <HAL_RTC_SetDate+0x34>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e091      	b.n	8003b74 <HAL_RTC_SetDate+0x158>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2202      	movs	r2, #2
 8003a5a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10c      	bne.n	8003a7c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	78da      	ldrb	r2, [r3, #3]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	785a      	ldrb	r2, [r3, #1]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	789a      	ldrb	r2, [r3, #2]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	739a      	strb	r2, [r3, #14]
 8003a7a:	e01a      	b.n	8003ab2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	78db      	ldrb	r3, [r3, #3]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 f9b2 	bl	8003dea <RTC_Bcd2ToByte>
 8003a86:	4603      	mov	r3, r0
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	785b      	ldrb	r3, [r3, #1]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 f9a9 	bl	8003dea <RTC_Bcd2ToByte>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	789b      	ldrb	r3, [r3, #2]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 f9a0 	bl	8003dea <RTC_Bcd2ToByte>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	461a      	mov	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	7bdb      	ldrb	r3, [r3, #15]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	7b59      	ldrb	r1, [r3, #13]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	7b9b      	ldrb	r3, [r3, #14]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	f000 fa8b 	bl	8003fdc <RTC_WeekDayNum>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	461a      	mov	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	7b1a      	ldrb	r2, [r3, #12]
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f883 	bl	8003be2 <RTC_ReadTimeCounter>
 8003adc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	4a26      	ldr	r2, [pc, #152]	; (8003b7c <HAL_RTC_SetDate+0x160>)
 8003ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae6:	0adb      	lsrs	r3, r3, #11
 8003ae8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2b18      	cmp	r3, #24
 8003aee:	d93a      	bls.n	8003b66 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	4a23      	ldr	r2, [pc, #140]	; (8003b80 <HAL_RTC_SetDate+0x164>)
 8003af4:	fba2 2303 	umull	r2, r3, r2, r3
 8003af8:	091b      	lsrs	r3, r3, #4
 8003afa:	4a22      	ldr	r2, [pc, #136]	; (8003b84 <HAL_RTC_SetDate+0x168>)
 8003afc:	fb02 f303 	mul.w	r3, r2, r3
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b06:	69f9      	ldr	r1, [r7, #28]
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f89a 	bl	8003c42 <RTC_WriteTimeCounter>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d007      	beq.n	8003b24 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2204      	movs	r2, #4
 8003b18:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e027      	b.n	8003b74 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 f8b3 	bl	8003c90 <RTC_ReadAlarmCounter>
 8003b2a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b32:	d018      	beq.n	8003b66 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d214      	bcs.n	8003b66 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003b42:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b46:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b48:	69b9      	ldr	r1, [r7, #24]
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f8b9 	bl	8003cc2 <RTC_WriteAlarmCounter>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d007      	beq.n	8003b66 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2204      	movs	r2, #4
 8003b5a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e006      	b.n	8003b74 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3720      	adds	r7, #32
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	91a2b3c5 	.word	0x91a2b3c5
 8003b80:	aaaaaaab 	.word	0xaaaaaaab
 8003b84:	00015180 	.word	0x00015180

08003b88 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e01d      	b.n	8003bda <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f022 0208 	bic.w	r2, r2, #8
 8003bac:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003bae:	f7fe f917 	bl	8001de0 <HAL_GetTick>
 8003bb2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003bb4:	e009      	b.n	8003bca <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003bb6:	f7fe f913 	bl	8001de0 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bc4:	d901      	bls.n	8003bca <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e007      	b.n	8003bda <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 0308 	and.w	r3, r3, #8
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0ee      	beq.n	8003bb6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b087      	sub	sp, #28
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	827b      	strh	r3, [r7, #18]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	823b      	strh	r3, [r7, #16]
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003c12:	8a7a      	ldrh	r2, [r7, #18]
 8003c14:	8a3b      	ldrh	r3, [r7, #16]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d008      	beq.n	8003c2c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003c1a:	8a3b      	ldrh	r3, [r7, #16]
 8003c1c:	041a      	lsls	r2, r3, #16
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	4313      	orrs	r3, r2
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	e004      	b.n	8003c36 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003c2c:	8a7b      	ldrh	r3, [r7, #18]
 8003c2e:	041a      	lsls	r2, r3, #16
 8003c30:	89fb      	ldrh	r3, [r7, #14]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003c36:	697b      	ldr	r3, [r7, #20]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	371c      	adds	r7, #28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr

08003c42 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b084      	sub	sp, #16
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f85d 	bl	8003d10 <RTC_EnterInitMode>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
 8003c60:	e011      	b.n	8003c86 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	0c12      	lsrs	r2, r2, #16
 8003c6a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	b292      	uxth	r2, r2
 8003c74:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f872 	bl	8003d60 <RTC_ExitInitMode>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	81fb      	strh	r3, [r7, #14]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003cb0:	89fb      	ldrh	r3, [r7, #14]
 8003cb2:	041a      	lsls	r2, r3, #16
 8003cb4:	89bb      	ldrh	r3, [r7, #12]
 8003cb6:	4313      	orrs	r3, r2
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bc80      	pop	{r7}
 8003cc0:	4770      	bx	lr

08003cc2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f000 f81d 	bl	8003d10 <RTC_EnterInitMode>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d002      	beq.n	8003ce2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
 8003ce0:	e011      	b.n	8003d06 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	0c12      	lsrs	r2, r2, #16
 8003cea:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	683a      	ldr	r2, [r7, #0]
 8003cf2:	b292      	uxth	r2, r2
 8003cf4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 f832 	bl	8003d60 <RTC_ExitInitMode>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8003d1c:	f7fe f860 	bl	8001de0 <HAL_GetTick>
 8003d20:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003d22:	e009      	b.n	8003d38 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003d24:	f7fe f85c 	bl	8001de0 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d32:	d901      	bls.n	8003d38 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e00f      	b.n	8003d58 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0ee      	beq.n	8003d24 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f042 0210 	orr.w	r2, r2, #16
 8003d54:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0210 	bic.w	r2, r2, #16
 8003d7a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003d7c:	f7fe f830 	bl	8001de0 <HAL_GetTick>
 8003d80:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003d82:	e009      	b.n	8003d98 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003d84:	f7fe f82c 	bl	8001de0 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d92:	d901      	bls.n	8003d98 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e007      	b.n	8003da8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f003 0320 	and.w	r3, r3, #32
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0ee      	beq.n	8003d84 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b085      	sub	sp, #20
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003dbe:	e005      	b.n	8003dcc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	3b0a      	subs	r3, #10
 8003dca:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	2b09      	cmp	r3, #9
 8003dd0:	d8f6      	bhi.n	8003dc0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	b2da      	uxtb	r2, r3
 8003dda:	79fb      	ldrb	r3, [r7, #7]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	b2db      	uxtb	r3, r3
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr

08003dea <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b085      	sub	sp, #20
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	4603      	mov	r3, r0
 8003df2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	091b      	lsrs	r3, r3, #4
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	4413      	add	r3, r2
 8003e18:	b2db      	uxtb	r3, r3
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3714      	adds	r7, #20
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr

08003e24 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	2300      	movs	r3, #0
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	7bdb      	ldrb	r3, [r3, #15]
 8003e42:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	7b5b      	ldrb	r3, [r3, #13]
 8003e48:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	7b9b      	ldrb	r3, [r3, #14]
 8003e4e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003e50:	2300      	movs	r3, #0
 8003e52:	60bb      	str	r3, [r7, #8]
 8003e54:	e06f      	b.n	8003f36 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d011      	beq.n	8003e80 <RTC_DateUpdate+0x5c>
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d00e      	beq.n	8003e80 <RTC_DateUpdate+0x5c>
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	2b05      	cmp	r3, #5
 8003e66:	d00b      	beq.n	8003e80 <RTC_DateUpdate+0x5c>
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	2b07      	cmp	r3, #7
 8003e6c:	d008      	beq.n	8003e80 <RTC_DateUpdate+0x5c>
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d005      	beq.n	8003e80 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	2b0a      	cmp	r3, #10
 8003e78:	d002      	beq.n	8003e80 <RTC_DateUpdate+0x5c>
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	2b0c      	cmp	r3, #12
 8003e7e:	d117      	bne.n	8003eb0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2b1e      	cmp	r3, #30
 8003e84:	d803      	bhi.n	8003e8e <RTC_DateUpdate+0x6a>
      {
        day++;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003e8c:	e050      	b.n	8003f30 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	2b0c      	cmp	r3, #12
 8003e92:	d005      	beq.n	8003ea0 <RTC_DateUpdate+0x7c>
        {
          month++;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	3301      	adds	r3, #1
 8003e98:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003e9e:	e047      	b.n	8003f30 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	60fb      	str	r3, [r7, #12]
          year++;
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	3301      	adds	r3, #1
 8003eac:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8003eae:	e03f      	b.n	8003f30 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	d008      	beq.n	8003ec8 <RTC_DateUpdate+0xa4>
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	2b06      	cmp	r3, #6
 8003eba:	d005      	beq.n	8003ec8 <RTC_DateUpdate+0xa4>
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	2b09      	cmp	r3, #9
 8003ec0:	d002      	beq.n	8003ec8 <RTC_DateUpdate+0xa4>
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	2b0b      	cmp	r3, #11
 8003ec6:	d10c      	bne.n	8003ee2 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2b1d      	cmp	r3, #29
 8003ecc:	d803      	bhi.n	8003ed6 <RTC_DateUpdate+0xb2>
      {
        day++;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003ed4:	e02c      	b.n	8003f30 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003edc:	2301      	movs	r3, #1
 8003ede:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003ee0:	e026      	b.n	8003f30 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d123      	bne.n	8003f30 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b1b      	cmp	r3, #27
 8003eec:	d803      	bhi.n	8003ef6 <RTC_DateUpdate+0xd2>
      {
        day++;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	60fb      	str	r3, [r7, #12]
 8003ef4:	e01c      	b.n	8003f30 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2b1c      	cmp	r3, #28
 8003efa:	d111      	bne.n	8003f20 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 f839 	bl	8003f78 <RTC_IsLeapYear>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <RTC_DateUpdate+0xf0>
        {
          day++;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	e00d      	b.n	8003f30 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	3301      	adds	r3, #1
 8003f18:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	60fb      	str	r3, [r7, #12]
 8003f1e:	e007      	b.n	8003f30 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2b1d      	cmp	r3, #29
 8003f24:	d104      	bne.n	8003f30 <RTC_DateUpdate+0x10c>
      {
        month++;
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	3301      	adds	r3, #1
 8003f34:	60bb      	str	r3, [r7, #8]
 8003f36:	68ba      	ldr	r2, [r7, #8]
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d38b      	bcc.n	8003e56 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6978      	ldr	r0, [r7, #20]
 8003f62:	f000 f83b 	bl	8003fdc <RTC_WeekDayNum>
 8003f66:	4603      	mov	r3, r0
 8003f68:	461a      	mov	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	731a      	strb	r2, [r3, #12]
}
 8003f6e:	bf00      	nop
 8003f70:	3718      	adds	r7, #24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8003f82:	88fb      	ldrh	r3, [r7, #6]
 8003f84:	f003 0303 	and.w	r3, r3, #3
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	e01d      	b.n	8003fce <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	4a10      	ldr	r2, [pc, #64]	; (8003fd8 <RTC_IsLeapYear+0x60>)
 8003f96:	fba2 1203 	umull	r1, r2, r2, r3
 8003f9a:	0952      	lsrs	r2, r2, #5
 8003f9c:	2164      	movs	r1, #100	; 0x64
 8003f9e:	fb01 f202 	mul.w	r2, r1, r2
 8003fa2:	1a9b      	subs	r3, r3, r2
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e00f      	b.n	8003fce <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8003fae:	88fb      	ldrh	r3, [r7, #6]
 8003fb0:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <RTC_IsLeapYear+0x60>)
 8003fb2:	fba2 1203 	umull	r1, r2, r2, r3
 8003fb6:	09d2      	lsrs	r2, r2, #7
 8003fb8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003fbc:	fb01 f202 	mul.w	r2, r1, r2
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e000      	b.n	8003fce <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8003fcc:	2300      	movs	r3, #0
  }
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bc80      	pop	{r7}
 8003fd6:	4770      	bx	lr
 8003fd8:	51eb851f 	.word	0x51eb851f

08003fdc <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	70fb      	strb	r3, [r7, #3]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60bb      	str	r3, [r7, #8]
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003ffa:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8003ffc:	78fb      	ldrb	r3, [r7, #3]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d82d      	bhi.n	800405e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004002:	78fa      	ldrb	r2, [r7, #3]
 8004004:	4613      	mov	r3, r2
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	4413      	add	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	4a2c      	ldr	r2, [pc, #176]	; (80040c0 <RTC_WeekDayNum+0xe4>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	085a      	lsrs	r2, r3, #1
 8004016:	78bb      	ldrb	r3, [r7, #2]
 8004018:	441a      	add	r2, r3
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	441a      	add	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	3b01      	subs	r3, #1
 8004022:	089b      	lsrs	r3, r3, #2
 8004024:	441a      	add	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	3b01      	subs	r3, #1
 800402a:	4926      	ldr	r1, [pc, #152]	; (80040c4 <RTC_WeekDayNum+0xe8>)
 800402c:	fba1 1303 	umull	r1, r3, r1, r3
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	1ad2      	subs	r2, r2, r3
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	3b01      	subs	r3, #1
 8004038:	4922      	ldr	r1, [pc, #136]	; (80040c4 <RTC_WeekDayNum+0xe8>)
 800403a:	fba1 1303 	umull	r1, r3, r1, r3
 800403e:	09db      	lsrs	r3, r3, #7
 8004040:	4413      	add	r3, r2
 8004042:	1d1a      	adds	r2, r3, #4
 8004044:	4b20      	ldr	r3, [pc, #128]	; (80040c8 <RTC_WeekDayNum+0xec>)
 8004046:	fba3 1302 	umull	r1, r3, r3, r2
 800404a:	1ad1      	subs	r1, r2, r3
 800404c:	0849      	lsrs	r1, r1, #1
 800404e:	440b      	add	r3, r1
 8004050:	0899      	lsrs	r1, r3, #2
 8004052:	460b      	mov	r3, r1
 8004054:	00db      	lsls	r3, r3, #3
 8004056:	1a5b      	subs	r3, r3, r1
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	60fb      	str	r3, [r7, #12]
 800405c:	e029      	b.n	80040b2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	4613      	mov	r3, r2
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	4413      	add	r3, r2
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	1a9b      	subs	r3, r3, r2
 800406a:	4a15      	ldr	r2, [pc, #84]	; (80040c0 <RTC_WeekDayNum+0xe4>)
 800406c:	fba2 2303 	umull	r2, r3, r2, r3
 8004070:	085a      	lsrs	r2, r3, #1
 8004072:	78bb      	ldrb	r3, [r7, #2]
 8004074:	441a      	add	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	441a      	add	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	089b      	lsrs	r3, r3, #2
 800407e:	441a      	add	r2, r3
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	4910      	ldr	r1, [pc, #64]	; (80040c4 <RTC_WeekDayNum+0xe8>)
 8004084:	fba1 1303 	umull	r1, r3, r1, r3
 8004088:	095b      	lsrs	r3, r3, #5
 800408a:	1ad2      	subs	r2, r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	490d      	ldr	r1, [pc, #52]	; (80040c4 <RTC_WeekDayNum+0xe8>)
 8004090:	fba1 1303 	umull	r1, r3, r1, r3
 8004094:	09db      	lsrs	r3, r3, #7
 8004096:	4413      	add	r3, r2
 8004098:	1c9a      	adds	r2, r3, #2
 800409a:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <RTC_WeekDayNum+0xec>)
 800409c:	fba3 1302 	umull	r1, r3, r3, r2
 80040a0:	1ad1      	subs	r1, r2, r3
 80040a2:	0849      	lsrs	r1, r1, #1
 80040a4:	440b      	add	r3, r1
 80040a6:	0899      	lsrs	r1, r3, #2
 80040a8:	460b      	mov	r3, r1
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	1a5b      	subs	r3, r3, r1
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	b2db      	uxtb	r3, r3
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bc80      	pop	{r7}
 80040be:	4770      	bx	lr
 80040c0:	38e38e39 	.word	0x38e38e39
 80040c4:	51eb851f 	.word	0x51eb851f
 80040c8:	24924925 	.word	0x24924925

080040cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e076      	b.n	80041cc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d108      	bne.n	80040f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ee:	d009      	beq.n	8004104 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	61da      	str	r2, [r3, #28]
 80040f6:	e005      	b.n	8004104 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d106      	bne.n	8004124 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fd fc9c 	bl	8001a5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2202      	movs	r2, #2
 8004128:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800413a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800414c:	431a      	orrs	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	431a      	orrs	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	69db      	ldr	r3, [r3, #28]
 800417a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a1b      	ldr	r3, [r3, #32]
 8004184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004188:	ea42 0103 	orr.w	r1, r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004190:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	0c1a      	lsrs	r2, r3, #16
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f002 0204 	and.w	r2, r2, #4
 80041aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	69da      	ldr	r2, [r3, #28]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	603b      	str	r3, [r7, #0]
 80041e0:	4613      	mov	r3, r2
 80041e2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041e4:	2300      	movs	r3, #0
 80041e6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d101      	bne.n	80041f6 <HAL_SPI_Transmit+0x22>
 80041f2:	2302      	movs	r3, #2
 80041f4:	e126      	b.n	8004444 <HAL_SPI_Transmit+0x270>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041fe:	f7fd fdef 	bl	8001de0 <HAL_GetTick>
 8004202:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004204:	88fb      	ldrh	r3, [r7, #6]
 8004206:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	d002      	beq.n	800421a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004214:	2302      	movs	r3, #2
 8004216:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004218:	e10b      	b.n	8004432 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d002      	beq.n	8004226 <HAL_SPI_Transmit+0x52>
 8004220:	88fb      	ldrh	r3, [r7, #6]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d102      	bne.n	800422c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	77fb      	strb	r3, [r7, #31]
    goto error;
 800422a:	e102      	b.n	8004432 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2203      	movs	r2, #3
 8004230:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	68ba      	ldr	r2, [r7, #8]
 800423e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	88fa      	ldrh	r2, [r7, #6]
 8004244:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	88fa      	ldrh	r2, [r7, #6]
 800424a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004272:	d10f      	bne.n	8004294 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004282:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004292:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429e:	2b40      	cmp	r3, #64	; 0x40
 80042a0:	d007      	beq.n	80042b2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042ba:	d14b      	bne.n	8004354 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_SPI_Transmit+0xf6>
 80042c4:	8afb      	ldrh	r3, [r7, #22]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d13e      	bne.n	8004348 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ce:	881a      	ldrh	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042da:	1c9a      	adds	r2, r3, #2
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	3b01      	subs	r3, #1
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042ee:	e02b      	b.n	8004348 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d112      	bne.n	8004324 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004302:	881a      	ldrh	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430e:	1c9a      	adds	r2, r3, #2
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004318:	b29b      	uxth	r3, r3
 800431a:	3b01      	subs	r3, #1
 800431c:	b29a      	uxth	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	86da      	strh	r2, [r3, #54]	; 0x36
 8004322:	e011      	b.n	8004348 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004324:	f7fd fd5c 	bl	8001de0 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d803      	bhi.n	800433c <HAL_SPI_Transmit+0x168>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433a:	d102      	bne.n	8004342 <HAL_SPI_Transmit+0x16e>
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d102      	bne.n	8004348 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004346:	e074      	b.n	8004432 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800434c:	b29b      	uxth	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1ce      	bne.n	80042f0 <HAL_SPI_Transmit+0x11c>
 8004352:	e04c      	b.n	80043ee <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d002      	beq.n	8004362 <HAL_SPI_Transmit+0x18e>
 800435c:	8afb      	ldrh	r3, [r7, #22]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d140      	bne.n	80043e4 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	330c      	adds	r3, #12
 800436c:	7812      	ldrb	r2, [r2, #0]
 800436e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004388:	e02c      	b.n	80043e4 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b02      	cmp	r3, #2
 8004396:	d113      	bne.n	80043c0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	330c      	adds	r3, #12
 80043a2:	7812      	ldrb	r2, [r2, #0]
 80043a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80043be:	e011      	b.n	80043e4 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043c0:	f7fd fd0e 	bl	8001de0 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d803      	bhi.n	80043d8 <HAL_SPI_Transmit+0x204>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d6:	d102      	bne.n	80043de <HAL_SPI_Transmit+0x20a>
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d102      	bne.n	80043e4 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043e2:	e026      	b.n	8004432 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1cd      	bne.n	800438a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	6839      	ldr	r1, [r7, #0]
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 f8b2 	bl	800455c <SPI_EndRxTxTransaction>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2220      	movs	r2, #32
 8004402:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10a      	bne.n	8004422 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800440c:	2300      	movs	r3, #0
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	613b      	str	r3, [r7, #16]
 8004420:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	77fb      	strb	r3, [r7, #31]
 800442e:	e000      	b.n	8004432 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004430:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004442:	7ffb      	ldrb	r3, [r7, #31]
}
 8004444:	4618      	mov	r0, r3
 8004446:	3720      	adds	r7, #32
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	603b      	str	r3, [r7, #0]
 8004458:	4613      	mov	r3, r2
 800445a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800445c:	f7fd fcc0 	bl	8001de0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	4413      	add	r3, r2
 800446a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800446c:	f7fd fcb8 	bl	8001de0 <HAL_GetTick>
 8004470:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004472:	4b39      	ldr	r3, [pc, #228]	; (8004558 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	015b      	lsls	r3, r3, #5
 8004478:	0d1b      	lsrs	r3, r3, #20
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004482:	e054      	b.n	800452e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448a:	d050      	beq.n	800452e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800448c:	f7fd fca8 	bl	8001de0 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	69fa      	ldr	r2, [r7, #28]
 8004498:	429a      	cmp	r2, r3
 800449a:	d902      	bls.n	80044a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d13d      	bne.n	800451e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ba:	d111      	bne.n	80044e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044c4:	d004      	beq.n	80044d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ce:	d107      	bne.n	80044e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e8:	d10f      	bne.n	800450a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044f8:	601a      	str	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004508:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e017      	b.n	800454e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	3b01      	subs	r3, #1
 800452c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	4013      	ands	r3, r2
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	429a      	cmp	r2, r3
 800453c:	bf0c      	ite	eq
 800453e:	2301      	moveq	r3, #1
 8004540:	2300      	movne	r3, #0
 8004542:	b2db      	uxtb	r3, r3
 8004544:	461a      	mov	r2, r3
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	429a      	cmp	r2, r3
 800454a:	d19b      	bne.n	8004484 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3720      	adds	r7, #32
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20000008 	.word	0x20000008

0800455c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af02      	add	r7, sp, #8
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2200      	movs	r2, #0
 8004570:	2180      	movs	r1, #128	; 0x80
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f7ff ff6a 	bl	800444c <SPI_WaitFlagStateUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d007      	beq.n	800458e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004582:	f043 0220 	orr.w	r2, r3, #32
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e000      	b.n	8004590 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e041      	b.n	800462e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fd fb72 	bl	8001ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3304      	adds	r3, #4
 80045d4:	4619      	mov	r1, r3
 80045d6:	4610      	mov	r0, r2
 80045d8:	f000 f8e4 	bl	80047a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
 800463e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_TIM_ConfigClockSource+0x18>
 800464a:	2302      	movs	r3, #2
 800464c:	e0a6      	b.n	800479c <HAL_TIM_ConfigClockSource+0x166>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2202      	movs	r2, #2
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800466c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004674:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2b40      	cmp	r3, #64	; 0x40
 8004684:	d067      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x120>
 8004686:	2b40      	cmp	r3, #64	; 0x40
 8004688:	d80b      	bhi.n	80046a2 <HAL_TIM_ConfigClockSource+0x6c>
 800468a:	2b10      	cmp	r3, #16
 800468c:	d073      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x140>
 800468e:	2b10      	cmp	r3, #16
 8004690:	d802      	bhi.n	8004698 <HAL_TIM_ConfigClockSource+0x62>
 8004692:	2b00      	cmp	r3, #0
 8004694:	d06f      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004696:	e078      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004698:	2b20      	cmp	r3, #32
 800469a:	d06c      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x140>
 800469c:	2b30      	cmp	r3, #48	; 0x30
 800469e:	d06a      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80046a0:	e073      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80046a2:	2b70      	cmp	r3, #112	; 0x70
 80046a4:	d00d      	beq.n	80046c2 <HAL_TIM_ConfigClockSource+0x8c>
 80046a6:	2b70      	cmp	r3, #112	; 0x70
 80046a8:	d804      	bhi.n	80046b4 <HAL_TIM_ConfigClockSource+0x7e>
 80046aa:	2b50      	cmp	r3, #80	; 0x50
 80046ac:	d033      	beq.n	8004716 <HAL_TIM_ConfigClockSource+0xe0>
 80046ae:	2b60      	cmp	r3, #96	; 0x60
 80046b0:	d041      	beq.n	8004736 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80046b2:	e06a      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80046b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b8:	d066      	beq.n	8004788 <HAL_TIM_ConfigClockSource+0x152>
 80046ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046be:	d017      	beq.n	80046f0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80046c0:	e063      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6899      	ldr	r1, [r3, #8]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f000 f940 	bl	8004956 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	609a      	str	r2, [r3, #8]
      break;
 80046ee:	e04c      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	6899      	ldr	r1, [r3, #8]
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	f000 f929 	bl	8004956 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004712:	609a      	str	r2, [r3, #8]
      break;
 8004714:	e039      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6818      	ldr	r0, [r3, #0]
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	6859      	ldr	r1, [r3, #4]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	461a      	mov	r2, r3
 8004724:	f000 f8a0 	bl	8004868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2150      	movs	r1, #80	; 0x50
 800472e:	4618      	mov	r0, r3
 8004730:	f000 f8f7 	bl	8004922 <TIM_ITRx_SetConfig>
      break;
 8004734:	e029      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6818      	ldr	r0, [r3, #0]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	6859      	ldr	r1, [r3, #4]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	461a      	mov	r2, r3
 8004744:	f000 f8be 	bl	80048c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2160      	movs	r1, #96	; 0x60
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f8e7 	bl	8004922 <TIM_ITRx_SetConfig>
      break;
 8004754:	e019      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6859      	ldr	r1, [r3, #4]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	461a      	mov	r2, r3
 8004764:	f000 f880 	bl	8004868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2140      	movs	r1, #64	; 0x40
 800476e:	4618      	mov	r0, r3
 8004770:	f000 f8d7 	bl	8004922 <TIM_ITRx_SetConfig>
      break;
 8004774:	e009      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4619      	mov	r1, r3
 8004780:	4610      	mov	r0, r2
 8004782:	f000 f8ce 	bl	8004922 <TIM_ITRx_SetConfig>
        break;
 8004786:	e000      	b.n	800478a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004788:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a29      	ldr	r2, [pc, #164]	; (800485c <TIM_Base_SetConfig+0xb8>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00b      	beq.n	80047d4 <TIM_Base_SetConfig+0x30>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c2:	d007      	beq.n	80047d4 <TIM_Base_SetConfig+0x30>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a26      	ldr	r2, [pc, #152]	; (8004860 <TIM_Base_SetConfig+0xbc>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d003      	beq.n	80047d4 <TIM_Base_SetConfig+0x30>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a25      	ldr	r2, [pc, #148]	; (8004864 <TIM_Base_SetConfig+0xc0>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d108      	bne.n	80047e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a1c      	ldr	r2, [pc, #112]	; (800485c <TIM_Base_SetConfig+0xb8>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d00b      	beq.n	8004806 <TIM_Base_SetConfig+0x62>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f4:	d007      	beq.n	8004806 <TIM_Base_SetConfig+0x62>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a19      	ldr	r2, [pc, #100]	; (8004860 <TIM_Base_SetConfig+0xbc>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d003      	beq.n	8004806 <TIM_Base_SetConfig+0x62>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a18      	ldr	r2, [pc, #96]	; (8004864 <TIM_Base_SetConfig+0xc0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d108      	bne.n	8004818 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800480c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	4313      	orrs	r3, r2
 8004816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a07      	ldr	r2, [pc, #28]	; (800485c <TIM_Base_SetConfig+0xb8>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d103      	bne.n	800484c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	691a      	ldr	r2, [r3, #16]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	615a      	str	r2, [r3, #20]
}
 8004852:	bf00      	nop
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	bc80      	pop	{r7}
 800485a:	4770      	bx	lr
 800485c:	40012c00 	.word	0x40012c00
 8004860:	40000400 	.word	0x40000400
 8004864:	40000800 	.word	0x40000800

08004868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a1b      	ldr	r3, [r3, #32]
 8004878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	f023 0201 	bic.w	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f023 030a 	bic.w	r3, r3, #10
 80048a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	621a      	str	r2, [r3, #32]
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	f023 0210 	bic.w	r2, r3, #16
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	031b      	lsls	r3, r3, #12
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004900:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4313      	orrs	r3, r2
 800490a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	621a      	str	r2, [r3, #32]
}
 8004918:	bf00      	nop
 800491a:	371c      	adds	r7, #28
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr

08004922 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004922:	b480      	push	{r7}
 8004924:	b085      	sub	sp, #20
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
 800492a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004938:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800493a:	683a      	ldr	r2, [r7, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4313      	orrs	r3, r2
 8004940:	f043 0307 	orr.w	r3, r3, #7
 8004944:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	609a      	str	r2, [r3, #8]
}
 800494c:	bf00      	nop
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	bc80      	pop	{r7}
 8004954:	4770      	bx	lr

08004956 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004956:	b480      	push	{r7}
 8004958:	b087      	sub	sp, #28
 800495a:	af00      	add	r7, sp, #0
 800495c:	60f8      	str	r0, [r7, #12]
 800495e:	60b9      	str	r1, [r7, #8]
 8004960:	607a      	str	r2, [r7, #4]
 8004962:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004970:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	021a      	lsls	r2, r3, #8
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	431a      	orrs	r2, r3
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	4313      	orrs	r3, r2
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	4313      	orrs	r3, r2
 8004982:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	609a      	str	r2, [r3, #8]
}
 800498a:	bf00      	nop
 800498c:	371c      	adds	r7, #28
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e046      	b.n	8004a3a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	4313      	orrs	r3, r2
 80049dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a16      	ldr	r2, [pc, #88]	; (8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d00e      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f8:	d009      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a12      	ldr	r2, [pc, #72]	; (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d004      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a10      	ldr	r2, [pc, #64]	; (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10c      	bne.n	8004a28 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc80      	pop	{r7}
 8004a42:	4770      	bx	lr
 8004a44:	40012c00 	.word	0x40012c00
 8004a48:	40000400 	.word	0x40000400
 8004a4c:	40000800 	.word	0x40000800

08004a50 <__errno>:
 8004a50:	4b01      	ldr	r3, [pc, #4]	; (8004a58 <__errno+0x8>)
 8004a52:	6818      	ldr	r0, [r3, #0]
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	20000014 	.word	0x20000014

08004a5c <__libc_init_array>:
 8004a5c:	b570      	push	{r4, r5, r6, lr}
 8004a5e:	2500      	movs	r5, #0
 8004a60:	4e0c      	ldr	r6, [pc, #48]	; (8004a94 <__libc_init_array+0x38>)
 8004a62:	4c0d      	ldr	r4, [pc, #52]	; (8004a98 <__libc_init_array+0x3c>)
 8004a64:	1ba4      	subs	r4, r4, r6
 8004a66:	10a4      	asrs	r4, r4, #2
 8004a68:	42a5      	cmp	r5, r4
 8004a6a:	d109      	bne.n	8004a80 <__libc_init_array+0x24>
 8004a6c:	f000 fc48 	bl	8005300 <_init>
 8004a70:	2500      	movs	r5, #0
 8004a72:	4e0a      	ldr	r6, [pc, #40]	; (8004a9c <__libc_init_array+0x40>)
 8004a74:	4c0a      	ldr	r4, [pc, #40]	; (8004aa0 <__libc_init_array+0x44>)
 8004a76:	1ba4      	subs	r4, r4, r6
 8004a78:	10a4      	asrs	r4, r4, #2
 8004a7a:	42a5      	cmp	r5, r4
 8004a7c:	d105      	bne.n	8004a8a <__libc_init_array+0x2e>
 8004a7e:	bd70      	pop	{r4, r5, r6, pc}
 8004a80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a84:	4798      	blx	r3
 8004a86:	3501      	adds	r5, #1
 8004a88:	e7ee      	b.n	8004a68 <__libc_init_array+0xc>
 8004a8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a8e:	4798      	blx	r3
 8004a90:	3501      	adds	r5, #1
 8004a92:	e7f2      	b.n	8004a7a <__libc_init_array+0x1e>
 8004a94:	080078c8 	.word	0x080078c8
 8004a98:	080078c8 	.word	0x080078c8
 8004a9c:	080078c8 	.word	0x080078c8
 8004aa0:	080078cc 	.word	0x080078cc

08004aa4 <memset>:
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	4402      	add	r2, r0
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d100      	bne.n	8004aae <memset+0xa>
 8004aac:	4770      	bx	lr
 8004aae:	f803 1b01 	strb.w	r1, [r3], #1
 8004ab2:	e7f9      	b.n	8004aa8 <memset+0x4>

08004ab4 <sniprintf>:
 8004ab4:	b40c      	push	{r2, r3}
 8004ab6:	b530      	push	{r4, r5, lr}
 8004ab8:	4b17      	ldr	r3, [pc, #92]	; (8004b18 <sniprintf+0x64>)
 8004aba:	1e0c      	subs	r4, r1, #0
 8004abc:	b09d      	sub	sp, #116	; 0x74
 8004abe:	681d      	ldr	r5, [r3, #0]
 8004ac0:	da08      	bge.n	8004ad4 <sniprintf+0x20>
 8004ac2:	238b      	movs	r3, #139	; 0x8b
 8004ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac8:	602b      	str	r3, [r5, #0]
 8004aca:	b01d      	add	sp, #116	; 0x74
 8004acc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ad0:	b002      	add	sp, #8
 8004ad2:	4770      	bx	lr
 8004ad4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004ad8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004adc:	bf0c      	ite	eq
 8004ade:	4623      	moveq	r3, r4
 8004ae0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ae4:	9304      	str	r3, [sp, #16]
 8004ae6:	9307      	str	r3, [sp, #28]
 8004ae8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004aec:	9002      	str	r0, [sp, #8]
 8004aee:	9006      	str	r0, [sp, #24]
 8004af0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004af4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004af6:	ab21      	add	r3, sp, #132	; 0x84
 8004af8:	a902      	add	r1, sp, #8
 8004afa:	4628      	mov	r0, r5
 8004afc:	9301      	str	r3, [sp, #4]
 8004afe:	f000 f867 	bl	8004bd0 <_svfiprintf_r>
 8004b02:	1c43      	adds	r3, r0, #1
 8004b04:	bfbc      	itt	lt
 8004b06:	238b      	movlt	r3, #139	; 0x8b
 8004b08:	602b      	strlt	r3, [r5, #0]
 8004b0a:	2c00      	cmp	r4, #0
 8004b0c:	d0dd      	beq.n	8004aca <sniprintf+0x16>
 8004b0e:	2200      	movs	r2, #0
 8004b10:	9b02      	ldr	r3, [sp, #8]
 8004b12:	701a      	strb	r2, [r3, #0]
 8004b14:	e7d9      	b.n	8004aca <sniprintf+0x16>
 8004b16:	bf00      	nop
 8004b18:	20000014 	.word	0x20000014

08004b1c <__ssputs_r>:
 8004b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b20:	688e      	ldr	r6, [r1, #8]
 8004b22:	4682      	mov	sl, r0
 8004b24:	429e      	cmp	r6, r3
 8004b26:	460c      	mov	r4, r1
 8004b28:	4690      	mov	r8, r2
 8004b2a:	4699      	mov	r9, r3
 8004b2c:	d837      	bhi.n	8004b9e <__ssputs_r+0x82>
 8004b2e:	898a      	ldrh	r2, [r1, #12]
 8004b30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b34:	d031      	beq.n	8004b9a <__ssputs_r+0x7e>
 8004b36:	2302      	movs	r3, #2
 8004b38:	6825      	ldr	r5, [r4, #0]
 8004b3a:	6909      	ldr	r1, [r1, #16]
 8004b3c:	1a6f      	subs	r7, r5, r1
 8004b3e:	6965      	ldr	r5, [r4, #20]
 8004b40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b44:	fb95 f5f3 	sdiv	r5, r5, r3
 8004b48:	f109 0301 	add.w	r3, r9, #1
 8004b4c:	443b      	add	r3, r7
 8004b4e:	429d      	cmp	r5, r3
 8004b50:	bf38      	it	cc
 8004b52:	461d      	movcc	r5, r3
 8004b54:	0553      	lsls	r3, r2, #21
 8004b56:	d530      	bpl.n	8004bba <__ssputs_r+0x9e>
 8004b58:	4629      	mov	r1, r5
 8004b5a:	f000 fb37 	bl	80051cc <_malloc_r>
 8004b5e:	4606      	mov	r6, r0
 8004b60:	b950      	cbnz	r0, 8004b78 <__ssputs_r+0x5c>
 8004b62:	230c      	movs	r3, #12
 8004b64:	f04f 30ff 	mov.w	r0, #4294967295
 8004b68:	f8ca 3000 	str.w	r3, [sl]
 8004b6c:	89a3      	ldrh	r3, [r4, #12]
 8004b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b72:	81a3      	strh	r3, [r4, #12]
 8004b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b78:	463a      	mov	r2, r7
 8004b7a:	6921      	ldr	r1, [r4, #16]
 8004b7c:	f000 fab6 	bl	80050ec <memcpy>
 8004b80:	89a3      	ldrh	r3, [r4, #12]
 8004b82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004b86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b8a:	81a3      	strh	r3, [r4, #12]
 8004b8c:	6126      	str	r6, [r4, #16]
 8004b8e:	443e      	add	r6, r7
 8004b90:	6026      	str	r6, [r4, #0]
 8004b92:	464e      	mov	r6, r9
 8004b94:	6165      	str	r5, [r4, #20]
 8004b96:	1bed      	subs	r5, r5, r7
 8004b98:	60a5      	str	r5, [r4, #8]
 8004b9a:	454e      	cmp	r6, r9
 8004b9c:	d900      	bls.n	8004ba0 <__ssputs_r+0x84>
 8004b9e:	464e      	mov	r6, r9
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	4641      	mov	r1, r8
 8004ba4:	6820      	ldr	r0, [r4, #0]
 8004ba6:	f000 faac 	bl	8005102 <memmove>
 8004baa:	68a3      	ldr	r3, [r4, #8]
 8004bac:	2000      	movs	r0, #0
 8004bae:	1b9b      	subs	r3, r3, r6
 8004bb0:	60a3      	str	r3, [r4, #8]
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	441e      	add	r6, r3
 8004bb6:	6026      	str	r6, [r4, #0]
 8004bb8:	e7dc      	b.n	8004b74 <__ssputs_r+0x58>
 8004bba:	462a      	mov	r2, r5
 8004bbc:	f000 fb60 	bl	8005280 <_realloc_r>
 8004bc0:	4606      	mov	r6, r0
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	d1e2      	bne.n	8004b8c <__ssputs_r+0x70>
 8004bc6:	6921      	ldr	r1, [r4, #16]
 8004bc8:	4650      	mov	r0, sl
 8004bca:	f000 fab3 	bl	8005134 <_free_r>
 8004bce:	e7c8      	b.n	8004b62 <__ssputs_r+0x46>

08004bd0 <_svfiprintf_r>:
 8004bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bd4:	461d      	mov	r5, r3
 8004bd6:	898b      	ldrh	r3, [r1, #12]
 8004bd8:	b09d      	sub	sp, #116	; 0x74
 8004bda:	061f      	lsls	r7, r3, #24
 8004bdc:	4680      	mov	r8, r0
 8004bde:	460c      	mov	r4, r1
 8004be0:	4616      	mov	r6, r2
 8004be2:	d50f      	bpl.n	8004c04 <_svfiprintf_r+0x34>
 8004be4:	690b      	ldr	r3, [r1, #16]
 8004be6:	b96b      	cbnz	r3, 8004c04 <_svfiprintf_r+0x34>
 8004be8:	2140      	movs	r1, #64	; 0x40
 8004bea:	f000 faef 	bl	80051cc <_malloc_r>
 8004bee:	6020      	str	r0, [r4, #0]
 8004bf0:	6120      	str	r0, [r4, #16]
 8004bf2:	b928      	cbnz	r0, 8004c00 <_svfiprintf_r+0x30>
 8004bf4:	230c      	movs	r3, #12
 8004bf6:	f8c8 3000 	str.w	r3, [r8]
 8004bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfe:	e0c8      	b.n	8004d92 <_svfiprintf_r+0x1c2>
 8004c00:	2340      	movs	r3, #64	; 0x40
 8004c02:	6163      	str	r3, [r4, #20]
 8004c04:	2300      	movs	r3, #0
 8004c06:	9309      	str	r3, [sp, #36]	; 0x24
 8004c08:	2320      	movs	r3, #32
 8004c0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c0e:	2330      	movs	r3, #48	; 0x30
 8004c10:	f04f 0b01 	mov.w	fp, #1
 8004c14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c18:	9503      	str	r5, [sp, #12]
 8004c1a:	4637      	mov	r7, r6
 8004c1c:	463d      	mov	r5, r7
 8004c1e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004c22:	b10b      	cbz	r3, 8004c28 <_svfiprintf_r+0x58>
 8004c24:	2b25      	cmp	r3, #37	; 0x25
 8004c26:	d13e      	bne.n	8004ca6 <_svfiprintf_r+0xd6>
 8004c28:	ebb7 0a06 	subs.w	sl, r7, r6
 8004c2c:	d00b      	beq.n	8004c46 <_svfiprintf_r+0x76>
 8004c2e:	4653      	mov	r3, sl
 8004c30:	4632      	mov	r2, r6
 8004c32:	4621      	mov	r1, r4
 8004c34:	4640      	mov	r0, r8
 8004c36:	f7ff ff71 	bl	8004b1c <__ssputs_r>
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	f000 80a4 	beq.w	8004d88 <_svfiprintf_r+0x1b8>
 8004c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c42:	4453      	add	r3, sl
 8004c44:	9309      	str	r3, [sp, #36]	; 0x24
 8004c46:	783b      	ldrb	r3, [r7, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 809d 	beq.w	8004d88 <_svfiprintf_r+0x1b8>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	f04f 32ff 	mov.w	r2, #4294967295
 8004c54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c58:	9304      	str	r3, [sp, #16]
 8004c5a:	9307      	str	r3, [sp, #28]
 8004c5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c60:	931a      	str	r3, [sp, #104]	; 0x68
 8004c62:	462f      	mov	r7, r5
 8004c64:	2205      	movs	r2, #5
 8004c66:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004c6a:	4850      	ldr	r0, [pc, #320]	; (8004dac <_svfiprintf_r+0x1dc>)
 8004c6c:	f000 fa30 	bl	80050d0 <memchr>
 8004c70:	9b04      	ldr	r3, [sp, #16]
 8004c72:	b9d0      	cbnz	r0, 8004caa <_svfiprintf_r+0xda>
 8004c74:	06d9      	lsls	r1, r3, #27
 8004c76:	bf44      	itt	mi
 8004c78:	2220      	movmi	r2, #32
 8004c7a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c7e:	071a      	lsls	r2, r3, #28
 8004c80:	bf44      	itt	mi
 8004c82:	222b      	movmi	r2, #43	; 0x2b
 8004c84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c88:	782a      	ldrb	r2, [r5, #0]
 8004c8a:	2a2a      	cmp	r2, #42	; 0x2a
 8004c8c:	d015      	beq.n	8004cba <_svfiprintf_r+0xea>
 8004c8e:	462f      	mov	r7, r5
 8004c90:	2000      	movs	r0, #0
 8004c92:	250a      	movs	r5, #10
 8004c94:	9a07      	ldr	r2, [sp, #28]
 8004c96:	4639      	mov	r1, r7
 8004c98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c9c:	3b30      	subs	r3, #48	; 0x30
 8004c9e:	2b09      	cmp	r3, #9
 8004ca0:	d94d      	bls.n	8004d3e <_svfiprintf_r+0x16e>
 8004ca2:	b1b8      	cbz	r0, 8004cd4 <_svfiprintf_r+0x104>
 8004ca4:	e00f      	b.n	8004cc6 <_svfiprintf_r+0xf6>
 8004ca6:	462f      	mov	r7, r5
 8004ca8:	e7b8      	b.n	8004c1c <_svfiprintf_r+0x4c>
 8004caa:	4a40      	ldr	r2, [pc, #256]	; (8004dac <_svfiprintf_r+0x1dc>)
 8004cac:	463d      	mov	r5, r7
 8004cae:	1a80      	subs	r0, r0, r2
 8004cb0:	fa0b f000 	lsl.w	r0, fp, r0
 8004cb4:	4318      	orrs	r0, r3
 8004cb6:	9004      	str	r0, [sp, #16]
 8004cb8:	e7d3      	b.n	8004c62 <_svfiprintf_r+0x92>
 8004cba:	9a03      	ldr	r2, [sp, #12]
 8004cbc:	1d11      	adds	r1, r2, #4
 8004cbe:	6812      	ldr	r2, [r2, #0]
 8004cc0:	9103      	str	r1, [sp, #12]
 8004cc2:	2a00      	cmp	r2, #0
 8004cc4:	db01      	blt.n	8004cca <_svfiprintf_r+0xfa>
 8004cc6:	9207      	str	r2, [sp, #28]
 8004cc8:	e004      	b.n	8004cd4 <_svfiprintf_r+0x104>
 8004cca:	4252      	negs	r2, r2
 8004ccc:	f043 0302 	orr.w	r3, r3, #2
 8004cd0:	9207      	str	r2, [sp, #28]
 8004cd2:	9304      	str	r3, [sp, #16]
 8004cd4:	783b      	ldrb	r3, [r7, #0]
 8004cd6:	2b2e      	cmp	r3, #46	; 0x2e
 8004cd8:	d10c      	bne.n	8004cf4 <_svfiprintf_r+0x124>
 8004cda:	787b      	ldrb	r3, [r7, #1]
 8004cdc:	2b2a      	cmp	r3, #42	; 0x2a
 8004cde:	d133      	bne.n	8004d48 <_svfiprintf_r+0x178>
 8004ce0:	9b03      	ldr	r3, [sp, #12]
 8004ce2:	3702      	adds	r7, #2
 8004ce4:	1d1a      	adds	r2, r3, #4
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	9203      	str	r2, [sp, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	bfb8      	it	lt
 8004cee:	f04f 33ff 	movlt.w	r3, #4294967295
 8004cf2:	9305      	str	r3, [sp, #20]
 8004cf4:	4d2e      	ldr	r5, [pc, #184]	; (8004db0 <_svfiprintf_r+0x1e0>)
 8004cf6:	2203      	movs	r2, #3
 8004cf8:	7839      	ldrb	r1, [r7, #0]
 8004cfa:	4628      	mov	r0, r5
 8004cfc:	f000 f9e8 	bl	80050d0 <memchr>
 8004d00:	b138      	cbz	r0, 8004d12 <_svfiprintf_r+0x142>
 8004d02:	2340      	movs	r3, #64	; 0x40
 8004d04:	1b40      	subs	r0, r0, r5
 8004d06:	fa03 f000 	lsl.w	r0, r3, r0
 8004d0a:	9b04      	ldr	r3, [sp, #16]
 8004d0c:	3701      	adds	r7, #1
 8004d0e:	4303      	orrs	r3, r0
 8004d10:	9304      	str	r3, [sp, #16]
 8004d12:	7839      	ldrb	r1, [r7, #0]
 8004d14:	2206      	movs	r2, #6
 8004d16:	4827      	ldr	r0, [pc, #156]	; (8004db4 <_svfiprintf_r+0x1e4>)
 8004d18:	1c7e      	adds	r6, r7, #1
 8004d1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d1e:	f000 f9d7 	bl	80050d0 <memchr>
 8004d22:	2800      	cmp	r0, #0
 8004d24:	d038      	beq.n	8004d98 <_svfiprintf_r+0x1c8>
 8004d26:	4b24      	ldr	r3, [pc, #144]	; (8004db8 <_svfiprintf_r+0x1e8>)
 8004d28:	bb13      	cbnz	r3, 8004d70 <_svfiprintf_r+0x1a0>
 8004d2a:	9b03      	ldr	r3, [sp, #12]
 8004d2c:	3307      	adds	r3, #7
 8004d2e:	f023 0307 	bic.w	r3, r3, #7
 8004d32:	3308      	adds	r3, #8
 8004d34:	9303      	str	r3, [sp, #12]
 8004d36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d38:	444b      	add	r3, r9
 8004d3a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d3c:	e76d      	b.n	8004c1a <_svfiprintf_r+0x4a>
 8004d3e:	fb05 3202 	mla	r2, r5, r2, r3
 8004d42:	2001      	movs	r0, #1
 8004d44:	460f      	mov	r7, r1
 8004d46:	e7a6      	b.n	8004c96 <_svfiprintf_r+0xc6>
 8004d48:	2300      	movs	r3, #0
 8004d4a:	250a      	movs	r5, #10
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	3701      	adds	r7, #1
 8004d50:	9305      	str	r3, [sp, #20]
 8004d52:	4638      	mov	r0, r7
 8004d54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d58:	3a30      	subs	r2, #48	; 0x30
 8004d5a:	2a09      	cmp	r2, #9
 8004d5c:	d903      	bls.n	8004d66 <_svfiprintf_r+0x196>
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0c8      	beq.n	8004cf4 <_svfiprintf_r+0x124>
 8004d62:	9105      	str	r1, [sp, #20]
 8004d64:	e7c6      	b.n	8004cf4 <_svfiprintf_r+0x124>
 8004d66:	fb05 2101 	mla	r1, r5, r1, r2
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	4607      	mov	r7, r0
 8004d6e:	e7f0      	b.n	8004d52 <_svfiprintf_r+0x182>
 8004d70:	ab03      	add	r3, sp, #12
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	4622      	mov	r2, r4
 8004d76:	4b11      	ldr	r3, [pc, #68]	; (8004dbc <_svfiprintf_r+0x1ec>)
 8004d78:	a904      	add	r1, sp, #16
 8004d7a:	4640      	mov	r0, r8
 8004d7c:	f3af 8000 	nop.w
 8004d80:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004d84:	4681      	mov	r9, r0
 8004d86:	d1d6      	bne.n	8004d36 <_svfiprintf_r+0x166>
 8004d88:	89a3      	ldrh	r3, [r4, #12]
 8004d8a:	065b      	lsls	r3, r3, #25
 8004d8c:	f53f af35 	bmi.w	8004bfa <_svfiprintf_r+0x2a>
 8004d90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d92:	b01d      	add	sp, #116	; 0x74
 8004d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d98:	ab03      	add	r3, sp, #12
 8004d9a:	9300      	str	r3, [sp, #0]
 8004d9c:	4622      	mov	r2, r4
 8004d9e:	4b07      	ldr	r3, [pc, #28]	; (8004dbc <_svfiprintf_r+0x1ec>)
 8004da0:	a904      	add	r1, sp, #16
 8004da2:	4640      	mov	r0, r8
 8004da4:	f000 f882 	bl	8004eac <_printf_i>
 8004da8:	e7ea      	b.n	8004d80 <_svfiprintf_r+0x1b0>
 8004daa:	bf00      	nop
 8004dac:	08007894 	.word	0x08007894
 8004db0:	0800789a 	.word	0x0800789a
 8004db4:	0800789e 	.word	0x0800789e
 8004db8:	00000000 	.word	0x00000000
 8004dbc:	08004b1d 	.word	0x08004b1d

08004dc0 <_printf_common>:
 8004dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc4:	4691      	mov	r9, r2
 8004dc6:	461f      	mov	r7, r3
 8004dc8:	688a      	ldr	r2, [r1, #8]
 8004dca:	690b      	ldr	r3, [r1, #16]
 8004dcc:	4606      	mov	r6, r0
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	bfb8      	it	lt
 8004dd2:	4613      	movlt	r3, r2
 8004dd4:	f8c9 3000 	str.w	r3, [r9]
 8004dd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ddc:	460c      	mov	r4, r1
 8004dde:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004de2:	b112      	cbz	r2, 8004dea <_printf_common+0x2a>
 8004de4:	3301      	adds	r3, #1
 8004de6:	f8c9 3000 	str.w	r3, [r9]
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	0699      	lsls	r1, r3, #26
 8004dee:	bf42      	ittt	mi
 8004df0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004df4:	3302      	addmi	r3, #2
 8004df6:	f8c9 3000 	strmi.w	r3, [r9]
 8004dfa:	6825      	ldr	r5, [r4, #0]
 8004dfc:	f015 0506 	ands.w	r5, r5, #6
 8004e00:	d107      	bne.n	8004e12 <_printf_common+0x52>
 8004e02:	f104 0a19 	add.w	sl, r4, #25
 8004e06:	68e3      	ldr	r3, [r4, #12]
 8004e08:	f8d9 2000 	ldr.w	r2, [r9]
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	42ab      	cmp	r3, r5
 8004e10:	dc29      	bgt.n	8004e66 <_printf_common+0xa6>
 8004e12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004e16:	6822      	ldr	r2, [r4, #0]
 8004e18:	3300      	adds	r3, #0
 8004e1a:	bf18      	it	ne
 8004e1c:	2301      	movne	r3, #1
 8004e1e:	0692      	lsls	r2, r2, #26
 8004e20:	d42e      	bmi.n	8004e80 <_printf_common+0xc0>
 8004e22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e26:	4639      	mov	r1, r7
 8004e28:	4630      	mov	r0, r6
 8004e2a:	47c0      	blx	r8
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d021      	beq.n	8004e74 <_printf_common+0xb4>
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	68e5      	ldr	r5, [r4, #12]
 8004e34:	f003 0306 	and.w	r3, r3, #6
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	bf18      	it	ne
 8004e3c:	2500      	movne	r5, #0
 8004e3e:	f8d9 2000 	ldr.w	r2, [r9]
 8004e42:	f04f 0900 	mov.w	r9, #0
 8004e46:	bf08      	it	eq
 8004e48:	1aad      	subeq	r5, r5, r2
 8004e4a:	68a3      	ldr	r3, [r4, #8]
 8004e4c:	6922      	ldr	r2, [r4, #16]
 8004e4e:	bf08      	it	eq
 8004e50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e54:	4293      	cmp	r3, r2
 8004e56:	bfc4      	itt	gt
 8004e58:	1a9b      	subgt	r3, r3, r2
 8004e5a:	18ed      	addgt	r5, r5, r3
 8004e5c:	341a      	adds	r4, #26
 8004e5e:	454d      	cmp	r5, r9
 8004e60:	d11a      	bne.n	8004e98 <_printf_common+0xd8>
 8004e62:	2000      	movs	r0, #0
 8004e64:	e008      	b.n	8004e78 <_printf_common+0xb8>
 8004e66:	2301      	movs	r3, #1
 8004e68:	4652      	mov	r2, sl
 8004e6a:	4639      	mov	r1, r7
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	47c0      	blx	r8
 8004e70:	3001      	adds	r0, #1
 8004e72:	d103      	bne.n	8004e7c <_printf_common+0xbc>
 8004e74:	f04f 30ff 	mov.w	r0, #4294967295
 8004e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e7c:	3501      	adds	r5, #1
 8004e7e:	e7c2      	b.n	8004e06 <_printf_common+0x46>
 8004e80:	2030      	movs	r0, #48	; 0x30
 8004e82:	18e1      	adds	r1, r4, r3
 8004e84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e8e:	4422      	add	r2, r4
 8004e90:	3302      	adds	r3, #2
 8004e92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e96:	e7c4      	b.n	8004e22 <_printf_common+0x62>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	4639      	mov	r1, r7
 8004e9e:	4630      	mov	r0, r6
 8004ea0:	47c0      	blx	r8
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d0e6      	beq.n	8004e74 <_printf_common+0xb4>
 8004ea6:	f109 0901 	add.w	r9, r9, #1
 8004eaa:	e7d8      	b.n	8004e5e <_printf_common+0x9e>

08004eac <_printf_i>:
 8004eac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004eb0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004eb4:	460c      	mov	r4, r1
 8004eb6:	7e09      	ldrb	r1, [r1, #24]
 8004eb8:	b085      	sub	sp, #20
 8004eba:	296e      	cmp	r1, #110	; 0x6e
 8004ebc:	4617      	mov	r7, r2
 8004ebe:	4606      	mov	r6, r0
 8004ec0:	4698      	mov	r8, r3
 8004ec2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004ec4:	f000 80b3 	beq.w	800502e <_printf_i+0x182>
 8004ec8:	d822      	bhi.n	8004f10 <_printf_i+0x64>
 8004eca:	2963      	cmp	r1, #99	; 0x63
 8004ecc:	d036      	beq.n	8004f3c <_printf_i+0x90>
 8004ece:	d80a      	bhi.n	8004ee6 <_printf_i+0x3a>
 8004ed0:	2900      	cmp	r1, #0
 8004ed2:	f000 80b9 	beq.w	8005048 <_printf_i+0x19c>
 8004ed6:	2958      	cmp	r1, #88	; 0x58
 8004ed8:	f000 8083 	beq.w	8004fe2 <_printf_i+0x136>
 8004edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ee0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004ee4:	e032      	b.n	8004f4c <_printf_i+0xa0>
 8004ee6:	2964      	cmp	r1, #100	; 0x64
 8004ee8:	d001      	beq.n	8004eee <_printf_i+0x42>
 8004eea:	2969      	cmp	r1, #105	; 0x69
 8004eec:	d1f6      	bne.n	8004edc <_printf_i+0x30>
 8004eee:	6820      	ldr	r0, [r4, #0]
 8004ef0:	6813      	ldr	r3, [r2, #0]
 8004ef2:	0605      	lsls	r5, r0, #24
 8004ef4:	f103 0104 	add.w	r1, r3, #4
 8004ef8:	d52a      	bpl.n	8004f50 <_printf_i+0xa4>
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6011      	str	r1, [r2, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	da03      	bge.n	8004f0a <_printf_i+0x5e>
 8004f02:	222d      	movs	r2, #45	; 0x2d
 8004f04:	425b      	negs	r3, r3
 8004f06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004f0a:	486f      	ldr	r0, [pc, #444]	; (80050c8 <_printf_i+0x21c>)
 8004f0c:	220a      	movs	r2, #10
 8004f0e:	e039      	b.n	8004f84 <_printf_i+0xd8>
 8004f10:	2973      	cmp	r1, #115	; 0x73
 8004f12:	f000 809d 	beq.w	8005050 <_printf_i+0x1a4>
 8004f16:	d808      	bhi.n	8004f2a <_printf_i+0x7e>
 8004f18:	296f      	cmp	r1, #111	; 0x6f
 8004f1a:	d020      	beq.n	8004f5e <_printf_i+0xb2>
 8004f1c:	2970      	cmp	r1, #112	; 0x70
 8004f1e:	d1dd      	bne.n	8004edc <_printf_i+0x30>
 8004f20:	6823      	ldr	r3, [r4, #0]
 8004f22:	f043 0320 	orr.w	r3, r3, #32
 8004f26:	6023      	str	r3, [r4, #0]
 8004f28:	e003      	b.n	8004f32 <_printf_i+0x86>
 8004f2a:	2975      	cmp	r1, #117	; 0x75
 8004f2c:	d017      	beq.n	8004f5e <_printf_i+0xb2>
 8004f2e:	2978      	cmp	r1, #120	; 0x78
 8004f30:	d1d4      	bne.n	8004edc <_printf_i+0x30>
 8004f32:	2378      	movs	r3, #120	; 0x78
 8004f34:	4865      	ldr	r0, [pc, #404]	; (80050cc <_printf_i+0x220>)
 8004f36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f3a:	e055      	b.n	8004fe8 <_printf_i+0x13c>
 8004f3c:	6813      	ldr	r3, [r2, #0]
 8004f3e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f42:	1d19      	adds	r1, r3, #4
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6011      	str	r1, [r2, #0]
 8004f48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e08c      	b.n	800506a <_printf_i+0x1be>
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f56:	6011      	str	r1, [r2, #0]
 8004f58:	bf18      	it	ne
 8004f5a:	b21b      	sxthne	r3, r3
 8004f5c:	e7cf      	b.n	8004efe <_printf_i+0x52>
 8004f5e:	6813      	ldr	r3, [r2, #0]
 8004f60:	6825      	ldr	r5, [r4, #0]
 8004f62:	1d18      	adds	r0, r3, #4
 8004f64:	6010      	str	r0, [r2, #0]
 8004f66:	0628      	lsls	r0, r5, #24
 8004f68:	d501      	bpl.n	8004f6e <_printf_i+0xc2>
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	e002      	b.n	8004f74 <_printf_i+0xc8>
 8004f6e:	0668      	lsls	r0, r5, #25
 8004f70:	d5fb      	bpl.n	8004f6a <_printf_i+0xbe>
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	296f      	cmp	r1, #111	; 0x6f
 8004f76:	bf14      	ite	ne
 8004f78:	220a      	movne	r2, #10
 8004f7a:	2208      	moveq	r2, #8
 8004f7c:	4852      	ldr	r0, [pc, #328]	; (80050c8 <_printf_i+0x21c>)
 8004f7e:	2100      	movs	r1, #0
 8004f80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f84:	6865      	ldr	r5, [r4, #4]
 8004f86:	2d00      	cmp	r5, #0
 8004f88:	60a5      	str	r5, [r4, #8]
 8004f8a:	f2c0 8095 	blt.w	80050b8 <_printf_i+0x20c>
 8004f8e:	6821      	ldr	r1, [r4, #0]
 8004f90:	f021 0104 	bic.w	r1, r1, #4
 8004f94:	6021      	str	r1, [r4, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d13d      	bne.n	8005016 <_printf_i+0x16a>
 8004f9a:	2d00      	cmp	r5, #0
 8004f9c:	f040 808e 	bne.w	80050bc <_printf_i+0x210>
 8004fa0:	4665      	mov	r5, ip
 8004fa2:	2a08      	cmp	r2, #8
 8004fa4:	d10b      	bne.n	8004fbe <_printf_i+0x112>
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	07db      	lsls	r3, r3, #31
 8004faa:	d508      	bpl.n	8004fbe <_printf_i+0x112>
 8004fac:	6923      	ldr	r3, [r4, #16]
 8004fae:	6862      	ldr	r2, [r4, #4]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	bfde      	ittt	le
 8004fb4:	2330      	movle	r3, #48	; 0x30
 8004fb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fba:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004fbe:	ebac 0305 	sub.w	r3, ip, r5
 8004fc2:	6123      	str	r3, [r4, #16]
 8004fc4:	f8cd 8000 	str.w	r8, [sp]
 8004fc8:	463b      	mov	r3, r7
 8004fca:	aa03      	add	r2, sp, #12
 8004fcc:	4621      	mov	r1, r4
 8004fce:	4630      	mov	r0, r6
 8004fd0:	f7ff fef6 	bl	8004dc0 <_printf_common>
 8004fd4:	3001      	adds	r0, #1
 8004fd6:	d14d      	bne.n	8005074 <_printf_i+0x1c8>
 8004fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fdc:	b005      	add	sp, #20
 8004fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004fe2:	4839      	ldr	r0, [pc, #228]	; (80050c8 <_printf_i+0x21c>)
 8004fe4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004fe8:	6813      	ldr	r3, [r2, #0]
 8004fea:	6821      	ldr	r1, [r4, #0]
 8004fec:	1d1d      	adds	r5, r3, #4
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6015      	str	r5, [r2, #0]
 8004ff2:	060a      	lsls	r2, r1, #24
 8004ff4:	d50b      	bpl.n	800500e <_printf_i+0x162>
 8004ff6:	07ca      	lsls	r2, r1, #31
 8004ff8:	bf44      	itt	mi
 8004ffa:	f041 0120 	orrmi.w	r1, r1, #32
 8004ffe:	6021      	strmi	r1, [r4, #0]
 8005000:	b91b      	cbnz	r3, 800500a <_printf_i+0x15e>
 8005002:	6822      	ldr	r2, [r4, #0]
 8005004:	f022 0220 	bic.w	r2, r2, #32
 8005008:	6022      	str	r2, [r4, #0]
 800500a:	2210      	movs	r2, #16
 800500c:	e7b7      	b.n	8004f7e <_printf_i+0xd2>
 800500e:	064d      	lsls	r5, r1, #25
 8005010:	bf48      	it	mi
 8005012:	b29b      	uxthmi	r3, r3
 8005014:	e7ef      	b.n	8004ff6 <_printf_i+0x14a>
 8005016:	4665      	mov	r5, ip
 8005018:	fbb3 f1f2 	udiv	r1, r3, r2
 800501c:	fb02 3311 	mls	r3, r2, r1, r3
 8005020:	5cc3      	ldrb	r3, [r0, r3]
 8005022:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005026:	460b      	mov	r3, r1
 8005028:	2900      	cmp	r1, #0
 800502a:	d1f5      	bne.n	8005018 <_printf_i+0x16c>
 800502c:	e7b9      	b.n	8004fa2 <_printf_i+0xf6>
 800502e:	6813      	ldr	r3, [r2, #0]
 8005030:	6825      	ldr	r5, [r4, #0]
 8005032:	1d18      	adds	r0, r3, #4
 8005034:	6961      	ldr	r1, [r4, #20]
 8005036:	6010      	str	r0, [r2, #0]
 8005038:	0628      	lsls	r0, r5, #24
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	d501      	bpl.n	8005042 <_printf_i+0x196>
 800503e:	6019      	str	r1, [r3, #0]
 8005040:	e002      	b.n	8005048 <_printf_i+0x19c>
 8005042:	066a      	lsls	r2, r5, #25
 8005044:	d5fb      	bpl.n	800503e <_printf_i+0x192>
 8005046:	8019      	strh	r1, [r3, #0]
 8005048:	2300      	movs	r3, #0
 800504a:	4665      	mov	r5, ip
 800504c:	6123      	str	r3, [r4, #16]
 800504e:	e7b9      	b.n	8004fc4 <_printf_i+0x118>
 8005050:	6813      	ldr	r3, [r2, #0]
 8005052:	1d19      	adds	r1, r3, #4
 8005054:	6011      	str	r1, [r2, #0]
 8005056:	681d      	ldr	r5, [r3, #0]
 8005058:	6862      	ldr	r2, [r4, #4]
 800505a:	2100      	movs	r1, #0
 800505c:	4628      	mov	r0, r5
 800505e:	f000 f837 	bl	80050d0 <memchr>
 8005062:	b108      	cbz	r0, 8005068 <_printf_i+0x1bc>
 8005064:	1b40      	subs	r0, r0, r5
 8005066:	6060      	str	r0, [r4, #4]
 8005068:	6863      	ldr	r3, [r4, #4]
 800506a:	6123      	str	r3, [r4, #16]
 800506c:	2300      	movs	r3, #0
 800506e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005072:	e7a7      	b.n	8004fc4 <_printf_i+0x118>
 8005074:	6923      	ldr	r3, [r4, #16]
 8005076:	462a      	mov	r2, r5
 8005078:	4639      	mov	r1, r7
 800507a:	4630      	mov	r0, r6
 800507c:	47c0      	blx	r8
 800507e:	3001      	adds	r0, #1
 8005080:	d0aa      	beq.n	8004fd8 <_printf_i+0x12c>
 8005082:	6823      	ldr	r3, [r4, #0]
 8005084:	079b      	lsls	r3, r3, #30
 8005086:	d413      	bmi.n	80050b0 <_printf_i+0x204>
 8005088:	68e0      	ldr	r0, [r4, #12]
 800508a:	9b03      	ldr	r3, [sp, #12]
 800508c:	4298      	cmp	r0, r3
 800508e:	bfb8      	it	lt
 8005090:	4618      	movlt	r0, r3
 8005092:	e7a3      	b.n	8004fdc <_printf_i+0x130>
 8005094:	2301      	movs	r3, #1
 8005096:	464a      	mov	r2, r9
 8005098:	4639      	mov	r1, r7
 800509a:	4630      	mov	r0, r6
 800509c:	47c0      	blx	r8
 800509e:	3001      	adds	r0, #1
 80050a0:	d09a      	beq.n	8004fd8 <_printf_i+0x12c>
 80050a2:	3501      	adds	r5, #1
 80050a4:	68e3      	ldr	r3, [r4, #12]
 80050a6:	9a03      	ldr	r2, [sp, #12]
 80050a8:	1a9b      	subs	r3, r3, r2
 80050aa:	42ab      	cmp	r3, r5
 80050ac:	dcf2      	bgt.n	8005094 <_printf_i+0x1e8>
 80050ae:	e7eb      	b.n	8005088 <_printf_i+0x1dc>
 80050b0:	2500      	movs	r5, #0
 80050b2:	f104 0919 	add.w	r9, r4, #25
 80050b6:	e7f5      	b.n	80050a4 <_printf_i+0x1f8>
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1ac      	bne.n	8005016 <_printf_i+0x16a>
 80050bc:	7803      	ldrb	r3, [r0, #0]
 80050be:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050c6:	e76c      	b.n	8004fa2 <_printf_i+0xf6>
 80050c8:	080078a5 	.word	0x080078a5
 80050cc:	080078b6 	.word	0x080078b6

080050d0 <memchr>:
 80050d0:	b510      	push	{r4, lr}
 80050d2:	b2c9      	uxtb	r1, r1
 80050d4:	4402      	add	r2, r0
 80050d6:	4290      	cmp	r0, r2
 80050d8:	4603      	mov	r3, r0
 80050da:	d101      	bne.n	80050e0 <memchr+0x10>
 80050dc:	2300      	movs	r3, #0
 80050de:	e003      	b.n	80050e8 <memchr+0x18>
 80050e0:	781c      	ldrb	r4, [r3, #0]
 80050e2:	3001      	adds	r0, #1
 80050e4:	428c      	cmp	r4, r1
 80050e6:	d1f6      	bne.n	80050d6 <memchr+0x6>
 80050e8:	4618      	mov	r0, r3
 80050ea:	bd10      	pop	{r4, pc}

080050ec <memcpy>:
 80050ec:	b510      	push	{r4, lr}
 80050ee:	1e43      	subs	r3, r0, #1
 80050f0:	440a      	add	r2, r1
 80050f2:	4291      	cmp	r1, r2
 80050f4:	d100      	bne.n	80050f8 <memcpy+0xc>
 80050f6:	bd10      	pop	{r4, pc}
 80050f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005100:	e7f7      	b.n	80050f2 <memcpy+0x6>

08005102 <memmove>:
 8005102:	4288      	cmp	r0, r1
 8005104:	b510      	push	{r4, lr}
 8005106:	eb01 0302 	add.w	r3, r1, r2
 800510a:	d807      	bhi.n	800511c <memmove+0x1a>
 800510c:	1e42      	subs	r2, r0, #1
 800510e:	4299      	cmp	r1, r3
 8005110:	d00a      	beq.n	8005128 <memmove+0x26>
 8005112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005116:	f802 4f01 	strb.w	r4, [r2, #1]!
 800511a:	e7f8      	b.n	800510e <memmove+0xc>
 800511c:	4283      	cmp	r3, r0
 800511e:	d9f5      	bls.n	800510c <memmove+0xa>
 8005120:	1881      	adds	r1, r0, r2
 8005122:	1ad2      	subs	r2, r2, r3
 8005124:	42d3      	cmn	r3, r2
 8005126:	d100      	bne.n	800512a <memmove+0x28>
 8005128:	bd10      	pop	{r4, pc}
 800512a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800512e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005132:	e7f7      	b.n	8005124 <memmove+0x22>

08005134 <_free_r>:
 8005134:	b538      	push	{r3, r4, r5, lr}
 8005136:	4605      	mov	r5, r0
 8005138:	2900      	cmp	r1, #0
 800513a:	d043      	beq.n	80051c4 <_free_r+0x90>
 800513c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005140:	1f0c      	subs	r4, r1, #4
 8005142:	2b00      	cmp	r3, #0
 8005144:	bfb8      	it	lt
 8005146:	18e4      	addlt	r4, r4, r3
 8005148:	f000 f8d0 	bl	80052ec <__malloc_lock>
 800514c:	4a1e      	ldr	r2, [pc, #120]	; (80051c8 <_free_r+0x94>)
 800514e:	6813      	ldr	r3, [r2, #0]
 8005150:	4610      	mov	r0, r2
 8005152:	b933      	cbnz	r3, 8005162 <_free_r+0x2e>
 8005154:	6063      	str	r3, [r4, #4]
 8005156:	6014      	str	r4, [r2, #0]
 8005158:	4628      	mov	r0, r5
 800515a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800515e:	f000 b8c6 	b.w	80052ee <__malloc_unlock>
 8005162:	42a3      	cmp	r3, r4
 8005164:	d90b      	bls.n	800517e <_free_r+0x4a>
 8005166:	6821      	ldr	r1, [r4, #0]
 8005168:	1862      	adds	r2, r4, r1
 800516a:	4293      	cmp	r3, r2
 800516c:	bf01      	itttt	eq
 800516e:	681a      	ldreq	r2, [r3, #0]
 8005170:	685b      	ldreq	r3, [r3, #4]
 8005172:	1852      	addeq	r2, r2, r1
 8005174:	6022      	streq	r2, [r4, #0]
 8005176:	6063      	str	r3, [r4, #4]
 8005178:	6004      	str	r4, [r0, #0]
 800517a:	e7ed      	b.n	8005158 <_free_r+0x24>
 800517c:	4613      	mov	r3, r2
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	b10a      	cbz	r2, 8005186 <_free_r+0x52>
 8005182:	42a2      	cmp	r2, r4
 8005184:	d9fa      	bls.n	800517c <_free_r+0x48>
 8005186:	6819      	ldr	r1, [r3, #0]
 8005188:	1858      	adds	r0, r3, r1
 800518a:	42a0      	cmp	r0, r4
 800518c:	d10b      	bne.n	80051a6 <_free_r+0x72>
 800518e:	6820      	ldr	r0, [r4, #0]
 8005190:	4401      	add	r1, r0
 8005192:	1858      	adds	r0, r3, r1
 8005194:	4282      	cmp	r2, r0
 8005196:	6019      	str	r1, [r3, #0]
 8005198:	d1de      	bne.n	8005158 <_free_r+0x24>
 800519a:	6810      	ldr	r0, [r2, #0]
 800519c:	6852      	ldr	r2, [r2, #4]
 800519e:	4401      	add	r1, r0
 80051a0:	6019      	str	r1, [r3, #0]
 80051a2:	605a      	str	r2, [r3, #4]
 80051a4:	e7d8      	b.n	8005158 <_free_r+0x24>
 80051a6:	d902      	bls.n	80051ae <_free_r+0x7a>
 80051a8:	230c      	movs	r3, #12
 80051aa:	602b      	str	r3, [r5, #0]
 80051ac:	e7d4      	b.n	8005158 <_free_r+0x24>
 80051ae:	6820      	ldr	r0, [r4, #0]
 80051b0:	1821      	adds	r1, r4, r0
 80051b2:	428a      	cmp	r2, r1
 80051b4:	bf01      	itttt	eq
 80051b6:	6811      	ldreq	r1, [r2, #0]
 80051b8:	6852      	ldreq	r2, [r2, #4]
 80051ba:	1809      	addeq	r1, r1, r0
 80051bc:	6021      	streq	r1, [r4, #0]
 80051be:	6062      	str	r2, [r4, #4]
 80051c0:	605c      	str	r4, [r3, #4]
 80051c2:	e7c9      	b.n	8005158 <_free_r+0x24>
 80051c4:	bd38      	pop	{r3, r4, r5, pc}
 80051c6:	bf00      	nop
 80051c8:	200000e0 	.word	0x200000e0

080051cc <_malloc_r>:
 80051cc:	b570      	push	{r4, r5, r6, lr}
 80051ce:	1ccd      	adds	r5, r1, #3
 80051d0:	f025 0503 	bic.w	r5, r5, #3
 80051d4:	3508      	adds	r5, #8
 80051d6:	2d0c      	cmp	r5, #12
 80051d8:	bf38      	it	cc
 80051da:	250c      	movcc	r5, #12
 80051dc:	2d00      	cmp	r5, #0
 80051de:	4606      	mov	r6, r0
 80051e0:	db01      	blt.n	80051e6 <_malloc_r+0x1a>
 80051e2:	42a9      	cmp	r1, r5
 80051e4:	d903      	bls.n	80051ee <_malloc_r+0x22>
 80051e6:	230c      	movs	r3, #12
 80051e8:	6033      	str	r3, [r6, #0]
 80051ea:	2000      	movs	r0, #0
 80051ec:	bd70      	pop	{r4, r5, r6, pc}
 80051ee:	f000 f87d 	bl	80052ec <__malloc_lock>
 80051f2:	4a21      	ldr	r2, [pc, #132]	; (8005278 <_malloc_r+0xac>)
 80051f4:	6814      	ldr	r4, [r2, #0]
 80051f6:	4621      	mov	r1, r4
 80051f8:	b991      	cbnz	r1, 8005220 <_malloc_r+0x54>
 80051fa:	4c20      	ldr	r4, [pc, #128]	; (800527c <_malloc_r+0xb0>)
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	b91b      	cbnz	r3, 8005208 <_malloc_r+0x3c>
 8005200:	4630      	mov	r0, r6
 8005202:	f000 f863 	bl	80052cc <_sbrk_r>
 8005206:	6020      	str	r0, [r4, #0]
 8005208:	4629      	mov	r1, r5
 800520a:	4630      	mov	r0, r6
 800520c:	f000 f85e 	bl	80052cc <_sbrk_r>
 8005210:	1c43      	adds	r3, r0, #1
 8005212:	d124      	bne.n	800525e <_malloc_r+0x92>
 8005214:	230c      	movs	r3, #12
 8005216:	4630      	mov	r0, r6
 8005218:	6033      	str	r3, [r6, #0]
 800521a:	f000 f868 	bl	80052ee <__malloc_unlock>
 800521e:	e7e4      	b.n	80051ea <_malloc_r+0x1e>
 8005220:	680b      	ldr	r3, [r1, #0]
 8005222:	1b5b      	subs	r3, r3, r5
 8005224:	d418      	bmi.n	8005258 <_malloc_r+0x8c>
 8005226:	2b0b      	cmp	r3, #11
 8005228:	d90f      	bls.n	800524a <_malloc_r+0x7e>
 800522a:	600b      	str	r3, [r1, #0]
 800522c:	18cc      	adds	r4, r1, r3
 800522e:	50cd      	str	r5, [r1, r3]
 8005230:	4630      	mov	r0, r6
 8005232:	f000 f85c 	bl	80052ee <__malloc_unlock>
 8005236:	f104 000b 	add.w	r0, r4, #11
 800523a:	1d23      	adds	r3, r4, #4
 800523c:	f020 0007 	bic.w	r0, r0, #7
 8005240:	1ac3      	subs	r3, r0, r3
 8005242:	d0d3      	beq.n	80051ec <_malloc_r+0x20>
 8005244:	425a      	negs	r2, r3
 8005246:	50e2      	str	r2, [r4, r3]
 8005248:	e7d0      	b.n	80051ec <_malloc_r+0x20>
 800524a:	684b      	ldr	r3, [r1, #4]
 800524c:	428c      	cmp	r4, r1
 800524e:	bf16      	itet	ne
 8005250:	6063      	strne	r3, [r4, #4]
 8005252:	6013      	streq	r3, [r2, #0]
 8005254:	460c      	movne	r4, r1
 8005256:	e7eb      	b.n	8005230 <_malloc_r+0x64>
 8005258:	460c      	mov	r4, r1
 800525a:	6849      	ldr	r1, [r1, #4]
 800525c:	e7cc      	b.n	80051f8 <_malloc_r+0x2c>
 800525e:	1cc4      	adds	r4, r0, #3
 8005260:	f024 0403 	bic.w	r4, r4, #3
 8005264:	42a0      	cmp	r0, r4
 8005266:	d005      	beq.n	8005274 <_malloc_r+0xa8>
 8005268:	1a21      	subs	r1, r4, r0
 800526a:	4630      	mov	r0, r6
 800526c:	f000 f82e 	bl	80052cc <_sbrk_r>
 8005270:	3001      	adds	r0, #1
 8005272:	d0cf      	beq.n	8005214 <_malloc_r+0x48>
 8005274:	6025      	str	r5, [r4, #0]
 8005276:	e7db      	b.n	8005230 <_malloc_r+0x64>
 8005278:	200000e0 	.word	0x200000e0
 800527c:	200000e4 	.word	0x200000e4

08005280 <_realloc_r>:
 8005280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005282:	4607      	mov	r7, r0
 8005284:	4614      	mov	r4, r2
 8005286:	460e      	mov	r6, r1
 8005288:	b921      	cbnz	r1, 8005294 <_realloc_r+0x14>
 800528a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800528e:	4611      	mov	r1, r2
 8005290:	f7ff bf9c 	b.w	80051cc <_malloc_r>
 8005294:	b922      	cbnz	r2, 80052a0 <_realloc_r+0x20>
 8005296:	f7ff ff4d 	bl	8005134 <_free_r>
 800529a:	4625      	mov	r5, r4
 800529c:	4628      	mov	r0, r5
 800529e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052a0:	f000 f826 	bl	80052f0 <_malloc_usable_size_r>
 80052a4:	42a0      	cmp	r0, r4
 80052a6:	d20f      	bcs.n	80052c8 <_realloc_r+0x48>
 80052a8:	4621      	mov	r1, r4
 80052aa:	4638      	mov	r0, r7
 80052ac:	f7ff ff8e 	bl	80051cc <_malloc_r>
 80052b0:	4605      	mov	r5, r0
 80052b2:	2800      	cmp	r0, #0
 80052b4:	d0f2      	beq.n	800529c <_realloc_r+0x1c>
 80052b6:	4631      	mov	r1, r6
 80052b8:	4622      	mov	r2, r4
 80052ba:	f7ff ff17 	bl	80050ec <memcpy>
 80052be:	4631      	mov	r1, r6
 80052c0:	4638      	mov	r0, r7
 80052c2:	f7ff ff37 	bl	8005134 <_free_r>
 80052c6:	e7e9      	b.n	800529c <_realloc_r+0x1c>
 80052c8:	4635      	mov	r5, r6
 80052ca:	e7e7      	b.n	800529c <_realloc_r+0x1c>

080052cc <_sbrk_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	2300      	movs	r3, #0
 80052d0:	4c05      	ldr	r4, [pc, #20]	; (80052e8 <_sbrk_r+0x1c>)
 80052d2:	4605      	mov	r5, r0
 80052d4:	4608      	mov	r0, r1
 80052d6:	6023      	str	r3, [r4, #0]
 80052d8:	f7fc fc5a 	bl	8001b90 <_sbrk>
 80052dc:	1c43      	adds	r3, r0, #1
 80052de:	d102      	bne.n	80052e6 <_sbrk_r+0x1a>
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	b103      	cbz	r3, 80052e6 <_sbrk_r+0x1a>
 80052e4:	602b      	str	r3, [r5, #0]
 80052e6:	bd38      	pop	{r3, r4, r5, pc}
 80052e8:	20000200 	.word	0x20000200

080052ec <__malloc_lock>:
 80052ec:	4770      	bx	lr

080052ee <__malloc_unlock>:
 80052ee:	4770      	bx	lr

080052f0 <_malloc_usable_size_r>:
 80052f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052f4:	1f18      	subs	r0, r3, #4
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	bfbc      	itt	lt
 80052fa:	580b      	ldrlt	r3, [r1, r0]
 80052fc:	18c0      	addlt	r0, r0, r3
 80052fe:	4770      	bx	lr

08005300 <_init>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	bf00      	nop
 8005304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005306:	bc08      	pop	{r3}
 8005308:	469e      	mov	lr, r3
 800530a:	4770      	bx	lr

0800530c <_fini>:
 800530c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530e:	bf00      	nop
 8005310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005312:	bc08      	pop	{r3}
 8005314:	469e      	mov	lr, r3
 8005316:	4770      	bx	lr
