$date
	Sun Oct 23 03:15:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#588326
b11000 &
b11000 %
1$
b11000 !
1"
#588327
0"
#588330
b1100 &
b1100 %
#588334
b110 &
b110 %
#588338
b11 &
b11 %
#588342
b1010 &
b1010 %
#588346
b101 &
b101 %
#588350
b10000 &
b10000 %
#588354
b1000 &
b1000 %
#588358
b100 &
b100 %
#588362
b10 &
b10 %
#588366
b1 &
1#
b1 %
#588370
b0 &
b0 %
0#
0$
#1611395
b11110 !
1"
#1611398
b11110 &
b11110 %
1$
#1611399
0"
#1611402
b1111 &
b1111 %
#1611406
b101110 &
b101110 %
#1611410
b10111 &
b10111 %
#1611414
b1000110 &
b1000110 %
#1611418
b100011 &
b100011 %
#1611422
b1101010 &
b1101010 %
#1611426
b110101 &
b110101 %
#1611430
b10100000 &
b10100000 %
#1611434
b1010000 &
b1010000 %
#1611438
b101000 &
b101000 %
#1611442
b10100 &
b10100 %
#1611446
b1010 &
b1010 %
#1611450
b101 &
b101 %
#1611454
b10000 &
b10000 %
#1611458
b1000 &
b1000 %
#1611462
b100 &
b100 %
#1611466
b10 &
b10 %
#1611470
b1 &
1#
b1 %
#1611474
b0 &
b0 %
0#
0$
#2604375
b1 !
1"
#2604378
b1 &
b1 %
1$
#2604379
0"
#2604382
1#
#2604386
b0 &
b0 %
0#
0$
#4500012
