/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_vit.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/4/11 2:17p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr  1 16:43:20 2011
 *                 MD5 Checksum         d03d08c4839c3311c9d35c4cd5e10373
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_sds_vit.h $
 * 
 * Hydra_Software_Devel/1   4/4/11 2:17p albertl
 * SW7344-40: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_VIT_H__
#define BCHP_SDS_VIT_H__

/***************************************************************************
 *SDS_VIT - SDS Viterbi Decoder Register Set
 ***************************************************************************/
#define BCHP_SDS_VIT_VTCTL                       0x01100400 /* Viterbi Decoder Configuration Register (Formerly,VTCTL2,VTCTL1) */
#define BCHP_SDS_VIT_V10                         0x01100404 /* Viterbi decoder sync error threshold 1/0 (Formerly, V1,V0, DVB/DTV 2/3, DC 1/2 */
#define BCHP_SDS_VIT_V32                         0x01100408 /* Viterbi decoder sync error threshold 3/2 (Formerly, V3,V2, DVB/DTV 5/6, DC 2/3 */
#define BCHP_SDS_VIT_V54                         0x0110040c /* Viterbi decoder sync error threshold 5/4 (Formerly, V5,V4, DVB/DTV 7/8, DC 4/5 */
#define BCHP_SDS_VIT_V76                         0x01100410 /* Viterbi decoder sync error threshold 7/6 (Formerly, V7,V6, DVB/DTV unused, DC 7/8 */
#define BCHP_SDS_VIT_VINT                        0x01100414 /* Viterbi decoder sync integration period */
#define BCHP_SDS_VIT_VCNT                        0x01100418 /* Viterbi decoder integration counter value */
#define BCHP_SDS_VIT_VSTC                        0x0110041c /* Viterbi decoder state change counter values */
#define BCHP_SDS_VIT_VST                         0x01100420 /* Viterbi decoder internal status monitor */
#define BCHP_SDS_VIT_VREC                        0x01100424 /* Viterbi re-encoding register error value */
#define BCHP_SDS_VIT_VRCV                        0x01100428 /* Viterbi re-encoding register count value */

/***************************************************************************
 *VTCTL - Viterbi Decoder Configuration Register (Formerly,VTCTL2,VTCTL1)
 ***************************************************************************/
/* SDS_VIT :: VTCTL :: reserved0 [31:16] */
#define BCHP_SDS_VIT_VTCTL_reserved0_MASK                          0xffff0000
#define BCHP_SDS_VIT_VTCTL_reserved0_SHIFT                         16

/* SDS_VIT :: VTCTL :: vit_rec_cnt_snap [15:15] */
#define BCHP_SDS_VIT_VTCTL_vit_rec_cnt_snap_MASK                   0x00008000
#define BCHP_SDS_VIT_VTCTL_vit_rec_cnt_snap_SHIFT                  15
#define BCHP_SDS_VIT_VTCTL_vit_rec_cnt_snap_DEFAULT                0

/* SDS_VIT :: VTCTL :: Reset [14:14] */
#define BCHP_SDS_VIT_VTCTL_Reset_MASK                              0x00004000
#define BCHP_SDS_VIT_VTCTL_Reset_SHIFT                             14
#define BCHP_SDS_VIT_VTCTL_Reset_DEFAULT                           1

/* SDS_VIT :: VTCTL :: vit_rec_ov [13:13] */
#define BCHP_SDS_VIT_VTCTL_vit_rec_ov_MASK                         0x00002000
#define BCHP_SDS_VIT_VTCTL_vit_rec_ov_SHIFT                        13
#define BCHP_SDS_VIT_VTCTL_vit_rec_ov_DEFAULT                      0

/* SDS_VIT :: VTCTL :: freeze [12:12] */
#define BCHP_SDS_VIT_VTCTL_freeze_MASK                             0x00001000
#define BCHP_SDS_VIT_VTCTL_freeze_SHIFT                            12
#define BCHP_SDS_VIT_VTCTL_freeze_DEFAULT                          0

/* SDS_VIT :: VTCTL :: Bpsk [11:11] */
#define BCHP_SDS_VIT_VTCTL_Bpsk_MASK                               0x00000800
#define BCHP_SDS_VIT_VTCTL_Bpsk_SHIFT                              11
#define BCHP_SDS_VIT_VTCTL_Bpsk_DEFAULT                            0

/* SDS_VIT :: VTCTL :: spltmx [10:10] */
#define BCHP_SDS_VIT_VTCTL_spltmx_MASK                             0x00000400
#define BCHP_SDS_VIT_VTCTL_spltmx_SHIFT                            10
#define BCHP_SDS_VIT_VTCTL_spltmx_DEFAULT                          0

/* SDS_VIT :: VTCTL :: opqsk [09:09] */
#define BCHP_SDS_VIT_VTCTL_opqsk_MASK                              0x00000200
#define BCHP_SDS_VIT_VTCTL_opqsk_SHIFT                             9
#define BCHP_SDS_VIT_VTCTL_opqsk_DEFAULT                           0

/* SDS_VIT :: VTCTL :: dciflg [08:08] */
#define BCHP_SDS_VIT_VTCTL_dciflg_MASK                             0x00000100
#define BCHP_SDS_VIT_VTCTL_dciflg_SHIFT                            8
#define BCHP_SDS_VIT_VTCTL_dciflg_DEFAULT                          0

/* SDS_VIT :: VTCTL :: slpsyn [07:07] */
#define BCHP_SDS_VIT_VTCTL_slpsyn_MASK                             0x00000080
#define BCHP_SDS_VIT_VTCTL_slpsyn_SHIFT                            7
#define BCHP_SDS_VIT_VTCTL_slpsyn_DEFAULT                          1

/* SDS_VIT :: VTCTL :: invctl [06:05] */
#define BCHP_SDS_VIT_VTCTL_invctl_MASK                             0x00000060
#define BCHP_SDS_VIT_VTCTL_invctl_SHIFT                            5
#define BCHP_SDS_VIT_VTCTL_invctl_DEFAULT                          3

/* SDS_VIT :: VTCTL :: vitmod [04:00] */
#define BCHP_SDS_VIT_VTCTL_vitmod_MASK                             0x0000001f
#define BCHP_SDS_VIT_VTCTL_vitmod_SHIFT                            0
#define BCHP_SDS_VIT_VTCTL_vitmod_DEFAULT                          16

/***************************************************************************
 *V10 - Viterbi decoder sync error threshold 1/0 (Formerly, V1,V0, DVB/DTV 2/3, DC 1/2
 ***************************************************************************/
/* SDS_VIT :: V10 :: vth1 [31:16] */
#define BCHP_SDS_VIT_V10_vth1_MASK                                 0xffff0000
#define BCHP_SDS_VIT_V10_vth1_SHIFT                                16
#define BCHP_SDS_VIT_V10_vth1_DEFAULT                              1536

/* SDS_VIT :: V10 :: vth0 [15:00] */
#define BCHP_SDS_VIT_V10_vth0_MASK                                 0x0000ffff
#define BCHP_SDS_VIT_V10_vth0_SHIFT                                0
#define BCHP_SDS_VIT_V10_vth0_DEFAULT                              1152

/***************************************************************************
 *V32 - Viterbi decoder sync error threshold 3/2 (Formerly, V3,V2, DVB/DTV 5/6, DC 2/3
 ***************************************************************************/
/* SDS_VIT :: V32 :: vth3 [31:16] */
#define BCHP_SDS_VIT_V32_vth3_MASK                                 0xffff0000
#define BCHP_SDS_VIT_V32_vth3_SHIFT                                16
#define BCHP_SDS_VIT_V32_vth3_DEFAULT                              2150

/* SDS_VIT :: V32 :: vth2 [15:00] */
#define BCHP_SDS_VIT_V32_vth2_MASK                                 0x0000ffff
#define BCHP_SDS_VIT_V32_vth2_SHIFT                                0
#define BCHP_SDS_VIT_V32_vth2_DEFAULT                              1920

/***************************************************************************
 *V54 - Viterbi decoder sync error threshold 5/4 (Formerly, V5,V4, DVB/DTV 7/8, DC 4/5
 ***************************************************************************/
/* SDS_VIT :: V54 :: vth5 [31:16] */
#define BCHP_SDS_VIT_V54_vth5_MASK                                 0xffff0000
#define BCHP_SDS_VIT_V54_vth5_SHIFT                                16
#define BCHP_SDS_VIT_V54_vth5_DEFAULT                              2304

/* SDS_VIT :: V54 :: vth4 [15:00] */
#define BCHP_SDS_VIT_V54_vth4_MASK                                 0x0000ffff
#define BCHP_SDS_VIT_V54_vth4_SHIFT                                0
#define BCHP_SDS_VIT_V54_vth4_DEFAULT                              2176

/***************************************************************************
 *V76 - Viterbi decoder sync error threshold 7/6 (Formerly, V7,V6, DVB/DTV unused, DC 7/8
 ***************************************************************************/
/* SDS_VIT :: V76 :: vth7 [31:16] */
#define BCHP_SDS_VIT_V76_vth7_MASK                                 0xffff0000
#define BCHP_SDS_VIT_V76_vth7_SHIFT                                16
#define BCHP_SDS_VIT_V76_vth7_DEFAULT                              2304

/* SDS_VIT :: V76 :: vth6 [15:00] */
#define BCHP_SDS_VIT_V76_vth6_MASK                                 0x0000ffff
#define BCHP_SDS_VIT_V76_vth6_SHIFT                                0
#define BCHP_SDS_VIT_V76_vth6_DEFAULT                              2304

/***************************************************************************
 *VINT - Viterbi decoder sync integration period
 ***************************************************************************/
/* SDS_VIT :: VINT :: Vint [31:16] */
#define BCHP_SDS_VIT_VINT_Vint_MASK                                0xffff0000
#define BCHP_SDS_VIT_VINT_Vint_SHIFT                               16
#define BCHP_SDS_VIT_VINT_Vint_DEFAULT                             10215

/* SDS_VIT :: VINT :: reserved0 [15:00] */
#define BCHP_SDS_VIT_VINT_reserved0_MASK                           0x0000ffff
#define BCHP_SDS_VIT_VINT_reserved0_SHIFT                          0

/***************************************************************************
 *VCNT - Viterbi decoder integration counter value
 ***************************************************************************/
/* SDS_VIT :: VCNT :: Vcnt [31:16] */
#define BCHP_SDS_VIT_VCNT_Vcnt_MASK                                0xffff0000
#define BCHP_SDS_VIT_VCNT_Vcnt_SHIFT                               16
#define BCHP_SDS_VIT_VCNT_Vcnt_DEFAULT                             0

/* SDS_VIT :: VCNT :: reserved0 [15:00] */
#define BCHP_SDS_VIT_VCNT_reserved0_MASK                           0x0000ffff
#define BCHP_SDS_VIT_VCNT_reserved0_SHIFT                          0

/***************************************************************************
 *VSTC - Viterbi decoder state change counter values
 ***************************************************************************/
/* SDS_VIT :: VSTC :: Vstc [31:16] */
#define BCHP_SDS_VIT_VSTC_Vstc_MASK                                0xffff0000
#define BCHP_SDS_VIT_VSTC_Vstc_SHIFT                               16
#define BCHP_SDS_VIT_VSTC_Vstc_DEFAULT                             0

/* SDS_VIT :: VSTC :: reserved0 [15:00] */
#define BCHP_SDS_VIT_VSTC_reserved0_MASK                           0x0000ffff
#define BCHP_SDS_VIT_VSTC_reserved0_SHIFT                          0

/***************************************************************************
 *VST - Viterbi decoder internal status monitor
 ***************************************************************************/
/* SDS_VIT :: VST :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_VIT_VST_reserved_for_eco0_MASK                    0xc0000000
#define BCHP_SDS_VIT_VST_reserved_for_eco0_SHIFT                   30
#define BCHP_SDS_VIT_VST_reserved_for_eco0_DEFAULT                 0

/* SDS_VIT :: VST :: spinv_state [29:28] */
#define BCHP_SDS_VIT_VST_spinv_state_MASK                          0x30000000
#define BCHP_SDS_VIT_VST_spinv_state_SHIFT                         28
#define BCHP_SDS_VIT_VST_spinv_state_DEFAULT                       0

/* SDS_VIT :: VST :: punct_mode [27:24] */
#define BCHP_SDS_VIT_VST_punct_mode_MASK                           0x0f000000
#define BCHP_SDS_VIT_VST_punct_mode_SHIFT                          24
#define BCHP_SDS_VIT_VST_punct_mode_DEFAULT                        0

/* SDS_VIT :: VST :: reserved_for_eco1 [23:23] */
#define BCHP_SDS_VIT_VST_reserved_for_eco1_MASK                    0x00800000
#define BCHP_SDS_VIT_VST_reserved_for_eco1_SHIFT                   23
#define BCHP_SDS_VIT_VST_reserved_for_eco1_DEFAULT                 0

/* SDS_VIT :: VST :: punct_dly [22:19] */
#define BCHP_SDS_VIT_VST_punct_dly_MASK                            0x00780000
#define BCHP_SDS_VIT_VST_punct_dly_SHIFT                           19
#define BCHP_SDS_VIT_VST_punct_dly_DEFAULT                         0

/* SDS_VIT :: VST :: phs_rot [18:17] */
#define BCHP_SDS_VIT_VST_phs_rot_MASK                              0x00060000
#define BCHP_SDS_VIT_VST_phs_rot_SHIFT                             17
#define BCHP_SDS_VIT_VST_phs_rot_DEFAULT                           0

/* SDS_VIT :: VST :: Bpsk_timing [16:16] */
#define BCHP_SDS_VIT_VST_Bpsk_timing_MASK                          0x00010000
#define BCHP_SDS_VIT_VST_Bpsk_timing_SHIFT                         16
#define BCHP_SDS_VIT_VST_Bpsk_timing_DEFAULT                       0

/* SDS_VIT :: VST :: reserved2 [15:00] */
#define BCHP_SDS_VIT_VST_reserved2_MASK                            0x0000ffff
#define BCHP_SDS_VIT_VST_reserved2_SHIFT                           0

/***************************************************************************
 *VREC - Viterbi re-encoding register error value
 ***************************************************************************/
/* SDS_VIT :: VREC :: Vrec [31:00] */
#define BCHP_SDS_VIT_VREC_Vrec_MASK                                0xffffffff
#define BCHP_SDS_VIT_VREC_Vrec_SHIFT                               0
#define BCHP_SDS_VIT_VREC_Vrec_DEFAULT                             0

/***************************************************************************
 *VRCV - Viterbi re-encoding register count value
 ***************************************************************************/
/* SDS_VIT :: VRCV :: Vrcv [31:00] */
#define BCHP_SDS_VIT_VRCV_Vrcv_MASK                                0xffffffff
#define BCHP_SDS_VIT_VRCV_Vrcv_SHIFT                               0
#define BCHP_SDS_VIT_VRCV_Vrcv_DEFAULT                             0

#endif /* #ifndef BCHP_SDS_VIT_H__ */

/* End of File */
