
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	c0 29 00 20 29 48 00 08 f7 c9 00 08 e1 47 00 08     .). )H.......G..
 8000010:	e1 47 00 08 e1 47 00 08 e1 47 00 08 00 00 00 00     .G...G...G......
	...
 800002c:	4d 3f 00 08 e1 47 00 08 00 00 00 00 f9 3e 00 08     M?...G.......>..
 800003c:	61 7f 00 08                                         a...

08000040 <_irq_vector_table>:
 8000040:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000050:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000060:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000070:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000080:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000090:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 80000a0:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 80000b0:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 80000c0:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 80000d0:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 80000e0:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 80000f0:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000100:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000110:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000120:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000130:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000140:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000150:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000160:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000170:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000180:	25 40 00 08 25 40 00 08 25 40 00 08 25 40 00 08     %@..%@..%@..%@..
 8000190:	25 40 00 08                                         %@..

Disassembly of section text:

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__aeabi_uldivmod>:
 80009dc:	b953      	cbnz	r3, 80009f4 <__aeabi_uldivmod+0x18>
 80009de:	b94a      	cbnz	r2, 80009f4 <__aeabi_uldivmod+0x18>
 80009e0:	2900      	cmp	r1, #0
 80009e2:	bf08      	it	eq
 80009e4:	2800      	cmpeq	r0, #0
 80009e6:	bf1c      	itt	ne
 80009e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80009ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009f0:	f000 b80c 	b.w	8000a0c <__aeabi_idiv0>
 80009f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009fc:	f000 f8ce 	bl	8000b9c <__udivmoddi4>
 8000a00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a08:	b004      	add	sp, #16
 8000a0a:	4770      	bx	lr

08000a0c <__aeabi_idiv0>:
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__gedf2>:
 8000a10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a14:	e006      	b.n	8000a24 <__cmpdf2+0x4>
 8000a16:	bf00      	nop

08000a18 <__ledf2>:
 8000a18:	f04f 0c01 	mov.w	ip, #1
 8000a1c:	e002      	b.n	8000a24 <__cmpdf2+0x4>
 8000a1e:	bf00      	nop

08000a20 <__cmpdf2>:
 8000a20:	f04f 0c01 	mov.w	ip, #1
 8000a24:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3a:	d01b      	beq.n	8000a74 <__cmpdf2+0x54>
 8000a3c:	b001      	add	sp, #4
 8000a3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a42:	bf0c      	ite	eq
 8000a44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a48:	ea91 0f03 	teqne	r1, r3
 8000a4c:	bf02      	ittt	eq
 8000a4e:	ea90 0f02 	teqeq	r0, r2
 8000a52:	2000      	moveq	r0, #0
 8000a54:	4770      	bxeq	lr
 8000a56:	f110 0f00 	cmn.w	r0, #0
 8000a5a:	ea91 0f03 	teq	r1, r3
 8000a5e:	bf58      	it	pl
 8000a60:	4299      	cmppl	r1, r3
 8000a62:	bf08      	it	eq
 8000a64:	4290      	cmpeq	r0, r2
 8000a66:	bf2c      	ite	cs
 8000a68:	17d8      	asrcs	r0, r3, #31
 8000a6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6e:	f040 0001 	orr.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__cmpdf2+0x64>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d107      	bne.n	8000a94 <__cmpdf2+0x74>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d1d6      	bne.n	8000a3c <__cmpdf2+0x1c>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d0d3      	beq.n	8000a3c <__cmpdf2+0x1c>
 8000a94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_cdrcmple>:
 8000a9c:	4684      	mov	ip, r0
 8000a9e:	4610      	mov	r0, r2
 8000aa0:	4662      	mov	r2, ip
 8000aa2:	468c      	mov	ip, r1
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4663      	mov	r3, ip
 8000aa8:	e000      	b.n	8000aac <__aeabi_cdcmpeq>
 8000aaa:	bf00      	nop

08000aac <__aeabi_cdcmpeq>:
 8000aac:	b501      	push	{r0, lr}
 8000aae:	f7ff ffb7 	bl	8000a20 <__cmpdf2>
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	bf48      	it	mi
 8000ab6:	f110 0f00 	cmnmi.w	r0, #0
 8000aba:	bd01      	pop	{r0, pc}

08000abc <__aeabi_dcmpeq>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff fff4 	bl	8000aac <__aeabi_cdcmpeq>
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2001      	moveq	r0, #1
 8000ac8:	2000      	movne	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmplt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffea 	bl	8000aac <__aeabi_cdcmpeq>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmple>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffe0 	bl	8000aac <__aeabi_cdcmpeq>
 8000aec:	bf94      	ite	ls
 8000aee:	2001      	movls	r0, #1
 8000af0:	2000      	movhi	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpge>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffce 	bl	8000a9c <__aeabi_cdrcmple>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpgt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffc4 	bl	8000a9c <__aeabi_cdrcmple>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpun>:
 8000b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__aeabi_dcmpun+0x10>
 8000b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2e:	d10a      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__aeabi_dcmpun+0x20>
 8000b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0001 	mov.w	r0, #1
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2iz>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d215      	bcs.n	8000b82 <__aeabi_d2iz+0x36>
 8000b56:	d511      	bpl.n	8000b7c <__aeabi_d2iz+0x30>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d912      	bls.n	8000b88 <__aeabi_d2iz+0x3c>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b86:	d105      	bne.n	8000b94 <__aeabi_d2iz+0x48>
 8000b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	bf08      	it	eq
 8000b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ba0:	4607      	mov	r7, r0
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000ba8:	4615      	mov	r5, r2
 8000baa:	463c      	mov	r4, r7
 8000bac:	4619      	mov	r1, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	f040 80c6 	bne.w	8000d40 <__udivmoddi4+0x1a4>
 8000bb4:	4282      	cmp	r2, r0
 8000bb6:	fab2 f782 	clz	r7, r2
 8000bba:	d946      	bls.n	8000c4a <__udivmoddi4+0xae>
 8000bbc:	b14f      	cbz	r7, 8000bd2 <__udivmoddi4+0x36>
 8000bbe:	f1c7 0e20 	rsb	lr, r7, #32
 8000bc2:	fa24 fe0e 	lsr.w	lr, r4, lr
 8000bc6:	fa00 f307 	lsl.w	r3, r0, r7
 8000bca:	40bd      	lsls	r5, r7
 8000bcc:	ea4e 0c03 	orr.w	ip, lr, r3
 8000bd0:	40bc      	lsls	r4, r7
 8000bd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000bd6:	fa1f fe85 	uxth.w	lr, r5
 8000bda:	fbbc f9f8 	udiv	r9, ip, r8
 8000bde:	0c22      	lsrs	r2, r4, #16
 8000be0:	fb08 c319 	mls	r3, r8, r9, ip
 8000be4:	fb09 fa0e 	mul.w	sl, r9, lr
 8000be8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000bec:	459a      	cmp	sl, r3
 8000bee:	d928      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bf0:	18eb      	adds	r3, r5, r3
 8000bf2:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bf6:	d204      	bcs.n	8000c02 <__udivmoddi4+0x66>
 8000bf8:	459a      	cmp	sl, r3
 8000bfa:	d902      	bls.n	8000c02 <__udivmoddi4+0x66>
 8000bfc:	f1a9 0002 	sub.w	r0, r9, #2
 8000c00:	442b      	add	r3, r5
 8000c02:	eba3 030a 	sub.w	r3, r3, sl
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb3 f2f8 	udiv	r2, r3, r8
 8000c0c:	fb08 3312 	mls	r3, r8, r2, r3
 8000c10:	fb02 fe0e 	mul.w	lr, r2, lr
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	45a6      	cmp	lr, r4
 8000c1a:	d914      	bls.n	8000c46 <__udivmoddi4+0xaa>
 8000c1c:	192c      	adds	r4, r5, r4
 8000c1e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000c22:	d203      	bcs.n	8000c2c <__udivmoddi4+0x90>
 8000c24:	45a6      	cmp	lr, r4
 8000c26:	d901      	bls.n	8000c2c <__udivmoddi4+0x90>
 8000c28:	1e93      	subs	r3, r2, #2
 8000c2a:	442c      	add	r4, r5
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c34:	b11e      	cbz	r6, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	6034      	str	r4, [r6, #0]
 8000c3c:	6073      	str	r3, [r6, #4]
 8000c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c42:	4648      	mov	r0, r9
 8000c44:	e7dd      	b.n	8000c02 <__udivmoddi4+0x66>
 8000c46:	4613      	mov	r3, r2
 8000c48:	e7f0      	b.n	8000c2c <__udivmoddi4+0x90>
 8000c4a:	b902      	cbnz	r2, 8000c4e <__udivmoddi4+0xb2>
 8000c4c:	deff      	udf	#255	; 0xff
 8000c4e:	bb87      	cbnz	r7, 8000cb2 <__udivmoddi4+0x116>
 8000c50:	1a83      	subs	r3, r0, r2
 8000c52:	2101      	movs	r1, #1
 8000c54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c58:	b2aa      	uxth	r2, r5
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c20      	lsrs	r0, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	fb0c f802 	mul.w	r8, ip, r2
 8000c68:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c6c:	4598      	cmp	r8, r3
 8000c6e:	d963      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000c70:	18eb      	adds	r3, r5, r3
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c76:	d204      	bcs.n	8000c82 <__udivmoddi4+0xe6>
 8000c78:	4598      	cmp	r8, r3
 8000c7a:	d902      	bls.n	8000c82 <__udivmoddi4+0xe6>
 8000c7c:	f1ac 0002 	sub.w	r0, ip, #2
 8000c80:	442b      	add	r3, r5
 8000c82:	eba3 0308 	sub.w	r3, r3, r8
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c90:	fb0c f202 	mul.w	r2, ip, r2
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	42a2      	cmp	r2, r4
 8000c9a:	d94f      	bls.n	8000d3c <__udivmoddi4+0x1a0>
 8000c9c:	192c      	adds	r4, r5, r4
 8000c9e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000ca2:	d204      	bcs.n	8000cae <__udivmoddi4+0x112>
 8000ca4:	42a2      	cmp	r2, r4
 8000ca6:	d902      	bls.n	8000cae <__udivmoddi4+0x112>
 8000ca8:	f1ac 0302 	sub.w	r3, ip, #2
 8000cac:	442c      	add	r4, r5
 8000cae:	1aa4      	subs	r4, r4, r2
 8000cb0:	e7be      	b.n	8000c30 <__udivmoddi4+0x94>
 8000cb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cb6:	fa20 f80c 	lsr.w	r8, r0, ip
 8000cba:	fa00 f307 	lsl.w	r3, r0, r7
 8000cbe:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000cc2:	40bd      	lsls	r5, r7
 8000cc4:	ea4c 0203 	orr.w	r2, ip, r3
 8000cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ccc:	b2ab      	uxth	r3, r5
 8000cce:	fbb8 fcfe 	udiv	ip, r8, lr
 8000cd2:	0c11      	lsrs	r1, r2, #16
 8000cd4:	fb0e 801c 	mls	r0, lr, ip, r8
 8000cd8:	fb0c f903 	mul.w	r9, ip, r3
 8000cdc:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000ce0:	4581      	cmp	r9, r0
 8000ce2:	fa04 f407 	lsl.w	r4, r4, r7
 8000ce6:	d923      	bls.n	8000d30 <__udivmoddi4+0x194>
 8000ce8:	1828      	adds	r0, r5, r0
 8000cea:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000cee:	d204      	bcs.n	8000cfa <__udivmoddi4+0x15e>
 8000cf0:	4581      	cmp	r9, r0
 8000cf2:	d902      	bls.n	8000cfa <__udivmoddi4+0x15e>
 8000cf4:	f1ac 0102 	sub.w	r1, ip, #2
 8000cf8:	4428      	add	r0, r5
 8000cfa:	eba0 0009 	sub.w	r0, r0, r9
 8000cfe:	b292      	uxth	r2, r2
 8000d00:	fbb0 fcfe 	udiv	ip, r0, lr
 8000d04:	fb0e 001c 	mls	r0, lr, ip, r0
 8000d08:	fb0c f803 	mul.w	r8, ip, r3
 8000d0c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000d10:	4598      	cmp	r8, r3
 8000d12:	d90f      	bls.n	8000d34 <__udivmoddi4+0x198>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000d1a:	d204      	bcs.n	8000d26 <__udivmoddi4+0x18a>
 8000d1c:	4598      	cmp	r8, r3
 8000d1e:	d902      	bls.n	8000d26 <__udivmoddi4+0x18a>
 8000d20:	f1ac 0202 	sub.w	r2, ip, #2
 8000d24:	442b      	add	r3, r5
 8000d26:	eba3 0308 	sub.w	r3, r3, r8
 8000d2a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8000d2e:	e791      	b.n	8000c54 <__udivmoddi4+0xb8>
 8000d30:	4661      	mov	r1, ip
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0x15e>
 8000d34:	4662      	mov	r2, ip
 8000d36:	e7f6      	b.n	8000d26 <__udivmoddi4+0x18a>
 8000d38:	4660      	mov	r0, ip
 8000d3a:	e7a2      	b.n	8000c82 <__udivmoddi4+0xe6>
 8000d3c:	4663      	mov	r3, ip
 8000d3e:	e7b6      	b.n	8000cae <__udivmoddi4+0x112>
 8000d40:	4283      	cmp	r3, r0
 8000d42:	d905      	bls.n	8000d50 <__udivmoddi4+0x1b4>
 8000d44:	b10e      	cbz	r6, 8000d4a <__udivmoddi4+0x1ae>
 8000d46:	e9c6 7000 	strd	r7, r0, [r6]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e776      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d50:	fab3 f183 	clz	r1, r3
 8000d54:	b981      	cbnz	r1, 8000d78 <__udivmoddi4+0x1dc>
 8000d56:	4283      	cmp	r3, r0
 8000d58:	d301      	bcc.n	8000d5e <__udivmoddi4+0x1c2>
 8000d5a:	42ba      	cmp	r2, r7
 8000d5c:	d80a      	bhi.n	8000d74 <__udivmoddi4+0x1d8>
 8000d5e:	1abc      	subs	r4, r7, r2
 8000d60:	eb60 0303 	sbc.w	r3, r0, r3
 8000d64:	2001      	movs	r0, #1
 8000d66:	469c      	mov	ip, r3
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d068      	beq.n	8000e3e <__udivmoddi4+0x2a2>
 8000d6c:	e9c6 4c00 	strd	r4, ip, [r6]
 8000d70:	2100      	movs	r1, #0
 8000d72:	e764      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e7f7      	b.n	8000d68 <__udivmoddi4+0x1cc>
 8000d78:	f1c1 0c20 	rsb	ip, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f40c 	lsr.w	r4, r2, ip
 8000d82:	431c      	orrs	r4, r3
 8000d84:	fa02 f501 	lsl.w	r5, r2, r1
 8000d88:	fa00 f301 	lsl.w	r3, r0, r1
 8000d8c:	fa27 f20c 	lsr.w	r2, r7, ip
 8000d90:	fa20 fb0c 	lsr.w	fp, r0, ip
 8000d94:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	fbbb f8f9 	udiv	r8, fp, r9
 8000d9e:	fa1f fe84 	uxth.w	lr, r4
 8000da2:	fb09 bb18 	mls	fp, r9, r8, fp
 8000da6:	0c1a      	lsrs	r2, r3, #16
 8000da8:	fb08 fa0e 	mul.w	sl, r8, lr
 8000dac:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8000db0:	4592      	cmp	sl, r2
 8000db2:	fa07 f701 	lsl.w	r7, r7, r1
 8000db6:	d93e      	bls.n	8000e36 <__udivmoddi4+0x29a>
 8000db8:	18a2      	adds	r2, r4, r2
 8000dba:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000dbe:	d204      	bcs.n	8000dca <__udivmoddi4+0x22e>
 8000dc0:	4592      	cmp	sl, r2
 8000dc2:	d902      	bls.n	8000dca <__udivmoddi4+0x22e>
 8000dc4:	f1a8 0002 	sub.w	r0, r8, #2
 8000dc8:	4422      	add	r2, r4
 8000dca:	eba2 020a 	sub.w	r2, r2, sl
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	fbb2 f8f9 	udiv	r8, r2, r9
 8000dd4:	fb09 2218 	mls	r2, r9, r8, r2
 8000dd8:	fb08 fe0e 	mul.w	lr, r8, lr
 8000ddc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000de0:	4596      	cmp	lr, r2
 8000de2:	d92a      	bls.n	8000e3a <__udivmoddi4+0x29e>
 8000de4:	18a2      	adds	r2, r4, r2
 8000de6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8000dea:	d204      	bcs.n	8000df6 <__udivmoddi4+0x25a>
 8000dec:	4596      	cmp	lr, r2
 8000dee:	d902      	bls.n	8000df6 <__udivmoddi4+0x25a>
 8000df0:	f1a8 0302 	sub.w	r3, r8, #2
 8000df4:	4422      	add	r2, r4
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	fba0 9305 	umull	r9, r3, r0, r5
 8000dfe:	eba2 020e 	sub.w	r2, r2, lr
 8000e02:	429a      	cmp	r2, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	4698      	mov	r8, r3
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0x274>
 8000e0a:	d106      	bne.n	8000e1a <__udivmoddi4+0x27e>
 8000e0c:	454f      	cmp	r7, r9
 8000e0e:	d204      	bcs.n	8000e1a <__udivmoddi4+0x27e>
 8000e10:	ebb9 0e05 	subs.w	lr, r9, r5
 8000e14:	eb63 0804 	sbc.w	r8, r3, r4
 8000e18:	3801      	subs	r0, #1
 8000e1a:	b186      	cbz	r6, 8000e3e <__udivmoddi4+0x2a2>
 8000e1c:	ebb7 030e 	subs.w	r3, r7, lr
 8000e20:	eb62 0708 	sbc.w	r7, r2, r8
 8000e24:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e28:	40cb      	lsrs	r3, r1
 8000e2a:	ea4c 0303 	orr.w	r3, ip, r3
 8000e2e:	40cf      	lsrs	r7, r1
 8000e30:	e9c6 3700 	strd	r3, r7, [r6]
 8000e34:	e79c      	b.n	8000d70 <__udivmoddi4+0x1d4>
 8000e36:	4640      	mov	r0, r8
 8000e38:	e7c7      	b.n	8000dca <__udivmoddi4+0x22e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	e7db      	b.n	8000df6 <__udivmoddi4+0x25a>
 8000e3e:	4631      	mov	r1, r6
 8000e40:	e6fd      	b.n	8000c3e <__udivmoddi4+0xa2>

08000e42 <strcmp>:
 8000e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e4a:	2a01      	cmp	r2, #1
 8000e4c:	bf28      	it	cs
 8000e4e:	429a      	cmpcs	r2, r3
 8000e50:	d0f7      	beq.n	8000e42 <strcmp>
 8000e52:	1ad0      	subs	r0, r2, r3
 8000e54:	4770      	bx	lr

08000e56 <strlen>:
 8000e56:	4603      	mov	r3, r0
 8000e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	d1fb      	bne.n	8000e58 <strlen+0x2>
 8000e60:	1a18      	subs	r0, r3, r0
 8000e62:	3801      	subs	r0, #1
 8000e64:	4770      	bx	lr
	...

08000e68 <ws2812_pwm_init>:
                                        size_t num_channels) {
    LOG_ERR("update_channels not implemented");
    return -ENOTSUP;
}

static int ws2812_pwm_init(const struct device *dev) {
 8000e68:	b570      	push	{r4, r5, r6, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	4605      	mov	r5, r0
    const struct ws2812_pwm_cfg *cfg = dev->config;
 8000e6e:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 8000e70:	6906      	ldr	r6, [r0, #16]
    uint8_t i;

    if (!device_is_ready(cfg->pwm.dev)) {
 8000e72:	6820      	ldr	r0, [r4, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
 8000e74:	f00c fddb 	bl	800da2e <z_device_ready>
 8000e78:	b160      	cbz	r0, 8000e94 <ws2812_pwm_init+0x2c>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	b96b      	cbnz	r3, 8000e9a <ws2812_pwm_init+0x32>
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
        return -ENODEV;
    }

    for (i = 0; i < cfg->num_colors; i++) {
 8000e7e:	2300      	movs	r3, #0
 8000e80:	7e22      	ldrb	r2, [r4, #24]
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d232      	bcs.n	8000eec <ws2812_pwm_init+0x84>
        switch (cfg->color_mapping[i]) {
 8000e86:	69e2      	ldr	r2, [r4, #28]
 8000e88:	5cd2      	ldrb	r2, [r2, r3]
 8000e8a:	2a03      	cmp	r2, #3
 8000e8c:	d81a      	bhi.n	8000ec4 <ws2812_pwm_init+0x5c>
    for (i = 0; i < cfg->num_colors; i++) {
 8000e8e:	3301      	adds	r3, #1
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	e7f5      	b.n	8000e80 <ws2812_pwm_init+0x18>
 8000e94:	f06f 0312 	mvn.w	r3, #18
 8000e98:	e7f0      	b.n	8000e7c <ws2812_pwm_init+0x14>
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((uint8_t *)data - (uint8_t *)__log_const_start)/
 8000e9a:	4b2f      	ldr	r3, [pc, #188]	; (8000f58 <ws2812_pwm_init+0xf0>)
 8000e9c:	4a2f      	ldr	r2, [pc, #188]	; (8000f5c <ws2812_pwm_init+0xf4>)
 8000e9e:	1a9b      	subs	r3, r3, r2
 8000ea0:	08db      	lsrs	r3, r3, #3
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
 8000ea2:	f04f 0200 	mov.w	r2, #0
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	f361 0202 	bfi	r2, r1, #0, #3
 8000eac:	f36f 02c5 	bfc	r2, #3, #3
 8000eb0:	f363 128f 	bfi	r2, r3, #6, #10
 8000eb4:	6823      	ldr	r3, [r4, #0]
 8000eb6:	6819      	ldr	r1, [r3, #0]
 8000eb8:	4829      	ldr	r0, [pc, #164]	; (8000f60 <ws2812_pwm_init+0xf8>)
 8000eba:	f002 fba7 	bl	800360c <log_1>
        return -ENODEV;
 8000ebe:	f06f 0012 	mvn.w	r0, #18
 8000ec2:	e043      	b.n	8000f4c <ws2812_pwm_init+0xe4>
 8000ec4:	4b24      	ldr	r3, [pc, #144]	; (8000f58 <ws2812_pwm_init+0xf0>)
 8000ec6:	4a25      	ldr	r2, [pc, #148]	; (8000f5c <ws2812_pwm_init+0xf4>)
 8000ec8:	1a9b      	subs	r3, r3, r2
 8000eca:	08db      	lsrs	r3, r3, #3
            case LED_COLOR_ID_RED:
            case LED_COLOR_ID_GREEN:
            case LED_COLOR_ID_BLUE:
                break;
            default:
                LOG_ERR("%s: invalid channel to color mapping."
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	f361 0202 	bfi	r2, r1, #0, #3
 8000ed6:	f36f 02c5 	bfc	r2, #3, #3
 8000eda:	f363 128f 	bfi	r2, r3, #6, #10
 8000ede:	6829      	ldr	r1, [r5, #0]
 8000ee0:	4820      	ldr	r0, [pc, #128]	; (8000f64 <ws2812_pwm_init+0xfc>)
 8000ee2:	f002 fb93 	bl	800360c <log_1>
                            "Check the color-mapping DT property",
                            dev->name);
                return -EINVAL;
 8000ee6:	f06f 0015 	mvn.w	r0, #21
 8000eea:	e02f      	b.n	8000f4c <ws2812_pwm_init+0xe4>
        }
    }

    uint64_t cycles_per_sec;
    pwm_get_cycles_per_sec(cfg->pwm.dev, cfg->pwm.channel, &cycles_per_sec);
 8000eec:	6820      	ldr	r0, [r4, #0]
 8000eee:	6861      	ldr	r1, [r4, #4]
						uint32_t pwm,
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
 8000ef0:	6883      	ldr	r3, [r0, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	466a      	mov	r2, sp
 8000ef6:	4798      	blx	r3

    ctx->pwm_period_cycles = (uint32_t)
        ((cfg->period_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000ef8:	8ca5      	ldrh	r5, [r4, #36]	; 0x24
 8000efa:	9800      	ldr	r0, [sp, #0]
 8000efc:	fba0 0105 	umull	r0, r1, r0, r5
 8000f00:	a313      	add	r3, pc, #76	; (adr r3, 8000f50 <ws2812_pwm_init+0xe8>)
 8000f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f06:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000f0a:	fb05 110c 	mla	r1, r5, ip, r1
 8000f0e:	f7ff fd65 	bl	80009dc <__aeabi_uldivmod>
    ctx->pwm_period_cycles = (uint32_t)
 8000f12:	6030      	str	r0, [r6, #0]
    ctx->pwm_t0h_cycles = (uint32_t)
        ((cfg->t0h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f14:	8c25      	ldrh	r5, [r4, #32]
 8000f16:	9800      	ldr	r0, [sp, #0]
 8000f18:	fba0 0105 	umull	r0, r1, r0, r5
 8000f1c:	a30c      	add	r3, pc, #48	; (adr r3, 8000f50 <ws2812_pwm_init+0xe8>)
 8000f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f22:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000f26:	fb05 110c 	mla	r1, r5, ip, r1
 8000f2a:	f7ff fd57 	bl	80009dc <__aeabi_uldivmod>
    ctx->pwm_t0h_cycles = (uint32_t)
 8000f2e:	6070      	str	r0, [r6, #4]
    ctx->pwm_t1h_cycles = (uint32_t)
        ((cfg->t1h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f30:	8c64      	ldrh	r4, [r4, #34]	; 0x22
 8000f32:	9800      	ldr	r0, [sp, #0]
 8000f34:	fba0 0104 	umull	r0, r1, r0, r4
 8000f38:	a305      	add	r3, pc, #20	; (adr r3, 8000f50 <ws2812_pwm_init+0xe8>)
 8000f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3e:	9d01      	ldr	r5, [sp, #4]
 8000f40:	fb04 1105 	mla	r1, r4, r5, r1
 8000f44:	f7ff fd4a 	bl	80009dc <__aeabi_uldivmod>
    ctx->pwm_t1h_cycles = (uint32_t)
 8000f48:	60b0      	str	r0, [r6, #8]

    return 0;
 8000f4a:	2000      	movs	r0, #0
}
 8000f4c:	b002      	add	sp, #8
 8000f4e:	bd70      	pop	{r4, r5, r6, pc}
 8000f50:	3b9aca00 	.word	0x3b9aca00
 8000f54:	00000000 	.word	0x00000000
 8000f58:	0800ee38 	.word	0x0800ee38
 8000f5c:	0800edd8 	.word	0x0800edd8
 8000f60:	08010050 	.word	0x08010050
 8000f64:	0801006c 	.word	0x0801006c

08000f68 <_dtoa_r>:
 8000f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f6c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8000f6e:	b099      	sub	sp, #100	; 0x64
 8000f70:	4616      	mov	r6, r2
 8000f72:	461f      	mov	r7, r3
 8000f74:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8000f78:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8000f7c:	4605      	mov	r5, r0
 8000f7e:	b974      	cbnz	r4, 8000f9e <_dtoa_r+0x36>
 8000f80:	2010      	movs	r0, #16
 8000f82:	f009 fc87 	bl	800a894 <malloc>
 8000f86:	4602      	mov	r2, r0
 8000f88:	6268      	str	r0, [r5, #36]	; 0x24
 8000f8a:	b920      	cbnz	r0, 8000f96 <_dtoa_r+0x2e>
 8000f8c:	4ba8      	ldr	r3, [pc, #672]	; (8001230 <_dtoa_r+0x2c8>)
 8000f8e:	21ea      	movs	r1, #234	; 0xea
 8000f90:	48a8      	ldr	r0, [pc, #672]	; (8001234 <_dtoa_r+0x2cc>)
 8000f92:	f00a fbaf 	bl	800b6f4 <__assert_func>
 8000f96:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8000f9a:	6004      	str	r4, [r0, #0]
 8000f9c:	60c4      	str	r4, [r0, #12]
 8000f9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000fa0:	6819      	ldr	r1, [r3, #0]
 8000fa2:	b151      	cbz	r1, 8000fba <_dtoa_r+0x52>
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	604a      	str	r2, [r1, #4]
 8000fa8:	2301      	movs	r3, #1
 8000faa:	4093      	lsls	r3, r2
 8000fac:	608b      	str	r3, [r1, #8]
 8000fae:	4628      	mov	r0, r5
 8000fb0:	f00a f8cc 	bl	800b14c <_Bfree>
 8000fb4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	1e3b      	subs	r3, r7, #0
 8000fbc:	bfb9      	ittee	lt
 8000fbe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8000fc2:	9305      	strlt	r3, [sp, #20]
 8000fc4:	2300      	movge	r3, #0
 8000fc6:	f8c8 3000 	strge.w	r3, [r8]
 8000fca:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8000fce:	4b9a      	ldr	r3, [pc, #616]	; (8001238 <_dtoa_r+0x2d0>)
 8000fd0:	bfbc      	itt	lt
 8000fd2:	2201      	movlt	r2, #1
 8000fd4:	f8c8 2000 	strlt.w	r2, [r8]
 8000fd8:	ea33 0309 	bics.w	r3, r3, r9
 8000fdc:	d119      	bne.n	8001012 <_dtoa_r+0xaa>
 8000fde:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8000fe0:	f242 730f 	movw	r3, #9999	; 0x270f
 8000fe4:	6013      	str	r3, [r2, #0]
 8000fe6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8000fea:	4333      	orrs	r3, r6
 8000fec:	f000 8580 	beq.w	8001af0 <_dtoa_r+0xb88>
 8000ff0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8000ff2:	b953      	cbnz	r3, 800100a <_dtoa_r+0xa2>
 8000ff4:	4b91      	ldr	r3, [pc, #580]	; (800123c <_dtoa_r+0x2d4>)
 8000ff6:	e022      	b.n	800103e <_dtoa_r+0xd6>
 8000ff8:	4b91      	ldr	r3, [pc, #580]	; (8001240 <_dtoa_r+0x2d8>)
 8000ffa:	9303      	str	r3, [sp, #12]
 8000ffc:	3308      	adds	r3, #8
 8000ffe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8001000:	6013      	str	r3, [r2, #0]
 8001002:	9803      	ldr	r0, [sp, #12]
 8001004:	b019      	add	sp, #100	; 0x64
 8001006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800100a:	4b8c      	ldr	r3, [pc, #560]	; (800123c <_dtoa_r+0x2d4>)
 800100c:	9303      	str	r3, [sp, #12]
 800100e:	3303      	adds	r3, #3
 8001010:	e7f5      	b.n	8000ffe <_dtoa_r+0x96>
 8001012:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8001016:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800101a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800101e:	2200      	movs	r2, #0
 8001020:	2300      	movs	r3, #0
 8001022:	f7ff fd4b 	bl	8000abc <__aeabi_dcmpeq>
 8001026:	4680      	mov	r8, r0
 8001028:	b158      	cbz	r0, 8001042 <_dtoa_r+0xda>
 800102a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800102c:	2301      	movs	r3, #1
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 8559 	beq.w	8001aea <_dtoa_r+0xb82>
 8001038:	4882      	ldr	r0, [pc, #520]	; (8001244 <_dtoa_r+0x2dc>)
 800103a:	6018      	str	r0, [r3, #0]
 800103c:	1e43      	subs	r3, r0, #1
 800103e:	9303      	str	r3, [sp, #12]
 8001040:	e7df      	b.n	8001002 <_dtoa_r+0x9a>
 8001042:	ab16      	add	r3, sp, #88	; 0x58
 8001044:	9301      	str	r3, [sp, #4]
 8001046:	ab17      	add	r3, sp, #92	; 0x5c
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	4628      	mov	r0, r5
 800104c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001050:	f00a faf4 	bl	800b63c <__d2b>
 8001054:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8001058:	4683      	mov	fp, r0
 800105a:	2c00      	cmp	r4, #0
 800105c:	d07e      	beq.n	800115c <_dtoa_r+0x1f4>
 800105e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001060:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8001064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001068:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800106c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8001070:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8001074:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8001078:	4b73      	ldr	r3, [pc, #460]	; (8001248 <_dtoa_r+0x2e0>)
 800107a:	2200      	movs	r2, #0
 800107c:	f7ff f8e4 	bl	8000248 <__aeabi_dsub>
 8001080:	a365      	add	r3, pc, #404	; (adr r3, 8001218 <_dtoa_r+0x2b0>)
 8001082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001086:	f7ff fa97 	bl	80005b8 <__aeabi_dmul>
 800108a:	a365      	add	r3, pc, #404	; (adr r3, 8001220 <_dtoa_r+0x2b8>)
 800108c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001090:	f7ff f8dc 	bl	800024c <__adddf3>
 8001094:	4606      	mov	r6, r0
 8001096:	4620      	mov	r0, r4
 8001098:	460f      	mov	r7, r1
 800109a:	f7ff fa23 	bl	80004e4 <__aeabi_i2d>
 800109e:	a362      	add	r3, pc, #392	; (adr r3, 8001228 <_dtoa_r+0x2c0>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	f7ff fa88 	bl	80005b8 <__aeabi_dmul>
 80010a8:	4602      	mov	r2, r0
 80010aa:	460b      	mov	r3, r1
 80010ac:	4630      	mov	r0, r6
 80010ae:	4639      	mov	r1, r7
 80010b0:	f7ff f8cc 	bl	800024c <__adddf3>
 80010b4:	4606      	mov	r6, r0
 80010b6:	460f      	mov	r7, r1
 80010b8:	f7ff fd48 	bl	8000b4c <__aeabi_d2iz>
 80010bc:	2200      	movs	r2, #0
 80010be:	4682      	mov	sl, r0
 80010c0:	2300      	movs	r3, #0
 80010c2:	4630      	mov	r0, r6
 80010c4:	4639      	mov	r1, r7
 80010c6:	f7ff fd03 	bl	8000ad0 <__aeabi_dcmplt>
 80010ca:	b148      	cbz	r0, 80010e0 <_dtoa_r+0x178>
 80010cc:	4650      	mov	r0, sl
 80010ce:	f7ff fa09 	bl	80004e4 <__aeabi_i2d>
 80010d2:	4632      	mov	r2, r6
 80010d4:	463b      	mov	r3, r7
 80010d6:	f7ff fcf1 	bl	8000abc <__aeabi_dcmpeq>
 80010da:	b908      	cbnz	r0, 80010e0 <_dtoa_r+0x178>
 80010dc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80010e0:	f1ba 0f16 	cmp.w	sl, #22
 80010e4:	d857      	bhi.n	8001196 <_dtoa_r+0x22e>
 80010e6:	4b59      	ldr	r3, [pc, #356]	; (800124c <_dtoa_r+0x2e4>)
 80010e8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80010ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80010f4:	f7ff fcec 	bl	8000ad0 <__aeabi_dcmplt>
 80010f8:	2800      	cmp	r0, #0
 80010fa:	d04e      	beq.n	800119a <_dtoa_r+0x232>
 80010fc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8001100:	2300      	movs	r3, #0
 8001102:	930f      	str	r3, [sp, #60]	; 0x3c
 8001104:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8001106:	1b1c      	subs	r4, r3, r4
 8001108:	1e63      	subs	r3, r4, #1
 800110a:	9309      	str	r3, [sp, #36]	; 0x24
 800110c:	bf45      	ittet	mi
 800110e:	f1c4 0301 	rsbmi	r3, r4, #1
 8001112:	9306      	strmi	r3, [sp, #24]
 8001114:	2300      	movpl	r3, #0
 8001116:	2300      	movmi	r3, #0
 8001118:	bf4c      	ite	mi
 800111a:	9309      	strmi	r3, [sp, #36]	; 0x24
 800111c:	9306      	strpl	r3, [sp, #24]
 800111e:	f1ba 0f00 	cmp.w	sl, #0
 8001122:	db3c      	blt.n	800119e <_dtoa_r+0x236>
 8001124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001126:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800112a:	4453      	add	r3, sl
 800112c:	9309      	str	r3, [sp, #36]	; 0x24
 800112e:	2300      	movs	r3, #0
 8001130:	930a      	str	r3, [sp, #40]	; 0x28
 8001132:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001134:	2b09      	cmp	r3, #9
 8001136:	f200 808d 	bhi.w	8001254 <_dtoa_r+0x2ec>
 800113a:	2b05      	cmp	r3, #5
 800113c:	bfc4      	itt	gt
 800113e:	3b04      	subgt	r3, #4
 8001140:	9322      	strgt	r3, [sp, #136]	; 0x88
 8001142:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001144:	f1a3 0302 	sub.w	r3, r3, #2
 8001148:	bfcc      	ite	gt
 800114a:	2400      	movgt	r4, #0
 800114c:	2401      	movle	r4, #1
 800114e:	2b03      	cmp	r3, #3
 8001150:	f200 808c 	bhi.w	800126c <_dtoa_r+0x304>
 8001154:	e8df f003 	tbb	[pc, r3]
 8001158:	5b4d4f2d 	.word	0x5b4d4f2d
 800115c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8001160:	441c      	add	r4, r3
 8001162:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8001166:	2b20      	cmp	r3, #32
 8001168:	bfc3      	ittte	gt
 800116a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800116e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8001172:	fa09 f303 	lslgt.w	r3, r9, r3
 8001176:	f1c3 0320 	rsble	r3, r3, #32
 800117a:	bfc6      	itte	gt
 800117c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8001180:	4318      	orrgt	r0, r3
 8001182:	fa06 f003 	lslle.w	r0, r6, r3
 8001186:	f7ff f99d 	bl	80004c4 <__aeabi_ui2d>
 800118a:	2301      	movs	r3, #1
 800118c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8001190:	3c01      	subs	r4, #1
 8001192:	9313      	str	r3, [sp, #76]	; 0x4c
 8001194:	e770      	b.n	8001078 <_dtoa_r+0x110>
 8001196:	2301      	movs	r3, #1
 8001198:	e7b3      	b.n	8001102 <_dtoa_r+0x19a>
 800119a:	900f      	str	r0, [sp, #60]	; 0x3c
 800119c:	e7b2      	b.n	8001104 <_dtoa_r+0x19c>
 800119e:	9b06      	ldr	r3, [sp, #24]
 80011a0:	eba3 030a 	sub.w	r3, r3, sl
 80011a4:	9306      	str	r3, [sp, #24]
 80011a6:	f1ca 0300 	rsb	r3, sl, #0
 80011aa:	930a      	str	r3, [sp, #40]	; 0x28
 80011ac:	2300      	movs	r3, #0
 80011ae:	930e      	str	r3, [sp, #56]	; 0x38
 80011b0:	e7bf      	b.n	8001132 <_dtoa_r+0x1ca>
 80011b2:	2300      	movs	r3, #0
 80011b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80011b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	dc5a      	bgt.n	8001272 <_dtoa_r+0x30a>
 80011bc:	f04f 0901 	mov.w	r9, #1
 80011c0:	f8cd 9020 	str.w	r9, [sp, #32]
 80011c4:	464b      	mov	r3, r9
 80011c6:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80011ca:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80011cc:	2200      	movs	r2, #0
 80011ce:	6042      	str	r2, [r0, #4]
 80011d0:	2204      	movs	r2, #4
 80011d2:	f102 0614 	add.w	r6, r2, #20
 80011d6:	429e      	cmp	r6, r3
 80011d8:	6841      	ldr	r1, [r0, #4]
 80011da:	d950      	bls.n	800127e <_dtoa_r+0x316>
 80011dc:	4628      	mov	r0, r5
 80011de:	f009 ff75 	bl	800b0cc <_Balloc>
 80011e2:	9003      	str	r0, [sp, #12]
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d14e      	bne.n	8001286 <_dtoa_r+0x31e>
 80011e8:	4b19      	ldr	r3, [pc, #100]	; (8001250 <_dtoa_r+0x2e8>)
 80011ea:	4602      	mov	r2, r0
 80011ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80011f0:	e6ce      	b.n	8000f90 <_dtoa_r+0x28>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e7de      	b.n	80011b4 <_dtoa_r+0x24c>
 80011f6:	2300      	movs	r3, #0
 80011f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80011fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80011fc:	eb0a 0903 	add.w	r9, sl, r3
 8001200:	f109 0301 	add.w	r3, r9, #1
 8001204:	2b01      	cmp	r3, #1
 8001206:	9308      	str	r3, [sp, #32]
 8001208:	bfb8      	it	lt
 800120a:	2301      	movlt	r3, #1
 800120c:	e7dd      	b.n	80011ca <_dtoa_r+0x262>
 800120e:	2301      	movs	r3, #1
 8001210:	e7f2      	b.n	80011f8 <_dtoa_r+0x290>
 8001212:	bf00      	nop
 8001214:	f3af 8000 	nop.w
 8001218:	636f4361 	.word	0x636f4361
 800121c:	3fd287a7 	.word	0x3fd287a7
 8001220:	8b60c8b3 	.word	0x8b60c8b3
 8001224:	3fc68a28 	.word	0x3fc68a28
 8001228:	509f79fb 	.word	0x509f79fb
 800122c:	3fd34413 	.word	0x3fd34413
 8001230:	08010486 	.word	0x08010486
 8001234:	0801049d 	.word	0x0801049d
 8001238:	7ff00000 	.word	0x7ff00000
 800123c:	08010482 	.word	0x08010482
 8001240:	08010479 	.word	0x08010479
 8001244:	08010456 	.word	0x08010456
 8001248:	3ff80000 	.word	0x3ff80000
 800124c:	0800ef20 	.word	0x0800ef20
 8001250:	080104f7 	.word	0x080104f7
 8001254:	2401      	movs	r4, #1
 8001256:	2300      	movs	r3, #0
 8001258:	9322      	str	r3, [sp, #136]	; 0x88
 800125a:	940b      	str	r4, [sp, #44]	; 0x2c
 800125c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8001260:	2200      	movs	r2, #0
 8001262:	f8cd 9020 	str.w	r9, [sp, #32]
 8001266:	2312      	movs	r3, #18
 8001268:	9223      	str	r2, [sp, #140]	; 0x8c
 800126a:	e7ae      	b.n	80011ca <_dtoa_r+0x262>
 800126c:	2301      	movs	r3, #1
 800126e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001270:	e7f4      	b.n	800125c <_dtoa_r+0x2f4>
 8001272:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8001276:	f8cd 9020 	str.w	r9, [sp, #32]
 800127a:	464b      	mov	r3, r9
 800127c:	e7a5      	b.n	80011ca <_dtoa_r+0x262>
 800127e:	3101      	adds	r1, #1
 8001280:	6041      	str	r1, [r0, #4]
 8001282:	0052      	lsls	r2, r2, #1
 8001284:	e7a5      	b.n	80011d2 <_dtoa_r+0x26a>
 8001286:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001288:	9a03      	ldr	r2, [sp, #12]
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	9b08      	ldr	r3, [sp, #32]
 800128e:	2b0e      	cmp	r3, #14
 8001290:	f200 80a8 	bhi.w	80013e4 <_dtoa_r+0x47c>
 8001294:	2c00      	cmp	r4, #0
 8001296:	f000 80a5 	beq.w	80013e4 <_dtoa_r+0x47c>
 800129a:	f1ba 0f00 	cmp.w	sl, #0
 800129e:	dd34      	ble.n	800130a <_dtoa_r+0x3a2>
 80012a0:	4a9a      	ldr	r2, [pc, #616]	; (800150c <_dtoa_r+0x5a4>)
 80012a2:	f00a 030f 	and.w	r3, sl, #15
 80012a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80012aa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80012ae:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80012b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80012b6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80012ba:	d016      	beq.n	80012ea <_dtoa_r+0x382>
 80012bc:	4b94      	ldr	r3, [pc, #592]	; (8001510 <_dtoa_r+0x5a8>)
 80012be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80012c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012c6:	f7ff faa1 	bl	800080c <__aeabi_ddiv>
 80012ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80012ce:	f004 040f 	and.w	r4, r4, #15
 80012d2:	2703      	movs	r7, #3
 80012d4:	4e8e      	ldr	r6, [pc, #568]	; (8001510 <_dtoa_r+0x5a8>)
 80012d6:	b954      	cbnz	r4, 80012ee <_dtoa_r+0x386>
 80012d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80012dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80012e0:	f7ff fa94 	bl	800080c <__aeabi_ddiv>
 80012e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80012e8:	e029      	b.n	800133e <_dtoa_r+0x3d6>
 80012ea:	2702      	movs	r7, #2
 80012ec:	e7f2      	b.n	80012d4 <_dtoa_r+0x36c>
 80012ee:	07e1      	lsls	r1, r4, #31
 80012f0:	d508      	bpl.n	8001304 <_dtoa_r+0x39c>
 80012f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80012f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80012fa:	f7ff f95d 	bl	80005b8 <__aeabi_dmul>
 80012fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001302:	3701      	adds	r7, #1
 8001304:	1064      	asrs	r4, r4, #1
 8001306:	3608      	adds	r6, #8
 8001308:	e7e5      	b.n	80012d6 <_dtoa_r+0x36e>
 800130a:	f000 80a5 	beq.w	8001458 <_dtoa_r+0x4f0>
 800130e:	f1ca 0400 	rsb	r4, sl, #0
 8001312:	4b7e      	ldr	r3, [pc, #504]	; (800150c <_dtoa_r+0x5a4>)
 8001314:	4e7e      	ldr	r6, [pc, #504]	; (8001510 <_dtoa_r+0x5a8>)
 8001316:	f004 020f 	and.w	r2, r4, #15
 800131a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001326:	f7ff f947 	bl	80005b8 <__aeabi_dmul>
 800132a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800132e:	1124      	asrs	r4, r4, #4
 8001330:	2300      	movs	r3, #0
 8001332:	2702      	movs	r7, #2
 8001334:	2c00      	cmp	r4, #0
 8001336:	f040 8084 	bne.w	8001442 <_dtoa_r+0x4da>
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1d2      	bne.n	80012e4 <_dtoa_r+0x37c>
 800133e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 808b 	beq.w	800145c <_dtoa_r+0x4f4>
 8001346:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800134a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800134e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001352:	4b70      	ldr	r3, [pc, #448]	; (8001514 <_dtoa_r+0x5ac>)
 8001354:	2200      	movs	r2, #0
 8001356:	f7ff fbbb 	bl	8000ad0 <__aeabi_dcmplt>
 800135a:	2800      	cmp	r0, #0
 800135c:	d07e      	beq.n	800145c <_dtoa_r+0x4f4>
 800135e:	9b08      	ldr	r3, [sp, #32]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d07b      	beq.n	800145c <_dtoa_r+0x4f4>
 8001364:	f1b9 0f00 	cmp.w	r9, #0
 8001368:	dd38      	ble.n	80013dc <_dtoa_r+0x474>
 800136a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800136e:	4b6a      	ldr	r3, [pc, #424]	; (8001518 <_dtoa_r+0x5b0>)
 8001370:	2200      	movs	r2, #0
 8001372:	f7ff f921 	bl	80005b8 <__aeabi_dmul>
 8001376:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800137a:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800137e:	3701      	adds	r7, #1
 8001380:	464c      	mov	r4, r9
 8001382:	4638      	mov	r0, r7
 8001384:	f7ff f8ae 	bl	80004e4 <__aeabi_i2d>
 8001388:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800138c:	f7ff f914 	bl	80005b8 <__aeabi_dmul>
 8001390:	4b62      	ldr	r3, [pc, #392]	; (800151c <_dtoa_r+0x5b4>)
 8001392:	2200      	movs	r2, #0
 8001394:	f7fe ff5a 	bl	800024c <__adddf3>
 8001398:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800139c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80013a0:	9611      	str	r6, [sp, #68]	; 0x44
 80013a2:	2c00      	cmp	r4, #0
 80013a4:	d15d      	bne.n	8001462 <_dtoa_r+0x4fa>
 80013a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80013aa:	4b5d      	ldr	r3, [pc, #372]	; (8001520 <_dtoa_r+0x5b8>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	f7fe ff4b 	bl	8000248 <__aeabi_dsub>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013ba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80013bc:	4633      	mov	r3, r6
 80013be:	f7ff fba5 	bl	8000b0c <__aeabi_dcmpgt>
 80013c2:	2800      	cmp	r0, #0
 80013c4:	f040 829c 	bne.w	8001900 <_dtoa_r+0x998>
 80013c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80013cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80013ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80013d2:	f7ff fb7d 	bl	8000ad0 <__aeabi_dcmplt>
 80013d6:	2800      	cmp	r0, #0
 80013d8:	f040 8290 	bne.w	80018fc <_dtoa_r+0x994>
 80013dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80013e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80013e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	f2c0 8152 	blt.w	8001690 <_dtoa_r+0x728>
 80013ec:	f1ba 0f0e 	cmp.w	sl, #14
 80013f0:	f300 814e 	bgt.w	8001690 <_dtoa_r+0x728>
 80013f4:	4b45      	ldr	r3, [pc, #276]	; (800150c <_dtoa_r+0x5a4>)
 80013f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80013fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8001402:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001404:	2b00      	cmp	r3, #0
 8001406:	f280 80db 	bge.w	80015c0 <_dtoa_r+0x658>
 800140a:	9b08      	ldr	r3, [sp, #32]
 800140c:	2b00      	cmp	r3, #0
 800140e:	f300 80d7 	bgt.w	80015c0 <_dtoa_r+0x658>
 8001412:	f040 8272 	bne.w	80018fa <_dtoa_r+0x992>
 8001416:	4b42      	ldr	r3, [pc, #264]	; (8001520 <_dtoa_r+0x5b8>)
 8001418:	2200      	movs	r2, #0
 800141a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800141e:	f7ff f8cb 	bl	80005b8 <__aeabi_dmul>
 8001422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001426:	f7ff fb67 	bl	8000af8 <__aeabi_dcmpge>
 800142a:	9c08      	ldr	r4, [sp, #32]
 800142c:	4626      	mov	r6, r4
 800142e:	2800      	cmp	r0, #0
 8001430:	f040 8248 	bne.w	80018c4 <_dtoa_r+0x95c>
 8001434:	9f03      	ldr	r7, [sp, #12]
 8001436:	2331      	movs	r3, #49	; 0x31
 8001438:	f807 3b01 	strb.w	r3, [r7], #1
 800143c:	f10a 0a01 	add.w	sl, sl, #1
 8001440:	e244      	b.n	80018cc <_dtoa_r+0x964>
 8001442:	07e2      	lsls	r2, r4, #31
 8001444:	d505      	bpl.n	8001452 <_dtoa_r+0x4ea>
 8001446:	e9d6 2300 	ldrd	r2, r3, [r6]
 800144a:	f7ff f8b5 	bl	80005b8 <__aeabi_dmul>
 800144e:	3701      	adds	r7, #1
 8001450:	2301      	movs	r3, #1
 8001452:	1064      	asrs	r4, r4, #1
 8001454:	3608      	adds	r6, #8
 8001456:	e76d      	b.n	8001334 <_dtoa_r+0x3cc>
 8001458:	2702      	movs	r7, #2
 800145a:	e770      	b.n	800133e <_dtoa_r+0x3d6>
 800145c:	9c08      	ldr	r4, [sp, #32]
 800145e:	46d0      	mov	r8, sl
 8001460:	e78f      	b.n	8001382 <_dtoa_r+0x41a>
 8001462:	9903      	ldr	r1, [sp, #12]
 8001464:	4b29      	ldr	r3, [pc, #164]	; (800150c <_dtoa_r+0x5a4>)
 8001466:	4421      	add	r1, r4
 8001468:	9112      	str	r1, [sp, #72]	; 0x48
 800146a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800146c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001470:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8001474:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001478:	2900      	cmp	r1, #0
 800147a:	d055      	beq.n	8001528 <_dtoa_r+0x5c0>
 800147c:	4929      	ldr	r1, [pc, #164]	; (8001524 <_dtoa_r+0x5bc>)
 800147e:	2000      	movs	r0, #0
 8001480:	f7ff f9c4 	bl	800080c <__aeabi_ddiv>
 8001484:	463b      	mov	r3, r7
 8001486:	4632      	mov	r2, r6
 8001488:	f7fe fede 	bl	8000248 <__aeabi_dsub>
 800148c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001490:	9f03      	ldr	r7, [sp, #12]
 8001492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001496:	f7ff fb59 	bl	8000b4c <__aeabi_d2iz>
 800149a:	4604      	mov	r4, r0
 800149c:	f7ff f822 	bl	80004e4 <__aeabi_i2d>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80014a8:	f7fe fece 	bl	8000248 <__aeabi_dsub>
 80014ac:	3430      	adds	r4, #48	; 0x30
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014b6:	f807 4b01 	strb.w	r4, [r7], #1
 80014ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80014be:	f7ff fb07 	bl	8000ad0 <__aeabi_dcmplt>
 80014c2:	2800      	cmp	r0, #0
 80014c4:	d174      	bne.n	80015b0 <_dtoa_r+0x648>
 80014c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80014ca:	4912      	ldr	r1, [pc, #72]	; (8001514 <_dtoa_r+0x5ac>)
 80014cc:	2000      	movs	r0, #0
 80014ce:	f7fe febb 	bl	8000248 <__aeabi_dsub>
 80014d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80014d6:	f7ff fafb 	bl	8000ad0 <__aeabi_dcmplt>
 80014da:	2800      	cmp	r0, #0
 80014dc:	f040 80b7 	bne.w	800164e <_dtoa_r+0x6e6>
 80014e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80014e2:	429f      	cmp	r7, r3
 80014e4:	f43f af7a 	beq.w	80013dc <_dtoa_r+0x474>
 80014e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80014ec:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <_dtoa_r+0x5b0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f7ff f862 	bl	80005b8 <__aeabi_dmul>
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <_dtoa_r+0x5b0>)
 80014f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80014fa:	2200      	movs	r2, #0
 80014fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001500:	f7ff f85a 	bl	80005b8 <__aeabi_dmul>
 8001504:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001508:	e7c3      	b.n	8001492 <_dtoa_r+0x52a>
 800150a:	bf00      	nop
 800150c:	0800ef20 	.word	0x0800ef20
 8001510:	0800eef8 	.word	0x0800eef8
 8001514:	3ff00000 	.word	0x3ff00000
 8001518:	40240000 	.word	0x40240000
 800151c:	401c0000 	.word	0x401c0000
 8001520:	40140000 	.word	0x40140000
 8001524:	3fe00000 	.word	0x3fe00000
 8001528:	4630      	mov	r0, r6
 800152a:	4639      	mov	r1, r7
 800152c:	f7ff f844 	bl	80005b8 <__aeabi_dmul>
 8001530:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001534:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001536:	9c03      	ldr	r4, [sp, #12]
 8001538:	9314      	str	r3, [sp, #80]	; 0x50
 800153a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800153e:	f7ff fb05 	bl	8000b4c <__aeabi_d2iz>
 8001542:	9015      	str	r0, [sp, #84]	; 0x54
 8001544:	f7fe ffce 	bl	80004e4 <__aeabi_i2d>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001550:	f7fe fe7a 	bl	8000248 <__aeabi_dsub>
 8001554:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001556:	3330      	adds	r3, #48	; 0x30
 8001558:	f804 3b01 	strb.w	r3, [r4], #1
 800155c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800155e:	429c      	cmp	r4, r3
 8001560:	4606      	mov	r6, r0
 8001562:	460f      	mov	r7, r1
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	d124      	bne.n	80015b4 <_dtoa_r+0x64c>
 800156a:	4ba4      	ldr	r3, [pc, #656]	; (80017fc <_dtoa_r+0x894>)
 800156c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001570:	f7fe fe6c 	bl	800024c <__adddf3>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4630      	mov	r0, r6
 800157a:	4639      	mov	r1, r7
 800157c:	f7ff fac6 	bl	8000b0c <__aeabi_dcmpgt>
 8001580:	2800      	cmp	r0, #0
 8001582:	d163      	bne.n	800164c <_dtoa_r+0x6e4>
 8001584:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001588:	499c      	ldr	r1, [pc, #624]	; (80017fc <_dtoa_r+0x894>)
 800158a:	2000      	movs	r0, #0
 800158c:	f7fe fe5c 	bl	8000248 <__aeabi_dsub>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4630      	mov	r0, r6
 8001596:	4639      	mov	r1, r7
 8001598:	f7ff fa9a 	bl	8000ad0 <__aeabi_dcmplt>
 800159c:	2800      	cmp	r0, #0
 800159e:	f43f af1d 	beq.w	80013dc <_dtoa_r+0x474>
 80015a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80015a4:	1e7b      	subs	r3, r7, #1
 80015a6:	9314      	str	r3, [sp, #80]	; 0x50
 80015a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80015ac:	2b30      	cmp	r3, #48	; 0x30
 80015ae:	d0f8      	beq.n	80015a2 <_dtoa_r+0x63a>
 80015b0:	46c2      	mov	sl, r8
 80015b2:	e03b      	b.n	800162c <_dtoa_r+0x6c4>
 80015b4:	4b92      	ldr	r3, [pc, #584]	; (8001800 <_dtoa_r+0x898>)
 80015b6:	f7fe ffff 	bl	80005b8 <__aeabi_dmul>
 80015ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80015be:	e7bc      	b.n	800153a <_dtoa_r+0x5d2>
 80015c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80015c4:	9f03      	ldr	r7, [sp, #12]
 80015c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015ca:	4640      	mov	r0, r8
 80015cc:	4649      	mov	r1, r9
 80015ce:	f7ff f91d 	bl	800080c <__aeabi_ddiv>
 80015d2:	f7ff fabb 	bl	8000b4c <__aeabi_d2iz>
 80015d6:	4604      	mov	r4, r0
 80015d8:	f7fe ff84 	bl	80004e4 <__aeabi_i2d>
 80015dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015e0:	f7fe ffea 	bl	80005b8 <__aeabi_dmul>
 80015e4:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4640      	mov	r0, r8
 80015ee:	4649      	mov	r1, r9
 80015f0:	f7fe fe2a 	bl	8000248 <__aeabi_dsub>
 80015f4:	f807 6b01 	strb.w	r6, [r7], #1
 80015f8:	9e03      	ldr	r6, [sp, #12]
 80015fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80015fe:	1bbe      	subs	r6, r7, r6
 8001600:	45b4      	cmp	ip, r6
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
 8001606:	d136      	bne.n	8001676 <_dtoa_r+0x70e>
 8001608:	f7fe fe20 	bl	800024c <__adddf3>
 800160c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001610:	4680      	mov	r8, r0
 8001612:	4689      	mov	r9, r1
 8001614:	f7ff fa7a 	bl	8000b0c <__aeabi_dcmpgt>
 8001618:	bb58      	cbnz	r0, 8001672 <_dtoa_r+0x70a>
 800161a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800161e:	4640      	mov	r0, r8
 8001620:	4649      	mov	r1, r9
 8001622:	f7ff fa4b 	bl	8000abc <__aeabi_dcmpeq>
 8001626:	b108      	cbz	r0, 800162c <_dtoa_r+0x6c4>
 8001628:	07e1      	lsls	r1, r4, #31
 800162a:	d422      	bmi.n	8001672 <_dtoa_r+0x70a>
 800162c:	4628      	mov	r0, r5
 800162e:	4659      	mov	r1, fp
 8001630:	f009 fd8c 	bl	800b14c <_Bfree>
 8001634:	2300      	movs	r3, #0
 8001636:	703b      	strb	r3, [r7, #0]
 8001638:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800163a:	f10a 0001 	add.w	r0, sl, #1
 800163e:	6018      	str	r0, [r3, #0]
 8001640:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001642:	2b00      	cmp	r3, #0
 8001644:	f43f acdd 	beq.w	8001002 <_dtoa_r+0x9a>
 8001648:	601f      	str	r7, [r3, #0]
 800164a:	e4da      	b.n	8001002 <_dtoa_r+0x9a>
 800164c:	4627      	mov	r7, r4
 800164e:	463b      	mov	r3, r7
 8001650:	461f      	mov	r7, r3
 8001652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001656:	2a39      	cmp	r2, #57	; 0x39
 8001658:	d107      	bne.n	800166a <_dtoa_r+0x702>
 800165a:	9a03      	ldr	r2, [sp, #12]
 800165c:	429a      	cmp	r2, r3
 800165e:	d1f7      	bne.n	8001650 <_dtoa_r+0x6e8>
 8001660:	9903      	ldr	r1, [sp, #12]
 8001662:	2230      	movs	r2, #48	; 0x30
 8001664:	f108 0801 	add.w	r8, r8, #1
 8001668:	700a      	strb	r2, [r1, #0]
 800166a:	781a      	ldrb	r2, [r3, #0]
 800166c:	3201      	adds	r2, #1
 800166e:	701a      	strb	r2, [r3, #0]
 8001670:	e79e      	b.n	80015b0 <_dtoa_r+0x648>
 8001672:	46d0      	mov	r8, sl
 8001674:	e7eb      	b.n	800164e <_dtoa_r+0x6e6>
 8001676:	4b62      	ldr	r3, [pc, #392]	; (8001800 <_dtoa_r+0x898>)
 8001678:	2200      	movs	r2, #0
 800167a:	f7fe ff9d 	bl	80005b8 <__aeabi_dmul>
 800167e:	2200      	movs	r2, #0
 8001680:	2300      	movs	r3, #0
 8001682:	4680      	mov	r8, r0
 8001684:	4689      	mov	r9, r1
 8001686:	f7ff fa19 	bl	8000abc <__aeabi_dcmpeq>
 800168a:	2800      	cmp	r0, #0
 800168c:	d09b      	beq.n	80015c6 <_dtoa_r+0x65e>
 800168e:	e7cd      	b.n	800162c <_dtoa_r+0x6c4>
 8001690:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001692:	2a00      	cmp	r2, #0
 8001694:	f000 80d0 	beq.w	8001838 <_dtoa_r+0x8d0>
 8001698:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800169a:	2a01      	cmp	r2, #1
 800169c:	f300 80b2 	bgt.w	8001804 <_dtoa_r+0x89c>
 80016a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80016a2:	2a00      	cmp	r2, #0
 80016a4:	f000 80a6 	beq.w	80017f4 <_dtoa_r+0x88c>
 80016a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80016ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80016ae:	9f06      	ldr	r7, [sp, #24]
 80016b0:	9a06      	ldr	r2, [sp, #24]
 80016b2:	441a      	add	r2, r3
 80016b4:	9206      	str	r2, [sp, #24]
 80016b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016b8:	2101      	movs	r1, #1
 80016ba:	441a      	add	r2, r3
 80016bc:	4628      	mov	r0, r5
 80016be:	9209      	str	r2, [sp, #36]	; 0x24
 80016c0:	f009 fdac 	bl	800b21c <__i2b>
 80016c4:	4606      	mov	r6, r0
 80016c6:	2f00      	cmp	r7, #0
 80016c8:	dd0c      	ble.n	80016e4 <_dtoa_r+0x77c>
 80016ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	dd09      	ble.n	80016e4 <_dtoa_r+0x77c>
 80016d0:	42bb      	cmp	r3, r7
 80016d2:	9a06      	ldr	r2, [sp, #24]
 80016d4:	bfa8      	it	ge
 80016d6:	463b      	movge	r3, r7
 80016d8:	1ad2      	subs	r2, r2, r3
 80016da:	9206      	str	r2, [sp, #24]
 80016dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016de:	1aff      	subs	r7, r7, r3
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	9309      	str	r3, [sp, #36]	; 0x24
 80016e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016e6:	b1f3      	cbz	r3, 8001726 <_dtoa_r+0x7be>
 80016e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f000 80a8 	beq.w	8001840 <_dtoa_r+0x8d8>
 80016f0:	2c00      	cmp	r4, #0
 80016f2:	dd10      	ble.n	8001716 <_dtoa_r+0x7ae>
 80016f4:	4631      	mov	r1, r6
 80016f6:	4622      	mov	r2, r4
 80016f8:	4628      	mov	r0, r5
 80016fa:	f009 fe4d 	bl	800b398 <__pow5mult>
 80016fe:	465a      	mov	r2, fp
 8001700:	4601      	mov	r1, r0
 8001702:	4606      	mov	r6, r0
 8001704:	4628      	mov	r0, r5
 8001706:	f009 fd9f 	bl	800b248 <__multiply>
 800170a:	4659      	mov	r1, fp
 800170c:	4680      	mov	r8, r0
 800170e:	4628      	mov	r0, r5
 8001710:	f009 fd1c 	bl	800b14c <_Bfree>
 8001714:	46c3      	mov	fp, r8
 8001716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001718:	1b1a      	subs	r2, r3, r4
 800171a:	d004      	beq.n	8001726 <_dtoa_r+0x7be>
 800171c:	4659      	mov	r1, fp
 800171e:	4628      	mov	r0, r5
 8001720:	f009 fe3a 	bl	800b398 <__pow5mult>
 8001724:	4683      	mov	fp, r0
 8001726:	2101      	movs	r1, #1
 8001728:	4628      	mov	r0, r5
 800172a:	f009 fd77 	bl	800b21c <__i2b>
 800172e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001730:	2b00      	cmp	r3, #0
 8001732:	4604      	mov	r4, r0
 8001734:	f340 8086 	ble.w	8001844 <_dtoa_r+0x8dc>
 8001738:	461a      	mov	r2, r3
 800173a:	4601      	mov	r1, r0
 800173c:	4628      	mov	r0, r5
 800173e:	f009 fe2b 	bl	800b398 <__pow5mult>
 8001742:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001744:	2b01      	cmp	r3, #1
 8001746:	4604      	mov	r4, r0
 8001748:	dd7f      	ble.n	800184a <_dtoa_r+0x8e2>
 800174a:	f04f 0800 	mov.w	r8, #0
 800174e:	6923      	ldr	r3, [r4, #16]
 8001750:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001754:	6918      	ldr	r0, [r3, #16]
 8001756:	f00c ff59 	bl	800e60c <__hi0bits>
 800175a:	f1c0 0020 	rsb	r0, r0, #32
 800175e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001760:	4418      	add	r0, r3
 8001762:	f010 001f 	ands.w	r0, r0, #31
 8001766:	f000 8092 	beq.w	800188e <_dtoa_r+0x926>
 800176a:	f1c0 0320 	rsb	r3, r0, #32
 800176e:	2b04      	cmp	r3, #4
 8001770:	f340 808a 	ble.w	8001888 <_dtoa_r+0x920>
 8001774:	f1c0 001c 	rsb	r0, r0, #28
 8001778:	9b06      	ldr	r3, [sp, #24]
 800177a:	4403      	add	r3, r0
 800177c:	9306      	str	r3, [sp, #24]
 800177e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001780:	4403      	add	r3, r0
 8001782:	4407      	add	r7, r0
 8001784:	9309      	str	r3, [sp, #36]	; 0x24
 8001786:	9b06      	ldr	r3, [sp, #24]
 8001788:	2b00      	cmp	r3, #0
 800178a:	dd05      	ble.n	8001798 <_dtoa_r+0x830>
 800178c:	4659      	mov	r1, fp
 800178e:	461a      	mov	r2, r3
 8001790:	4628      	mov	r0, r5
 8001792:	f009 fe5b 	bl	800b44c <__lshift>
 8001796:	4683      	mov	fp, r0
 8001798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800179a:	2b00      	cmp	r3, #0
 800179c:	dd05      	ble.n	80017aa <_dtoa_r+0x842>
 800179e:	4621      	mov	r1, r4
 80017a0:	461a      	mov	r2, r3
 80017a2:	4628      	mov	r0, r5
 80017a4:	f009 fe52 	bl	800b44c <__lshift>
 80017a8:	4604      	mov	r4, r0
 80017aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d070      	beq.n	8001892 <_dtoa_r+0x92a>
 80017b0:	4621      	mov	r1, r4
 80017b2:	4658      	mov	r0, fp
 80017b4:	f00c ff77 	bl	800e6a6 <__mcmp>
 80017b8:	2800      	cmp	r0, #0
 80017ba:	da6a      	bge.n	8001892 <_dtoa_r+0x92a>
 80017bc:	2300      	movs	r3, #0
 80017be:	4659      	mov	r1, fp
 80017c0:	220a      	movs	r2, #10
 80017c2:	4628      	mov	r0, r5
 80017c4:	f009 fce4 	bl	800b190 <__multadd>
 80017c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80017ca:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80017ce:	4683      	mov	fp, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 8194 	beq.w	8001afe <_dtoa_r+0xb96>
 80017d6:	4631      	mov	r1, r6
 80017d8:	2300      	movs	r3, #0
 80017da:	220a      	movs	r2, #10
 80017dc:	4628      	mov	r0, r5
 80017de:	f009 fcd7 	bl	800b190 <__multadd>
 80017e2:	f1b9 0f00 	cmp.w	r9, #0
 80017e6:	4606      	mov	r6, r0
 80017e8:	f300 8093 	bgt.w	8001912 <_dtoa_r+0x9aa>
 80017ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	dc57      	bgt.n	80018a2 <_dtoa_r+0x93a>
 80017f2:	e08e      	b.n	8001912 <_dtoa_r+0x9aa>
 80017f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80017f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80017fa:	e757      	b.n	80016ac <_dtoa_r+0x744>
 80017fc:	3fe00000 	.word	0x3fe00000
 8001800:	40240000 	.word	0x40240000
 8001804:	9b08      	ldr	r3, [sp, #32]
 8001806:	1e5c      	subs	r4, r3, #1
 8001808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800180a:	42a3      	cmp	r3, r4
 800180c:	bfbf      	itttt	lt
 800180e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8001810:	940a      	strlt	r4, [sp, #40]	; 0x28
 8001812:	1ae2      	sublt	r2, r4, r3
 8001814:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8001816:	bfb6      	itet	lt
 8001818:	189b      	addlt	r3, r3, r2
 800181a:	1b1c      	subge	r4, r3, r4
 800181c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800181e:	9b08      	ldr	r3, [sp, #32]
 8001820:	bfb8      	it	lt
 8001822:	2400      	movlt	r4, #0
 8001824:	2b00      	cmp	r3, #0
 8001826:	bfb9      	ittee	lt
 8001828:	9b06      	ldrlt	r3, [sp, #24]
 800182a:	9a08      	ldrlt	r2, [sp, #32]
 800182c:	9f06      	ldrge	r7, [sp, #24]
 800182e:	9b08      	ldrge	r3, [sp, #32]
 8001830:	bfbc      	itt	lt
 8001832:	1a9f      	sublt	r7, r3, r2
 8001834:	2300      	movlt	r3, #0
 8001836:	e73b      	b.n	80016b0 <_dtoa_r+0x748>
 8001838:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800183a:	9f06      	ldr	r7, [sp, #24]
 800183c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800183e:	e742      	b.n	80016c6 <_dtoa_r+0x75e>
 8001840:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001842:	e76b      	b.n	800171c <_dtoa_r+0x7b4>
 8001844:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001846:	2b01      	cmp	r3, #1
 8001848:	dc19      	bgt.n	800187e <_dtoa_r+0x916>
 800184a:	9b04      	ldr	r3, [sp, #16]
 800184c:	b9bb      	cbnz	r3, 800187e <_dtoa_r+0x916>
 800184e:	9b05      	ldr	r3, [sp, #20]
 8001850:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001854:	b99b      	cbnz	r3, 800187e <_dtoa_r+0x916>
 8001856:	9b05      	ldr	r3, [sp, #20]
 8001858:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800185c:	0d1b      	lsrs	r3, r3, #20
 800185e:	051b      	lsls	r3, r3, #20
 8001860:	b183      	cbz	r3, 8001884 <_dtoa_r+0x91c>
 8001862:	9b06      	ldr	r3, [sp, #24]
 8001864:	3301      	adds	r3, #1
 8001866:	9306      	str	r3, [sp, #24]
 8001868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800186a:	3301      	adds	r3, #1
 800186c:	9309      	str	r3, [sp, #36]	; 0x24
 800186e:	f04f 0801 	mov.w	r8, #1
 8001872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001874:	2b00      	cmp	r3, #0
 8001876:	f47f af6a 	bne.w	800174e <_dtoa_r+0x7e6>
 800187a:	2001      	movs	r0, #1
 800187c:	e76f      	b.n	800175e <_dtoa_r+0x7f6>
 800187e:	f04f 0800 	mov.w	r8, #0
 8001882:	e7f6      	b.n	8001872 <_dtoa_r+0x90a>
 8001884:	4698      	mov	r8, r3
 8001886:	e7f4      	b.n	8001872 <_dtoa_r+0x90a>
 8001888:	f43f af7d 	beq.w	8001786 <_dtoa_r+0x81e>
 800188c:	4618      	mov	r0, r3
 800188e:	301c      	adds	r0, #28
 8001890:	e772      	b.n	8001778 <_dtoa_r+0x810>
 8001892:	9b08      	ldr	r3, [sp, #32]
 8001894:	2b00      	cmp	r3, #0
 8001896:	dc36      	bgt.n	8001906 <_dtoa_r+0x99e>
 8001898:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800189a:	2b02      	cmp	r3, #2
 800189c:	dd33      	ble.n	8001906 <_dtoa_r+0x99e>
 800189e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80018a2:	f1b9 0f00 	cmp.w	r9, #0
 80018a6:	d10d      	bne.n	80018c4 <_dtoa_r+0x95c>
 80018a8:	4621      	mov	r1, r4
 80018aa:	464b      	mov	r3, r9
 80018ac:	2205      	movs	r2, #5
 80018ae:	4628      	mov	r0, r5
 80018b0:	f009 fc6e 	bl	800b190 <__multadd>
 80018b4:	4601      	mov	r1, r0
 80018b6:	4604      	mov	r4, r0
 80018b8:	4658      	mov	r0, fp
 80018ba:	f00c fef4 	bl	800e6a6 <__mcmp>
 80018be:	2800      	cmp	r0, #0
 80018c0:	f73f adb8 	bgt.w	8001434 <_dtoa_r+0x4cc>
 80018c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80018c6:	9f03      	ldr	r7, [sp, #12]
 80018c8:	ea6f 0a03 	mvn.w	sl, r3
 80018cc:	f04f 0800 	mov.w	r8, #0
 80018d0:	4621      	mov	r1, r4
 80018d2:	4628      	mov	r0, r5
 80018d4:	f009 fc3a 	bl	800b14c <_Bfree>
 80018d8:	2e00      	cmp	r6, #0
 80018da:	f43f aea7 	beq.w	800162c <_dtoa_r+0x6c4>
 80018de:	f1b8 0f00 	cmp.w	r8, #0
 80018e2:	d005      	beq.n	80018f0 <_dtoa_r+0x988>
 80018e4:	45b0      	cmp	r8, r6
 80018e6:	d003      	beq.n	80018f0 <_dtoa_r+0x988>
 80018e8:	4641      	mov	r1, r8
 80018ea:	4628      	mov	r0, r5
 80018ec:	f009 fc2e 	bl	800b14c <_Bfree>
 80018f0:	4631      	mov	r1, r6
 80018f2:	4628      	mov	r0, r5
 80018f4:	f009 fc2a 	bl	800b14c <_Bfree>
 80018f8:	e698      	b.n	800162c <_dtoa_r+0x6c4>
 80018fa:	2400      	movs	r4, #0
 80018fc:	4626      	mov	r6, r4
 80018fe:	e7e1      	b.n	80018c4 <_dtoa_r+0x95c>
 8001900:	46c2      	mov	sl, r8
 8001902:	4626      	mov	r6, r4
 8001904:	e596      	b.n	8001434 <_dtoa_r+0x4cc>
 8001906:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001908:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 80fd 	beq.w	8001b0c <_dtoa_r+0xba4>
 8001912:	2f00      	cmp	r7, #0
 8001914:	dd05      	ble.n	8001922 <_dtoa_r+0x9ba>
 8001916:	4631      	mov	r1, r6
 8001918:	463a      	mov	r2, r7
 800191a:	4628      	mov	r0, r5
 800191c:	f009 fd96 	bl	800b44c <__lshift>
 8001920:	4606      	mov	r6, r0
 8001922:	f1b8 0f00 	cmp.w	r8, #0
 8001926:	d05c      	beq.n	80019e2 <_dtoa_r+0xa7a>
 8001928:	6871      	ldr	r1, [r6, #4]
 800192a:	4628      	mov	r0, r5
 800192c:	f009 fbce 	bl	800b0cc <_Balloc>
 8001930:	4607      	mov	r7, r0
 8001932:	b928      	cbnz	r0, 8001940 <_dtoa_r+0x9d8>
 8001934:	4b80      	ldr	r3, [pc, #512]	; (8001b38 <_dtoa_r+0xbd0>)
 8001936:	4602      	mov	r2, r0
 8001938:	f240 21ea 	movw	r1, #746	; 0x2ea
 800193c:	f7ff bb28 	b.w	8000f90 <_dtoa_r+0x28>
 8001940:	6932      	ldr	r2, [r6, #16]
 8001942:	3202      	adds	r2, #2
 8001944:	0092      	lsls	r2, r2, #2
 8001946:	f106 010c 	add.w	r1, r6, #12
 800194a:	300c      	adds	r0, #12
 800194c:	f00c fc97 	bl	800e27e <memcpy>
 8001950:	2201      	movs	r2, #1
 8001952:	4639      	mov	r1, r7
 8001954:	4628      	mov	r0, r5
 8001956:	f009 fd79 	bl	800b44c <__lshift>
 800195a:	9b03      	ldr	r3, [sp, #12]
 800195c:	3301      	adds	r3, #1
 800195e:	9308      	str	r3, [sp, #32]
 8001960:	9b03      	ldr	r3, [sp, #12]
 8001962:	444b      	add	r3, r9
 8001964:	930a      	str	r3, [sp, #40]	; 0x28
 8001966:	9b04      	ldr	r3, [sp, #16]
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	46b0      	mov	r8, r6
 800196e:	9309      	str	r3, [sp, #36]	; 0x24
 8001970:	4606      	mov	r6, r0
 8001972:	9b08      	ldr	r3, [sp, #32]
 8001974:	4621      	mov	r1, r4
 8001976:	3b01      	subs	r3, #1
 8001978:	4658      	mov	r0, fp
 800197a:	9304      	str	r3, [sp, #16]
 800197c:	f00c fdbf 	bl	800e4fe <quorem>
 8001980:	4603      	mov	r3, r0
 8001982:	3330      	adds	r3, #48	; 0x30
 8001984:	9006      	str	r0, [sp, #24]
 8001986:	4641      	mov	r1, r8
 8001988:	4658      	mov	r0, fp
 800198a:	930b      	str	r3, [sp, #44]	; 0x2c
 800198c:	f00c fe8b 	bl	800e6a6 <__mcmp>
 8001990:	4632      	mov	r2, r6
 8001992:	4681      	mov	r9, r0
 8001994:	4621      	mov	r1, r4
 8001996:	4628      	mov	r0, r5
 8001998:	f009 fdc8 	bl	800b52c <__mdiff>
 800199c:	68c2      	ldr	r2, [r0, #12]
 800199e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80019a0:	4607      	mov	r7, r0
 80019a2:	bb02      	cbnz	r2, 80019e6 <_dtoa_r+0xa7e>
 80019a4:	4601      	mov	r1, r0
 80019a6:	4658      	mov	r0, fp
 80019a8:	f00c fe7d 	bl	800e6a6 <__mcmp>
 80019ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80019ae:	4602      	mov	r2, r0
 80019b0:	4639      	mov	r1, r7
 80019b2:	4628      	mov	r0, r5
 80019b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80019b8:	f009 fbc8 	bl	800b14c <_Bfree>
 80019bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80019be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80019c0:	9f08      	ldr	r7, [sp, #32]
 80019c2:	ea43 0102 	orr.w	r1, r3, r2
 80019c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019c8:	430b      	orrs	r3, r1
 80019ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80019cc:	d10d      	bne.n	80019ea <_dtoa_r+0xa82>
 80019ce:	2b39      	cmp	r3, #57	; 0x39
 80019d0:	d029      	beq.n	8001a26 <_dtoa_r+0xabe>
 80019d2:	f1b9 0f00 	cmp.w	r9, #0
 80019d6:	dd01      	ble.n	80019dc <_dtoa_r+0xa74>
 80019d8:	9b06      	ldr	r3, [sp, #24]
 80019da:	3331      	adds	r3, #49	; 0x31
 80019dc:	9a04      	ldr	r2, [sp, #16]
 80019de:	7013      	strb	r3, [r2, #0]
 80019e0:	e776      	b.n	80018d0 <_dtoa_r+0x968>
 80019e2:	4630      	mov	r0, r6
 80019e4:	e7b9      	b.n	800195a <_dtoa_r+0x9f2>
 80019e6:	2201      	movs	r2, #1
 80019e8:	e7e2      	b.n	80019b0 <_dtoa_r+0xa48>
 80019ea:	f1b9 0f00 	cmp.w	r9, #0
 80019ee:	db06      	blt.n	80019fe <_dtoa_r+0xa96>
 80019f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80019f2:	ea41 0909 	orr.w	r9, r1, r9
 80019f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80019f8:	ea59 0101 	orrs.w	r1, r9, r1
 80019fc:	d120      	bne.n	8001a40 <_dtoa_r+0xad8>
 80019fe:	2a00      	cmp	r2, #0
 8001a00:	ddec      	ble.n	80019dc <_dtoa_r+0xa74>
 8001a02:	4659      	mov	r1, fp
 8001a04:	2201      	movs	r2, #1
 8001a06:	4628      	mov	r0, r5
 8001a08:	9308      	str	r3, [sp, #32]
 8001a0a:	f009 fd1f 	bl	800b44c <__lshift>
 8001a0e:	4621      	mov	r1, r4
 8001a10:	4683      	mov	fp, r0
 8001a12:	f00c fe48 	bl	800e6a6 <__mcmp>
 8001a16:	2800      	cmp	r0, #0
 8001a18:	9b08      	ldr	r3, [sp, #32]
 8001a1a:	dc02      	bgt.n	8001a22 <_dtoa_r+0xaba>
 8001a1c:	d1de      	bne.n	80019dc <_dtoa_r+0xa74>
 8001a1e:	07da      	lsls	r2, r3, #31
 8001a20:	d5dc      	bpl.n	80019dc <_dtoa_r+0xa74>
 8001a22:	2b39      	cmp	r3, #57	; 0x39
 8001a24:	d1d8      	bne.n	80019d8 <_dtoa_r+0xa70>
 8001a26:	9a04      	ldr	r2, [sp, #16]
 8001a28:	2339      	movs	r3, #57	; 0x39
 8001a2a:	7013      	strb	r3, [r2, #0]
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	461f      	mov	r7, r3
 8001a30:	3b01      	subs	r3, #1
 8001a32:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8001a36:	2a39      	cmp	r2, #57	; 0x39
 8001a38:	d050      	beq.n	8001adc <_dtoa_r+0xb74>
 8001a3a:	3201      	adds	r2, #1
 8001a3c:	701a      	strb	r2, [r3, #0]
 8001a3e:	e747      	b.n	80018d0 <_dtoa_r+0x968>
 8001a40:	2a00      	cmp	r2, #0
 8001a42:	dd03      	ble.n	8001a4c <_dtoa_r+0xae4>
 8001a44:	2b39      	cmp	r3, #57	; 0x39
 8001a46:	d0ee      	beq.n	8001a26 <_dtoa_r+0xabe>
 8001a48:	3301      	adds	r3, #1
 8001a4a:	e7c7      	b.n	80019dc <_dtoa_r+0xa74>
 8001a4c:	9a08      	ldr	r2, [sp, #32]
 8001a4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001a50:	f802 3c01 	strb.w	r3, [r2, #-1]
 8001a54:	428a      	cmp	r2, r1
 8001a56:	d02a      	beq.n	8001aae <_dtoa_r+0xb46>
 8001a58:	4659      	mov	r1, fp
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	220a      	movs	r2, #10
 8001a5e:	4628      	mov	r0, r5
 8001a60:	f009 fb96 	bl	800b190 <__multadd>
 8001a64:	45b0      	cmp	r8, r6
 8001a66:	4683      	mov	fp, r0
 8001a68:	f04f 0300 	mov.w	r3, #0
 8001a6c:	f04f 020a 	mov.w	r2, #10
 8001a70:	4641      	mov	r1, r8
 8001a72:	4628      	mov	r0, r5
 8001a74:	d107      	bne.n	8001a86 <_dtoa_r+0xb1e>
 8001a76:	f009 fb8b 	bl	800b190 <__multadd>
 8001a7a:	4680      	mov	r8, r0
 8001a7c:	4606      	mov	r6, r0
 8001a7e:	9b08      	ldr	r3, [sp, #32]
 8001a80:	3301      	adds	r3, #1
 8001a82:	9308      	str	r3, [sp, #32]
 8001a84:	e775      	b.n	8001972 <_dtoa_r+0xa0a>
 8001a86:	f009 fb83 	bl	800b190 <__multadd>
 8001a8a:	4631      	mov	r1, r6
 8001a8c:	4680      	mov	r8, r0
 8001a8e:	2300      	movs	r3, #0
 8001a90:	220a      	movs	r2, #10
 8001a92:	4628      	mov	r0, r5
 8001a94:	f009 fb7c 	bl	800b190 <__multadd>
 8001a98:	4606      	mov	r6, r0
 8001a9a:	e7f0      	b.n	8001a7e <_dtoa_r+0xb16>
 8001a9c:	f1b9 0f00 	cmp.w	r9, #0
 8001aa0:	9a03      	ldr	r2, [sp, #12]
 8001aa2:	bfcc      	ite	gt
 8001aa4:	464f      	movgt	r7, r9
 8001aa6:	2701      	movle	r7, #1
 8001aa8:	4417      	add	r7, r2
 8001aaa:	f04f 0800 	mov.w	r8, #0
 8001aae:	4659      	mov	r1, fp
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	4628      	mov	r0, r5
 8001ab4:	9308      	str	r3, [sp, #32]
 8001ab6:	f009 fcc9 	bl	800b44c <__lshift>
 8001aba:	4621      	mov	r1, r4
 8001abc:	4683      	mov	fp, r0
 8001abe:	f00c fdf2 	bl	800e6a6 <__mcmp>
 8001ac2:	2800      	cmp	r0, #0
 8001ac4:	dcb2      	bgt.n	8001a2c <_dtoa_r+0xac4>
 8001ac6:	d102      	bne.n	8001ace <_dtoa_r+0xb66>
 8001ac8:	9b08      	ldr	r3, [sp, #32]
 8001aca:	07db      	lsls	r3, r3, #31
 8001acc:	d4ae      	bmi.n	8001a2c <_dtoa_r+0xac4>
 8001ace:	463b      	mov	r3, r7
 8001ad0:	461f      	mov	r7, r3
 8001ad2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001ad6:	2a30      	cmp	r2, #48	; 0x30
 8001ad8:	d0fa      	beq.n	8001ad0 <_dtoa_r+0xb68>
 8001ada:	e6f9      	b.n	80018d0 <_dtoa_r+0x968>
 8001adc:	9a03      	ldr	r2, [sp, #12]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d1a5      	bne.n	8001a2e <_dtoa_r+0xac6>
 8001ae2:	f10a 0a01 	add.w	sl, sl, #1
 8001ae6:	2331      	movs	r3, #49	; 0x31
 8001ae8:	e779      	b.n	80019de <_dtoa_r+0xa76>
 8001aea:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <_dtoa_r+0xbd4>)
 8001aec:	f7ff baa7 	b.w	800103e <_dtoa_r+0xd6>
 8001af0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f47f aa80 	bne.w	8000ff8 <_dtoa_r+0x90>
 8001af8:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <_dtoa_r+0xbd8>)
 8001afa:	f7ff baa0 	b.w	800103e <_dtoa_r+0xd6>
 8001afe:	f1b9 0f00 	cmp.w	r9, #0
 8001b02:	dc03      	bgt.n	8001b0c <_dtoa_r+0xba4>
 8001b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	f73f aecb 	bgt.w	80018a2 <_dtoa_r+0x93a>
 8001b0c:	9f03      	ldr	r7, [sp, #12]
 8001b0e:	4621      	mov	r1, r4
 8001b10:	4658      	mov	r0, fp
 8001b12:	f00c fcf4 	bl	800e4fe <quorem>
 8001b16:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8001b1a:	f807 3b01 	strb.w	r3, [r7], #1
 8001b1e:	9a03      	ldr	r2, [sp, #12]
 8001b20:	1aba      	subs	r2, r7, r2
 8001b22:	4591      	cmp	r9, r2
 8001b24:	ddba      	ble.n	8001a9c <_dtoa_r+0xb34>
 8001b26:	4659      	mov	r1, fp
 8001b28:	2300      	movs	r3, #0
 8001b2a:	220a      	movs	r2, #10
 8001b2c:	4628      	mov	r0, r5
 8001b2e:	f009 fb2f 	bl	800b190 <__multadd>
 8001b32:	4683      	mov	fp, r0
 8001b34:	e7eb      	b.n	8001b0e <_dtoa_r+0xba6>
 8001b36:	bf00      	nop
 8001b38:	080104f7 	.word	0x080104f7
 8001b3c:	08010455 	.word	0x08010455
 8001b40:	08010479 	.word	0x08010479

08001b44 <connection_quality_pixels>:
        .v = 0,
};
//// Struct with using colors end ////

//// Function definition begin ////
void connection_quality_pixels(uint8_t con_status) {
 8001b44:	b538      	push	{r3, r4, r5, lr}
 8001b46:	4604      	mov	r4, r0
    int i = 0;
 8001b48:	2300      	movs	r3, #0
    while (i < con_status) {
 8001b4a:	e007      	b.n	8001b5c <connection_quality_pixels+0x18>
        if (i < NUM_OF_RED_LEDS) {
            led_hsv2rgb(&red_hsv, &pixels_rgb[i++]);
            continue;
        }
        led_hsv2rgb(&green_hsv, &pixels_rgb[i++]);
 8001b4c:	1c5d      	adds	r5, r3, #1
 8001b4e:	490f      	ldr	r1, [pc, #60]	; (8001b8c <connection_quality_pixels+0x48>)
 8001b50:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001b54:	480e      	ldr	r0, [pc, #56]	; (8001b90 <connection_quality_pixels+0x4c>)
 8001b56:	f006 fef5 	bl	8008944 <led_hsv2rgb>
 8001b5a:	462b      	mov	r3, r5
    while (i < con_status) {
 8001b5c:	429c      	cmp	r4, r3
 8001b5e:	dd12      	ble.n	8001b86 <connection_quality_pixels+0x42>
        if (i < NUM_OF_RED_LEDS) {
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	dcf3      	bgt.n	8001b4c <connection_quality_pixels+0x8>
            led_hsv2rgb(&red_hsv, &pixels_rgb[i++]);
 8001b64:	1c5d      	adds	r5, r3, #1
 8001b66:	4909      	ldr	r1, [pc, #36]	; (8001b8c <connection_quality_pixels+0x48>)
 8001b68:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001b6c:	4809      	ldr	r0, [pc, #36]	; (8001b94 <connection_quality_pixels+0x50>)
 8001b6e:	f006 fee9 	bl	8008944 <led_hsv2rgb>
 8001b72:	462b      	mov	r3, r5
            continue;
 8001b74:	e7f2      	b.n	8001b5c <connection_quality_pixels+0x18>
    }

    while (i < STRIP_NUM_PIXELS/2) {
        led_hsv2rgb(&empty_hsv, &pixels_rgb[i++]);
 8001b76:	1c5c      	adds	r4, r3, #1
 8001b78:	4904      	ldr	r1, [pc, #16]	; (8001b8c <connection_quality_pixels+0x48>)
 8001b7a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8001b7e:	4806      	ldr	r0, [pc, #24]	; (8001b98 <connection_quality_pixels+0x54>)
 8001b80:	f006 fee0 	bl	8008944 <led_hsv2rgb>
 8001b84:	4623      	mov	r3, r4
    while (i < STRIP_NUM_PIXELS/2) {
 8001b86:	2b07      	cmp	r3, #7
 8001b88:	ddf5      	ble.n	8001b76 <connection_quality_pixels+0x32>
    }

}
 8001b8a:	bd38      	pop	{r3, r4, r5, pc}
 8001b8c:	2000083c 	.word	0x2000083c
 8001b90:	20000004 	.word	0x20000004
 8001b94:	20000008 	.word	0x20000008
 8001b98:	20000838 	.word	0x20000838

08001b9c <number_of_people_in_zone_pixels>:

void number_of_people_in_zone_pixels(uint8_t people_num) {
 8001b9c:	b538      	push	{r3, r4, r5, lr}
 8001b9e:	4605      	mov	r5, r0
    for (int i = STRIP_NUM_PIXELS/2; i < STRIP_NUM_PIXELS; ++i) {
 8001ba0:	2408      	movs	r4, #8
 8001ba2:	e006      	b.n	8001bb2 <number_of_people_in_zone_pixels+0x16>
        if ( (people_num & BIT(i-STRIP_NUM_PIXELS/2)) ) {
            led_hsv2rgb(&blud_hsv, &pixels_rgb[i]);
            continue;
        }
        led_hsv2rgb(&empty_hsv, &pixels_rgb[i]);
 8001ba4:	490b      	ldr	r1, [pc, #44]	; (8001bd4 <number_of_people_in_zone_pixels+0x38>)
 8001ba6:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8001baa:	480b      	ldr	r0, [pc, #44]	; (8001bd8 <number_of_people_in_zone_pixels+0x3c>)
 8001bac:	f006 feca 	bl	8008944 <led_hsv2rgb>
    for (int i = STRIP_NUM_PIXELS/2; i < STRIP_NUM_PIXELS; ++i) {
 8001bb0:	3401      	adds	r4, #1
 8001bb2:	2c0f      	cmp	r4, #15
 8001bb4:	dc0d      	bgt.n	8001bd2 <number_of_people_in_zone_pixels+0x36>
        if ( (people_num & BIT(i-STRIP_NUM_PIXELS/2)) ) {
 8001bb6:	f1a4 0308 	sub.w	r3, r4, #8
 8001bba:	fa25 f303 	lsr.w	r3, r5, r3
 8001bbe:	f013 0f01 	tst.w	r3, #1
 8001bc2:	d0ef      	beq.n	8001ba4 <number_of_people_in_zone_pixels+0x8>
            led_hsv2rgb(&blud_hsv, &pixels_rgb[i]);
 8001bc4:	4903      	ldr	r1, [pc, #12]	; (8001bd4 <number_of_people_in_zone_pixels+0x38>)
 8001bc6:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8001bca:	4804      	ldr	r0, [pc, #16]	; (8001bdc <number_of_people_in_zone_pixels+0x40>)
 8001bcc:	f006 feba 	bl	8008944 <led_hsv2rgb>
            continue;
 8001bd0:	e7ee      	b.n	8001bb0 <number_of_people_in_zone_pixels+0x14>
    }
}
 8001bd2:	bd38      	pop	{r3, r4, r5, pc}
 8001bd4:	2000083c 	.word	0x2000083c
 8001bd8:	20000838 	.word	0x20000838
 8001bdc:	20000000 	.word	0x20000000

08001be0 <update_indication>:

void update_indication(uint8_t people_num, bool set_people_num, uint8_t con_status, bool set_con_status) {
 8001be0:	b538      	push	{r3, r4, r5, lr}
 8001be2:	4604      	mov	r4, r0
    unsigned int key;
    if ( (!set_people_num) && (!set_con_status) )
 8001be4:	460d      	mov	r5, r1
 8001be6:	b901      	cbnz	r1, 8001bea <update_indication+0xa>
 8001be8:	b143      	cbz	r3, 8001bfc <update_indication+0x1c>
        return;

    if (set_con_status)
 8001bea:	b943      	cbnz	r3, 8001bfe <update_indication+0x1e>
        connection_quality_pixels(con_status);

    if (set_people_num)
 8001bec:	b95d      	cbnz	r5, 8001c06 <update_indication+0x26>
        number_of_people_in_zone_pixels(people_num);

    led_strip_update_rgb(strip_dev, pixels_rgb, STRIP_NUM_PIXELS);
 8001bee:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <update_indication+0x30>)
 8001bf0:	6818      	ldr	r0, [r3, #0]
 * @warning May overwrite @a pixels
 */
static inline int led_strip_update_rgb(const struct device *dev,
				       struct led_rgb *pixels,
				       size_t num_pixels) {
	const struct led_strip_driver_api *api =
 8001bf2:	6883      	ldr	r3, [r0, #8]
		(const struct led_strip_driver_api *)dev->api;

	return api->update_rgb(dev, pixels, num_pixels);
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2210      	movs	r2, #16
 8001bf8:	4906      	ldr	r1, [pc, #24]	; (8001c14 <update_indication+0x34>)
 8001bfa:	4798      	blx	r3
}
 8001bfc:	bd38      	pop	{r3, r4, r5, pc}
        connection_quality_pixels(con_status);
 8001bfe:	4610      	mov	r0, r2
 8001c00:	f7ff ffa0 	bl	8001b44 <connection_quality_pixels>
 8001c04:	e7f2      	b.n	8001bec <update_indication+0xc>
        number_of_people_in_zone_pixels(people_num);
 8001c06:	4620      	mov	r0, r4
 8001c08:	f7ff ffc8 	bl	8001b9c <number_of_people_in_zone_pixels>
 8001c0c:	e7ef      	b.n	8001bee <update_indication+0xe>
 8001c0e:	bf00      	nop
 8001c10:	2000000c 	.word	0x2000000c
 8001c14:	2000083c 	.word	0x2000083c

08001c18 <work_buzzer_handler>:
    k_wakeup(modem_task_id);
}


static void work_buzzer_handler(struct k_work *item)
{
 8001c18:	b508      	push	{r3, lr}
    gpio_pin_set(buzzer_dev_ptr, BUZZER_GPIO_PIN, (int)(alarm_is_active));
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <work_buzzer_handler+0x30>)
 8001c1c:	6818      	ldr	r0, [r3, #0]
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <work_buzzer_handler+0x34>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
static inline int gpio_pin_set(const struct device *port, gpio_pin_t pin,
			       int value)
{
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	const struct gpio_driver_data *const data =
 8001c22:	6902      	ldr	r2, [r0, #16]

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	f012 0f02 	tst.w	r2, #2
 8001c2a:	d002      	beq.n	8001c32 <work_buzzer_handler+0x1a>
		value = (value != 0) ? 0 : 1;
 8001c2c:	fab3 f383 	clz	r3, r3
 8001c30:	095b      	lsrs	r3, r3, #5
	if (value != 0)	{
 8001c32:	b123      	cbz	r3, 8001c3e <work_buzzer_handler+0x26>
	const struct gpio_driver_api *api =
 8001c34:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	2102      	movs	r1, #2
 8001c3a:	4798      	blx	r3
//        gpio_pin_set(buzzer_dev_ptr, BUZZER_GPIO_PIN, 1);
//        k_msleep(50);
//        gpio_pin_set(buzzer_dev_ptr, BUZZER_GPIO_PIN, 0);
//        k_msleep(20);
//    }
}
 8001c3c:	bd08      	pop	{r3, pc}
	const struct gpio_driver_api *api =
 8001c3e:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	2102      	movs	r1, #2
 8001c44:	4798      	blx	r3
 8001c46:	e7f9      	b.n	8001c3c <work_buzzer_handler+0x24>
 8001c48:	2000088c 	.word	0x2000088c
 8001c4c:	20000e58 	.word	0x20000e58

08001c50 <send_msg>:
{
 8001c50:	b570      	push	{r4, r5, r6, lr}
 8001c52:	b082      	sub	sp, #8
    volatile int rc = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	9301      	str	r3, [sp, #4]
    uint32_t new_msg = 0;
 8001c58:	9300      	str	r3, [sp, #0]
    if (msgq_tx_msg_prio.used_msgs) {
 8001c5a:	4b30      	ldr	r3, [pc, #192]	; (8001d1c <send_msg+0xcc>)
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5e:	b963      	cbnz	r3, 8001c7a <send_msg+0x2a>
    } else if (msgq_tx_msg.used_msgs) {
 8001c60:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <send_msg+0xd0>)
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d03e      	beq.n	8001ce6 <send_msg+0x96>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke4(*(uintptr_t *)&msgq, *(uintptr_t *)&data, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MSGQ_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001c68:	4e2d      	ldr	r6, [pc, #180]	; (8001d20 <send_msg+0xd0>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	492d      	ldr	r1, [pc, #180]	; (8001d24 <send_msg+0xd4>)
 8001c70:	4630      	mov	r0, r6
 8001c72:	f007 fa0f 	bl	8009094 <z_impl_k_msgq_get>
        rc = k_msgq_get(&msgq_tx_msg, &tx_msg, K_NO_WAIT);
 8001c76:	9001      	str	r0, [sp, #4]
        cur_queue = &msgq_tx_msg;
 8001c78:	e007      	b.n	8001c8a <send_msg+0x3a>
 8001c7a:	4e28      	ldr	r6, [pc, #160]	; (8001d1c <send_msg+0xcc>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2300      	movs	r3, #0
 8001c80:	4928      	ldr	r1, [pc, #160]	; (8001d24 <send_msg+0xd4>)
 8001c82:	4630      	mov	r0, r6
 8001c84:	f007 fa06 	bl	8009094 <z_impl_k_msgq_get>
        rc = k_msgq_get(&msgq_tx_msg_prio, &tx_msg, K_NO_WAIT);
 8001c88:	9001      	str	r0, [sp, #4]
    read_write_message(&new_msg, &tx_msg, true);
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	4925      	ldr	r1, [pc, #148]	; (8001d24 <send_msg+0xd4>)
 8001c8e:	4668      	mov	r0, sp
 8001c90:	f000 fbf8 	bl	8002484 <read_write_message>
    for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8001c94:	2400      	movs	r4, #0
 8001c96:	e00d      	b.n	8001cb4 <send_msg+0x64>
        tx_buf[i] = (new_msg & (0x000000FF << i * 8) ) >> i * 8;
 8001c98:	00e3      	lsls	r3, r4, #3
 8001c9a:	20ff      	movs	r0, #255	; 0xff
 8001c9c:	4098      	lsls	r0, r3
 8001c9e:	9a00      	ldr	r2, [sp, #0]
 8001ca0:	4010      	ands	r0, r2
 8001ca2:	40d8      	lsrs	r0, r3
 8001ca4:	b2c0      	uxtb	r0, r0
 8001ca6:	4d20      	ldr	r5, [pc, #128]	; (8001d28 <send_msg+0xd8>)
 8001ca8:	5528      	strb	r0, [r5, r4]
        tx_buf[i] = reverse(tx_buf[i]);
 8001caa:	f00a f9c9 	bl	800c040 <reverse>
 8001cae:	5528      	strb	r0, [r5, r4]
    for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8001cb0:	3401      	adds	r4, #1
 8001cb2:	b2e4      	uxtb	r4, r4
 8001cb4:	2c02      	cmp	r4, #2
 8001cb6:	d9ef      	bls.n	8001c98 <send_msg+0x48>
    if (!lora_cfg.tx) {
 8001cb8:	4b1c      	ldr	r3, [pc, #112]	; (8001d2c <send_msg+0xdc>)
 8001cba:	7adb      	ldrb	r3, [r3, #11]
 8001cbc:	b95b      	cbnz	r3, 8001cd6 <send_msg+0x86>
        lora_cfg.tx = true;
 8001cbe:	491b      	ldr	r1, [pc, #108]	; (8001d2c <send_msg+0xdc>)
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	72cb      	strb	r3, [r1, #11]
        rc = lora_config(lora_dev_ptr, &lora_cfg);
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	; (8001d30 <send_msg+0xe0>)
 8001cc6:	6818      	ldr	r0, [r3, #0]
 * @return 0 on success, negative on error
 */
static inline int lora_config(const struct device *dev,
			      struct lora_modem_config *config)
{
	const struct lora_driver_api *api =
 8001cc8:	6883      	ldr	r3, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->config(dev, config);
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4798      	blx	r3
 8001cce:	9001      	str	r0, [sp, #4]
        if (rc < 0) {
 8001cd0:	9b01      	ldr	r3, [sp, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	db09      	blt.n	8001cea <send_msg+0x9a>
    rc = lora_send(lora_dev_ptr, tx_buf, MESSAGE_LEN_IN_BYTES);
 8001cd6:	4b16      	ldr	r3, [pc, #88]	; (8001d30 <send_msg+0xe0>)
 8001cd8:	6818      	ldr	r0, [r3, #0]
 * @return 0 on success, negative on error
 */
static inline int lora_send(const struct device *dev,
			    uint8_t *data, uint32_t data_len)
{
	const struct lora_driver_api *api =
 8001cda:	6883      	ldr	r3, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->send(dev, data, data_len);
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2203      	movs	r2, #3
 8001ce0:	4911      	ldr	r1, [pc, #68]	; (8001d28 <send_msg+0xd8>)
 8001ce2:	4798      	blx	r3
 8001ce4:	9001      	str	r0, [sp, #4]
}
 8001ce6:	b002      	add	sp, #8
 8001ce8:	bd70      	pop	{r4, r5, r6, pc}
 8001cea:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <send_msg+0xe4>)
 8001cec:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <send_msg+0xe8>)
 8001cee:	1a9b      	subs	r3, r3, r2
 8001cf0:	08db      	lsrs	r3, r3, #3
            LOG_DBG("Modem not configure!!!");
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	2104      	movs	r1, #4
 8001cf8:	f361 0202 	bfi	r2, r1, #0, #3
 8001cfc:	f36f 02c5 	bfc	r2, #3, #3
 8001d00:	f363 128f 	bfi	r2, r3, #6, #10
 8001d04:	490d      	ldr	r1, [pc, #52]	; (8001d3c <send_msg+0xec>)
 8001d06:	480e      	ldr	r0, [pc, #56]	; (8001d40 <send_msg+0xf0>)
 8001d08:	f001 fc80 	bl	800360c <log_1>
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2300      	movs	r3, #0
 8001d10:	4904      	ldr	r1, [pc, #16]	; (8001d24 <send_msg+0xd4>)
 8001d12:	4630      	mov	r0, r6
 8001d14:	f007 f962 	bl	8008fdc <z_impl_k_msgq_put>
            return;
 8001d18:	e7e5      	b.n	8001ce6 <send_msg+0x96>
 8001d1a:	bf00      	nop
 8001d1c:	20000450 	.word	0x20000450
 8001d20:	2000041c 	.word	0x2000041c
 8001d24:	200008a8 	.word	0x200008a8
 8001d28:	200008a4 	.word	0x200008a4
 8001d2c:	20000890 	.word	0x20000890
 8001d30:	2000089c 	.word	0x2000089c
 8001d34:	0800edd8 	.word	0x0800edd8
 8001d38:	0800edd8 	.word	0x0800edd8
 8001d3c:	0800f1b4 	.word	0x0800f1b4
 8001d40:	0800efe8 	.word	0x0800efe8

08001d44 <periodic_timer_handler>:
{
 8001d44:	b508      	push	{r3, lr}
    current_state = *current_state.next;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <periodic_timer_handler+0x3c>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d4e:	e883 0003 	stmia.w	r3, {r0, r1}
    if (count == 10) {
 8001d52:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <periodic_timer_handler+0x40>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b0a      	cmp	r3, #10
 8001d58:	d008      	beq.n	8001d6c <periodic_timer_handler+0x28>
    count++;
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	; (8001d84 <periodic_timer_handler+0x40>)
 8001d5c:	7813      	ldrb	r3, [r2, #0]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	7013      	strb	r3, [r2, #0]
    k_wakeup(modem_task_id);
 8001d62:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <periodic_timer_handler+0x44>)
 8001d64:	6818      	ldr	r0, [r3, #0]
	z_impl_k_wakeup(thread);
 8001d66:	f00c f8e0 	bl	800df2a <z_impl_k_wakeup>
}
 8001d6a:	bd08      	pop	{r3, pc}
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2300      	movs	r3, #0
 8001d70:	4906      	ldr	r1, [pc, #24]	; (8001d8c <periodic_timer_handler+0x48>)
 8001d72:	4807      	ldr	r0, [pc, #28]	; (8001d90 <periodic_timer_handler+0x4c>)
 8001d74:	f007 f932 	bl	8008fdc <z_impl_k_msgq_put>
        count = 0;
 8001d78:	4b02      	ldr	r3, [pc, #8]	; (8001d84 <periodic_timer_handler+0x40>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	701a      	strb	r2, [r3, #0]
 8001d7e:	e7ec      	b.n	8001d5a <periodic_timer_handler+0x16>
 8001d80:	2000087c 	.word	0x2000087c
 8001d84:	200002a4 	.word	0x200002a4
 8001d88:	0800f224 	.word	0x0800f224
 8001d8c:	20000884 	.word	0x20000884
 8001d90:	2000041c 	.word	0x2000041c

08001d94 <system_init>:
{
 8001d94:	b510      	push	{r4, lr}
 8001d96:	b082      	sub	sp, #8
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
 8001d98:	481a      	ldr	r0, [pc, #104]	; (8001e04 <system_init+0x70>)
 8001d9a:	f006 fe81 	bl	8008aa0 <z_impl_device_get_binding>
    buzzer_dev_ptr = device_get_binding(BUZZER_GPIO_PORT);
 8001d9e:	4a1a      	ldr	r2, [pc, #104]	; (8001e08 <system_init+0x74>)
 8001da0:	6010      	str	r0, [r2, #0]
	const struct gpio_driver_api *api =
 8001da2:	6881      	ldr	r1, [r0, #8]
	struct gpio_driver_data *data =
 8001da4:	6902      	ldr	r2, [r0, #16]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8001da6:	6813      	ldr	r3, [r2, #0]
 8001da8:	f023 0302 	bic.w	r3, r3, #2
 8001dac:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
 8001dae:	680b      	ldr	r3, [r1, #0]
 8001db0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001db4:	2101      	movs	r1, #1
 8001db6:	4798      	blx	r3
    k_work_init(&work_buzzer, work_buzzer_handler);
 8001db8:	4914      	ldr	r1, [pc, #80]	; (8001e0c <system_init+0x78>)
 8001dba:	4815      	ldr	r0, [pc, #84]	; (8001e10 <system_init+0x7c>)
 8001dbc:	f00b ff12 	bl	800dbe4 <k_work_init>
    k_timer_init(&periodic_timer, periodic_timer_handler, NULL);
 8001dc0:	4c14      	ldr	r4, [pc, #80]	; (8001e14 <system_init+0x80>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	4914      	ldr	r1, [pc, #80]	; (8001e18 <system_init+0x84>)
 8001dc6:	4620      	mov	r0, r4
 8001dc8:	f00c f9aa 	bl	800e120 <k_timer_init>
    current_state = recv_state;
 8001dcc:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <system_init+0x88>)
 8001dce:	4a14      	ldr	r2, [pc, #80]	; (8001e20 <system_init+0x8c>)
 8001dd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dd4:	e883 0003 	stmia.w	r3, {r0, r1}
    sync_msg.receiver_addr = BROADCAST_ADDR;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <system_init+0x90>)
 8001dda:	2104      	movs	r1, #4
 8001ddc:	7059      	strb	r1, [r3, #1]
    sync_msg.sender_addr = cur_dev_addr;
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
    sync_msg.message_type = MESSAGE_TYPE_SYNC;
 8001de2:	7099      	strb	r1, [r3, #2]
    sync_msg.direction = REQUEST;
 8001de4:	2101      	movs	r1, #1
 8001de6:	70d9      	strb	r1, [r3, #3]
    sync_msg.workers_in_safe_zone = 0;
 8001de8:	715a      	strb	r2, [r3, #5]
    sync_msg.battery_level = BATTERY_LEVEL_GOOD;
 8001dea:	711a      	strb	r2, [r3, #4]
	z_impl_k_timer_start(timer, duration, period);
 8001dec:	f649 1220 	movw	r2, #39200	; 0x9920
 8001df0:	2300      	movs	r3, #0
 8001df2:	e9cd 2300 	strd	r2, r3, [sp]
 8001df6:	2200      	movs	r2, #0
 8001df8:	2300      	movs	r3, #0
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	f008 f9ea 	bl	800a1d4 <z_impl_k_timer_start>
}
 8001e00:	b002      	add	sp, #8
 8001e02:	bd10      	pop	{r4, pc}
 8001e04:	0800f004 	.word	0x0800f004
 8001e08:	2000088c 	.word	0x2000088c
 8001e0c:	08001c19 	.word	0x08001c19
 8001e10:	200008b0 	.word	0x200008b0
 8001e14:	200004a0 	.word	0x200004a0
 8001e18:	08001d45 	.word	0x08001d45
 8001e1c:	2000087c 	.word	0x2000087c
 8001e20:	0800f1e8 	.word	0x0800f1e8
 8001e24:	20000884 	.word	0x20000884

08001e28 <recv_msg>:
{
 8001e28:	b530      	push	{r4, r5, lr}
 8001e2a:	b089      	sub	sp, #36	; 0x24
    volatile int rc = -1;
 8001e2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e30:	9307      	str	r3, [sp, #28]
    volatile uint32_t ticks = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	9306      	str	r3, [sp, #24]
    int16_t rssi = 0;
 8001e36:	f8ad 3016 	strh.w	r3, [sp, #22]
    int8_t snr = 0;
 8001e3a:	f88d 3015 	strb.w	r3, [sp, #21]
    if (lora_cfg.tx) {
 8001e3e:	4b28      	ldr	r3, [pc, #160]	; (8001ee0 <recv_msg+0xb8>)
 8001e40:	7adb      	ldrb	r3, [r3, #11]
 8001e42:	b15b      	cbz	r3, 8001e5c <recv_msg+0x34>
        lora_cfg.tx = false;
 8001e44:	4926      	ldr	r1, [pc, #152]	; (8001ee0 <recv_msg+0xb8>)
 8001e46:	2300      	movs	r3, #0
 8001e48:	72cb      	strb	r3, [r1, #11]
        rc = lora_config(lora_dev_ptr, &lora_cfg);
 8001e4a:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <recv_msg+0xbc>)
 8001e4c:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 8001e4e:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4798      	blx	r3
 8001e54:	9007      	str	r0, [sp, #28]
        if (rc < 0) {
 8001e56:	9b07      	ldr	r3, [sp, #28]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	db28      	blt.n	8001eae <recv_msg+0x86>
__syscall k_ticks_t k_timer_remaining_ticks(const struct k_timer *timer);

static inline k_ticks_t z_impl_k_timer_remaining_ticks(
				       const struct k_timer *timer)
{
	return z_timeout_remaining(&timer->timeout);
 8001e5c:	4822      	ldr	r0, [pc, #136]	; (8001ee8 <recv_msg+0xc0>)
 8001e5e:	f00c f913 	bl	800e088 <z_timeout_remaining>
	 * the compiler correctly guess at the 32 bit result otherwise).
	 */
	if (div_ratio) {
		t += off;
		if (result32 && (t < BIT64(32))) {
			return ((uint32_t)t) / (from_hz / to_hz);
 8001e62:	4b22      	ldr	r3, [pc, #136]	; (8001eec <recv_msg+0xc4>)
 8001e64:	fba3 3000 	umull	r3, r0, r3, r0
 8001e68:	08c0      	lsrs	r0, r0, #3
    ticks = k_ticks_to_ms_floor32(k_timer_remaining_ticks(&periodic_timer));
 8001e6a:	9006      	str	r0, [sp, #24]
    rc = lora_recv(lora_dev_ptr, rx_buf, MESSAGE_LEN_IN_BYTES,
 8001e6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <recv_msg+0xbc>)
 8001e6e:	6818      	ldr	r0, [r3, #0]
                   K_MSEC(ticks), &rssi, &snr);
 8001e70:	9b06      	ldr	r3, [sp, #24]
 8001e72:	b1f3      	cbz	r3, 8001eb2 <recv_msg+0x8a>
 8001e74:	9906      	ldr	r1, [sp, #24]
 8001e76:	2200      	movs	r2, #0
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 8001e78:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8001e7c:	ea4c 7c91 	orr.w	ip, ip, r1, lsr #30
 8001e80:	008b      	lsls	r3, r1, #2
 8001e82:	185b      	adds	r3, r3, r1
 8001e84:	eb42 020c 	adc.w	r2, r2, ip
 8001e88:	18db      	adds	r3, r3, r3
 8001e8a:	4152      	adcs	r2, r2
 */
static inline int lora_recv(const struct device *dev, uint8_t *data,
			    uint8_t size,
			    k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
	const struct lora_driver_api *api =
 8001e8c:	6881      	ldr	r1, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->recv(dev, data, size, timeout, rssi, snr);
 8001e8e:	68cc      	ldr	r4, [r1, #12]
 8001e90:	f10d 0115 	add.w	r1, sp, #21
 8001e94:	9103      	str	r1, [sp, #12]
 8001e96:	f10d 0116 	add.w	r1, sp, #22
 8001e9a:	9102      	str	r1, [sp, #8]
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	9201      	str	r2, [sp, #4]
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	4913      	ldr	r1, [pc, #76]	; (8001ef0 <recv_msg+0xc8>)
 8001ea4:	47a0      	blx	r4
    rc = lora_recv(lora_dev_ptr, rx_buf, MESSAGE_LEN_IN_BYTES,
 8001ea6:	9007      	str	r0, [sp, #28]
    if (rc > 0) {
 8001ea8:	9b07      	ldr	r3, [sp, #28]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	dc04      	bgt.n	8001eb8 <recv_msg+0x90>
}
 8001eae:	b009      	add	sp, #36	; 0x24
 8001eb0:	bd30      	pop	{r4, r5, pc}
                   K_MSEC(ticks), &rssi, &snr);
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	460a      	mov	r2, r1
 8001eb6:	e7df      	b.n	8001e78 <recv_msg+0x50>
        k_msgq_put(&msgq_rx_msg, &rx_buf, K_NO_WAIT);
 8001eb8:	2400      	movs	r4, #0
 8001eba:	2500      	movs	r5, #0
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001ebc:	4622      	mov	r2, r4
 8001ebe:	462b      	mov	r3, r5
 8001ec0:	490b      	ldr	r1, [pc, #44]	; (8001ef0 <recv_msg+0xc8>)
 8001ec2:	480c      	ldr	r0, [pc, #48]	; (8001ef4 <recv_msg+0xcc>)
 8001ec4:	f007 f88a 	bl	8008fdc <z_impl_k_msgq_put>
 8001ec8:	4622      	mov	r2, r4
 8001eca:	462b      	mov	r3, r5
 8001ecc:	f10d 0116 	add.w	r1, sp, #22
 8001ed0:	4809      	ldr	r0, [pc, #36]	; (8001ef8 <recv_msg+0xd0>)
 8001ed2:	f007 f883 	bl	8008fdc <z_impl_k_msgq_put>
        k_wakeup(proc_task_id);
 8001ed6:	4b09      	ldr	r3, [pc, #36]	; (8001efc <recv_msg+0xd4>)
 8001ed8:	6818      	ldr	r0, [r3, #0]
	z_impl_k_wakeup(thread);
 8001eda:	f00c f826 	bl	800df2a <z_impl_k_wakeup>
 8001ede:	e7e6      	b.n	8001eae <recv_msg+0x86>
 8001ee0:	20000890 	.word	0x20000890
 8001ee4:	2000089c 	.word	0x2000089c
 8001ee8:	200004a0 	.word	0x200004a0
 8001eec:	cccccccd 	.word	0xcccccccd
 8001ef0:	200008a0 	.word	0x200008a0
 8001ef4:	200003e8 	.word	0x200003e8
 8001ef8:	200003b4 	.word	0x200003b4
 8001efc:	0800f228 	.word	0x0800f228

08001f00 <base_station_proc_task>:
{
 8001f00:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8001f04:	b09b      	sub	sp, #108	; 0x6c
    int16_t rssi = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f8ad 3066 	strh.w	r3, [sp, #102]	; 0x66
    uint32_t cur_msg = 0;
 8001f0c:	9318      	str	r3, [sp, #96]	; 0x60
    struct message_s tx_msg_proc = {0};
 8001f0e:	9316      	str	r3, [sp, #88]	; 0x58
 8001f10:	f8ad 305c 	strh.w	r3, [sp, #92]	; 0x5c
    struct message_s rx_msg_proc = {0};
 8001f14:	9314      	str	r3, [sp, #80]	; 0x50
 8001f16:	f8ad 3054 	strh.w	r3, [sp, #84]	; 0x54
	return z_impl_k_sleep(timeout);
 8001f1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f1e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f22:	f007 ff25 	bl	8009d70 <z_impl_k_sleep>
    struct k_msgq* msgq_cur_msg_tx_ptr = &msgq_tx_msg; // Default queue
 8001f26:	4bb7      	ldr	r3, [pc, #732]	; (8002204 <base_station_proc_task+0x304>)
 8001f28:	9303      	str	r3, [sp, #12]
 8001f2a:	e209      	b.n	8002340 <base_station_proc_task+0x440>
            cur_msg = 0;
 8001f2c:	2400      	movs	r4, #0
 8001f2e:	9418      	str	r4, [sp, #96]	; 0x60
            for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8001f30:	e00e      	b.n	8001f50 <base_station_proc_task+0x50>
                rx_buf_proc[i] = reverse(rx_buf_proc[i]);
 8001f32:	ab1a      	add	r3, sp, #104	; 0x68
 8001f34:	191d      	adds	r5, r3, r4
 8001f36:	f815 0c1c 	ldrb.w	r0, [r5, #-28]
 8001f3a:	f00a f881 	bl	800c040 <reverse>
 8001f3e:	f805 0c1c 	strb.w	r0, [r5, #-28]
                cur_msg |= (rx_buf_proc[i]) << i*8;
 8001f42:	00e3      	lsls	r3, r4, #3
 8001f44:	4098      	lsls	r0, r3
 8001f46:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8001f48:	4318      	orrs	r0, r3
 8001f4a:	9018      	str	r0, [sp, #96]	; 0x60
            for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8001f4c:	3401      	adds	r4, #1
 8001f4e:	b2e4      	uxtb	r4, r4
 8001f50:	2c02      	cmp	r4, #2
 8001f52:	d9ee      	bls.n	8001f32 <base_station_proc_task+0x32>
            read_write_message(&cur_msg, &rx_msg_proc, false); // rx_msg struct is fill
 8001f54:	2200      	movs	r2, #0
 8001f56:	a914      	add	r1, sp, #80	; 0x50
 8001f58:	a818      	add	r0, sp, #96	; 0x60
 8001f5a:	f000 fa93 	bl	8002484 <read_write_message>
            if ( (rx_msg_proc.receiver_addr != BROADCAST_ADDR) &&
 8001f5e:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 8001f62:	2a04      	cmp	r2, #4
 8001f64:	d001      	beq.n	8001f6a <base_station_proc_task+0x6a>
 8001f66:	2a00      	cmp	r2, #0
 8001f68:	d13b      	bne.n	8001fe2 <base_station_proc_task+0xe2>
            switch (rx_msg_proc.direction) {
 8001f6a:	f89d 3053 	ldrb.w	r3, [sp, #83]	; 0x53
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	f000 810b 	beq.w	800218a <base_station_proc_task+0x28a>
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	f040 81c3 	bne.w	8002300 <base_station_proc_task+0x400>
 8001f7a:	4ca3      	ldr	r4, [pc, #652]	; (8002208 <base_station_proc_task+0x308>)
 8001f7c:	4ba3      	ldr	r3, [pc, #652]	; (800220c <base_station_proc_task+0x30c>)
 8001f7e:	1ae4      	subs	r4, r4, r3
 8001f80:	08e4      	lsrs	r4, r4, #3
                    LOG_DBG(" REQUEST");
 8001f82:	2504      	movs	r5, #4
 8001f84:	f365 0b02 	bfi	fp, r5, #0, #3
 8001f88:	f36f 0bc5 	bfc	fp, #3, #3
 8001f8c:	f364 1b8f 	bfi	fp, r4, #6, #10
 8001f90:	465a      	mov	r2, fp
 8001f92:	499f      	ldr	r1, [pc, #636]	; (8002210 <base_station_proc_task+0x310>)
 8001f94:	489f      	ldr	r0, [pc, #636]	; (8002214 <base_station_proc_task+0x314>)
 8001f96:	f001 fb39 	bl	800360c <log_1>
                    LOG_DBG("Message type:");
 8001f9a:	f365 0702 	bfi	r7, r5, #0, #3
 8001f9e:	f36f 07c5 	bfc	r7, #3, #3
 8001fa2:	f364 178f 	bfi	r7, r4, #6, #10
 8001fa6:	463a      	mov	r2, r7
 8001fa8:	4999      	ldr	r1, [pc, #612]	; (8002210 <base_station_proc_task+0x310>)
 8001faa:	489b      	ldr	r0, [pc, #620]	; (8002218 <base_station_proc_task+0x318>)
 8001fac:	f001 fb2e 	bl	800360c <log_1>
                    tx_msg_proc.sender_addr = rx_msg_proc.sender_addr;
 8001fb0:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8001fb4:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
                    tx_msg_proc.message_type = rx_msg_proc.message_type;
 8001fb8:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
 8001fbc:	f88d 305a 	strb.w	r3, [sp, #90]	; 0x5a
                    tx_msg_proc.workers_in_safe_zone = 0;
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
                    tx_msg_proc.battery_level = BATTERY_LEVEL_GOOD; // change it after
 8001fc6:	f88d 205c 	strb.w	r2, [sp, #92]	; 0x5c
                    tx_msg_proc.receiver_addr = BROADCAST_ADDR;
 8001fca:	f88d 5059 	strb.w	r5, [sp, #89]	; 0x59
                    tx_msg_proc.direction = RESPONSE;
 8001fce:	f88d 205b 	strb.w	r2, [sp, #91]	; 0x5b
                    switch (rx_msg_proc.message_type) {
 8001fd2:	42ab      	cmp	r3, r5
 8001fd4:	f200 80c3 	bhi.w	800215e <base_station_proc_task+0x25e>
 8001fd8:	e8df f003 	tbb	[pc, r3]
 8001fdc:	95ab2770 	.word	0x95ab2770
 8001fe0:	8b          	.byte	0x8b
 8001fe1:	00          	.byte	0x00
 8001fe2:	4c89      	ldr	r4, [pc, #548]	; (8002208 <base_station_proc_task+0x308>)
 8001fe4:	4b89      	ldr	r3, [pc, #548]	; (800220c <base_station_proc_task+0x30c>)
 8001fe6:	1ae4      	subs	r4, r4, r3
 8001fe8:	08e4      	lsrs	r4, r4, #3
                LOG_DBG("addr = 0x%02x, own addr = 0x%02x", rx_msg_proc.receiver_addr, cur_dev_addr);
 8001fea:	2504      	movs	r5, #4
 8001fec:	9b04      	ldr	r3, [sp, #16]
 8001fee:	f365 0302 	bfi	r3, r5, #0, #3
 8001ff2:	f36f 03c5 	bfc	r3, #3, #3
 8001ff6:	f364 138f 	bfi	r3, r4, #6, #10
 8001ffa:	f8ad 3010 	strh.w	r3, [sp, #16]
 8001ffe:	f8ad 3000 	strh.w	r3, [sp]
 8002002:	2300      	movs	r3, #0
 8002004:	4982      	ldr	r1, [pc, #520]	; (8002210 <base_station_proc_task+0x310>)
 8002006:	4885      	ldr	r0, [pc, #532]	; (800221c <base_station_proc_task+0x31c>)
 8002008:	f001 fa9c 	bl	8003544 <log_3>
                LOG_DBG("Packet is filtered");
 800200c:	9b05      	ldr	r3, [sp, #20]
 800200e:	f365 0302 	bfi	r3, r5, #0, #3
 8002012:	f36f 03c5 	bfc	r3, #3, #3
 8002016:	f364 138f 	bfi	r3, r4, #6, #10
 800201a:	461a      	mov	r2, r3
 800201c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002020:	497b      	ldr	r1, [pc, #492]	; (8002210 <base_station_proc_task+0x310>)
 8002022:	487f      	ldr	r0, [pc, #508]	; (8002220 <base_station_proc_task+0x320>)
 8002024:	f001 faf2 	bl	800360c <log_1>
                continue;
 8002028:	e18a      	b.n	8002340 <base_station_proc_task+0x440>
 800202a:	4b77      	ldr	r3, [pc, #476]	; (8002208 <base_station_proc_task+0x308>)
 800202c:	4a77      	ldr	r2, [pc, #476]	; (800220c <base_station_proc_task+0x30c>)
 800202e:	1a9b      	subs	r3, r3, r2
 8002030:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_DISABLE_ALARM");
 8002032:	2204      	movs	r2, #4
 8002034:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002036:	f362 0102 	bfi	r1, r2, #0, #3
 800203a:	460a      	mov	r2, r1
 800203c:	f36f 02c5 	bfc	r2, #3, #3
 8002040:	f363 128f 	bfi	r2, r3, #6, #10
 8002044:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8002048:	4971      	ldr	r1, [pc, #452]	; (8002210 <base_station_proc_task+0x310>)
 800204a:	4876      	ldr	r0, [pc, #472]	; (8002224 <base_station_proc_task+0x324>)
 800204c:	f001 fade 	bl	800360c <log_1>
                            switch (rx_msg_proc.sender_addr) {
 8002050:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8002054:	2b03      	cmp	r3, #3
 8002056:	d015      	beq.n	8002084 <base_station_proc_task+0x184>
 8002058:	4b6b      	ldr	r3, [pc, #428]	; (8002208 <base_station_proc_task+0x308>)
 800205a:	4a6c      	ldr	r2, [pc, #432]	; (800220c <base_station_proc_task+0x30c>)
 800205c:	1a9b      	subs	r3, r3, r2
 800205e:	08db      	lsrs	r3, r3, #3
                                    LOG_DBG("Undefined sender address for this message type");
 8002060:	2204      	movs	r2, #4
 8002062:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002064:	f362 0102 	bfi	r1, r2, #0, #3
 8002068:	460a      	mov	r2, r1
 800206a:	f36f 02c5 	bfc	r2, #3, #3
 800206e:	f363 128f 	bfi	r2, r3, #6, #10
 8002072:	f8ad 2038 	strh.w	r2, [sp, #56]	; 0x38
 8002076:	4966      	ldr	r1, [pc, #408]	; (8002210 <base_station_proc_task+0x310>)
 8002078:	486b      	ldr	r0, [pc, #428]	; (8002228 <base_station_proc_task+0x328>)
 800207a:	f001 fac7 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 800207e:	4b61      	ldr	r3, [pc, #388]	; (8002204 <base_station_proc_task+0x304>)
 8002080:	9303      	str	r3, [sp, #12]
 8002082:	e036      	b.n	80020f2 <base_station_proc_task+0x1f2>
 8002084:	4b60      	ldr	r3, [pc, #384]	; (8002208 <base_station_proc_task+0x308>)
 8002086:	4a61      	ldr	r2, [pc, #388]	; (800220c <base_station_proc_task+0x30c>)
 8002088:	1a9b      	subs	r3, r3, r2
 800208a:	08db      	lsrs	r3, r3, #3
                                    LOG_DBG("Brigade chief disabled alarm");
 800208c:	2204      	movs	r2, #4
 800208e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002090:	f362 0102 	bfi	r1, r2, #0, #3
 8002094:	460a      	mov	r2, r1
 8002096:	f36f 02c5 	bfc	r2, #3, #3
 800209a:	f363 128f 	bfi	r2, r3, #6, #10
 800209e:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
 80020a2:	495b      	ldr	r1, [pc, #364]	; (8002210 <base_station_proc_task+0x310>)
 80020a4:	4861      	ldr	r0, [pc, #388]	; (800222c <base_station_proc_task+0x32c>)
 80020a6:	f001 fab1 	bl	800360c <log_1>
                                    alarm_is_active = false;
 80020aa:	4b61      	ldr	r3, [pc, #388]	; (8002230 <base_station_proc_task+0x330>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]
                                    k_work_submit(&work_buzzer);
 80020b0:	4860      	ldr	r0, [pc, #384]	; (8002234 <base_station_proc_task+0x334>)
 80020b2:	f007 fa8d 	bl	80095d0 <k_work_submit>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 80020b6:	4b53      	ldr	r3, [pc, #332]	; (8002204 <base_station_proc_task+0x304>)
 80020b8:	9303      	str	r3, [sp, #12]
                                    break;
 80020ba:	e01a      	b.n	80020f2 <base_station_proc_task+0x1f2>
 80020bc:	4b52      	ldr	r3, [pc, #328]	; (8002208 <base_station_proc_task+0x308>)
 80020be:	4a53      	ldr	r2, [pc, #332]	; (800220c <base_station_proc_task+0x30c>)
 80020c0:	1a9b      	subs	r3, r3, r2
 80020c2:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_ALARM");
 80020c4:	2204      	movs	r2, #4
 80020c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80020c8:	f362 0102 	bfi	r1, r2, #0, #3
 80020cc:	460a      	mov	r2, r1
 80020ce:	f36f 02c5 	bfc	r2, #3, #3
 80020d2:	f363 128f 	bfi	r2, r3, #6, #10
 80020d6:	f8ad 202c 	strh.w	r2, [sp, #44]	; 0x2c
 80020da:	494d      	ldr	r1, [pc, #308]	; (8002210 <base_station_proc_task+0x310>)
 80020dc:	4856      	ldr	r0, [pc, #344]	; (8002238 <base_station_proc_task+0x338>)
 80020de:	f001 fa95 	bl	800360c <log_1>
                            alarm_is_active = true;
 80020e2:	4b53      	ldr	r3, [pc, #332]	; (8002230 <base_station_proc_task+0x330>)
 80020e4:	2201      	movs	r2, #1
 80020e6:	701a      	strb	r2, [r3, #0]
                            k_work_submit(&work_buzzer);
 80020e8:	4852      	ldr	r0, [pc, #328]	; (8002234 <base_station_proc_task+0x334>)
 80020ea:	f007 fa71 	bl	80095d0 <k_work_submit>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg_prio;
 80020ee:	4b53      	ldr	r3, [pc, #332]	; (800223c <base_station_proc_task+0x33c>)
 80020f0:	9303      	str	r3, [sp, #12]
            if (msgq_cur_msg_tx_ptr) {
 80020f2:	9803      	ldr	r0, [sp, #12]
 80020f4:	2800      	cmp	r0, #0
 80020f6:	f000 8115 	beq.w	8002324 <base_station_proc_task+0x424>
	return z_impl_k_msgq_put(msgq, data, timeout);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2300      	movs	r3, #0
 80020fe:	a916      	add	r1, sp, #88	; 0x58
 8002100:	f006 ff6c 	bl	8008fdc <z_impl_k_msgq_put>
 8002104:	e10e      	b.n	8002324 <base_station_proc_task+0x424>
 8002106:	4b40      	ldr	r3, [pc, #256]	; (8002208 <base_station_proc_task+0x308>)
 8002108:	4a40      	ldr	r2, [pc, #256]	; (800220c <base_station_proc_task+0x30c>)
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_TRAIN_PASSED");
 800210e:	2204      	movs	r2, #4
 8002110:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002112:	f362 0102 	bfi	r1, r2, #0, #3
 8002116:	460a      	mov	r2, r1
 8002118:	f36f 02c5 	bfc	r2, #3, #3
 800211c:	f363 128f 	bfi	r2, r3, #6, #10
 8002120:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
 8002124:	493a      	ldr	r1, [pc, #232]	; (8002210 <base_station_proc_task+0x310>)
 8002126:	4846      	ldr	r0, [pc, #280]	; (8002240 <base_station_proc_task+0x340>)
 8002128:	f001 fa70 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 800212c:	4b35      	ldr	r3, [pc, #212]	; (8002204 <base_station_proc_task+0x304>)
 800212e:	9303      	str	r3, [sp, #12]
                            break;
 8002130:	e7df      	b.n	80020f2 <base_station_proc_task+0x1f2>
 8002132:	4b35      	ldr	r3, [pc, #212]	; (8002208 <base_station_proc_task+0x308>)
 8002134:	4a35      	ldr	r2, [pc, #212]	; (800220c <base_station_proc_task+0x30c>)
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_HOMEWARD");
 800213a:	2204      	movs	r2, #4
 800213c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800213e:	f362 0102 	bfi	r1, r2, #0, #3
 8002142:	460a      	mov	r2, r1
 8002144:	f36f 02c5 	bfc	r2, #3, #3
 8002148:	f363 128f 	bfi	r2, r3, #6, #10
 800214c:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
 8002150:	492f      	ldr	r1, [pc, #188]	; (8002210 <base_station_proc_task+0x310>)
 8002152:	483c      	ldr	r0, [pc, #240]	; (8002244 <base_station_proc_task+0x344>)
 8002154:	f001 fa5a 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 8002158:	2300      	movs	r3, #0
 800215a:	9303      	str	r3, [sp, #12]
 800215c:	e0e2      	b.n	8002324 <base_station_proc_task+0x424>
 800215e:	4b2a      	ldr	r3, [pc, #168]	; (8002208 <base_station_proc_task+0x308>)
 8002160:	4a2a      	ldr	r2, [pc, #168]	; (800220c <base_station_proc_task+0x30c>)
 8002162:	1a9b      	subs	r3, r3, r2
 8002164:	08db      	lsrs	r3, r3, #3
                            LOG_DBG("Not correct message type");
 8002166:	2204      	movs	r2, #4
 8002168:	9910      	ldr	r1, [sp, #64]	; 0x40
 800216a:	f362 0102 	bfi	r1, r2, #0, #3
 800216e:	460a      	mov	r2, r1
 8002170:	f36f 02c5 	bfc	r2, #3, #3
 8002174:	f363 128f 	bfi	r2, r3, #6, #10
 8002178:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 800217c:	4924      	ldr	r1, [pc, #144]	; (8002210 <base_station_proc_task+0x310>)
 800217e:	4832      	ldr	r0, [pc, #200]	; (8002248 <base_station_proc_task+0x348>)
 8002180:	f001 fa44 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 8002184:	2300      	movs	r3, #0
 8002186:	9303      	str	r3, [sp, #12]
 8002188:	e0cc      	b.n	8002324 <base_station_proc_task+0x424>
 800218a:	4c1f      	ldr	r4, [pc, #124]	; (8002208 <base_station_proc_task+0x308>)
 800218c:	4b1f      	ldr	r3, [pc, #124]	; (800220c <base_station_proc_task+0x30c>)
 800218e:	1ae4      	subs	r4, r4, r3
 8002190:	08e4      	lsrs	r4, r4, #3
                    LOG_DBG(" RESPONSE");
 8002192:	2304      	movs	r3, #4
 8002194:	f363 0802 	bfi	r8, r3, #0, #3
 8002198:	f36f 08c5 	bfc	r8, #3, #3
 800219c:	f364 188f 	bfi	r8, r4, #6, #10
 80021a0:	4d1b      	ldr	r5, [pc, #108]	; (8002210 <base_station_proc_task+0x310>)
 80021a2:	4642      	mov	r2, r8
 80021a4:	4629      	mov	r1, r5
 80021a6:	4829      	ldr	r0, [pc, #164]	; (800224c <base_station_proc_task+0x34c>)
 80021a8:	f001 fa30 	bl	800360c <log_1>
                    LOG_DBG("Message type:");
 80021ac:	2304      	movs	r3, #4
 80021ae:	f363 0902 	bfi	r9, r3, #0, #3
 80021b2:	f36f 09c5 	bfc	r9, #3, #3
 80021b6:	f364 198f 	bfi	r9, r4, #6, #10
 80021ba:	464a      	mov	r2, r9
 80021bc:	4629      	mov	r1, r5
 80021be:	4816      	ldr	r0, [pc, #88]	; (8002218 <base_station_proc_task+0x318>)
 80021c0:	f001 fa24 	bl	800360c <log_1>
                    switch (rx_msg_proc.message_type) {
 80021c4:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	f200 8083 	bhi.w	80022d4 <base_station_proc_task+0x3d4>
 80021ce:	e8df f003 	tbb	[pc, r3]
 80021d2:	023f      	.short	0x023f
 80021d4:	556b      	.short	0x556b
 80021d6:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <base_station_proc_task+0x308>)
 80021d8:	4a0c      	ldr	r2, [pc, #48]	; (800220c <base_station_proc_task+0x30c>)
 80021da:	1a9b      	subs	r3, r3, r2
 80021dc:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_DISABLE_ALARM");
 80021de:	2204      	movs	r2, #4
 80021e0:	9906      	ldr	r1, [sp, #24]
 80021e2:	f362 0102 	bfi	r1, r2, #0, #3
 80021e6:	460a      	mov	r2, r1
 80021e8:	f36f 02c5 	bfc	r2, #3, #3
 80021ec:	f363 128f 	bfi	r2, r3, #6, #10
 80021f0:	f8ad 2018 	strh.w	r2, [sp, #24]
 80021f4:	4629      	mov	r1, r5
 80021f6:	480b      	ldr	r0, [pc, #44]	; (8002224 <base_station_proc_task+0x324>)
 80021f8:	f001 fa08 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	9303      	str	r3, [sp, #12]
 8002200:	e090      	b.n	8002324 <base_station_proc_task+0x424>
 8002202:	bf00      	nop
 8002204:	2000041c 	.word	0x2000041c
 8002208:	0800edd8 	.word	0x0800edd8
 800220c:	0800edd8 	.word	0x0800edd8
 8002210:	0800f1c0 	.word	0x0800f1c0
 8002214:	0800f060 	.word	0x0800f060
 8002218:	0800f070 	.word	0x0800f070
 800221c:	0800f020 	.word	0x0800f020
 8002220:	0800f048 	.word	0x0800f048
 8002224:	0800f084 	.word	0x0800f084
 8002228:	0800f0c8 	.word	0x0800f0c8
 800222c:	0800f0a4 	.word	0x0800f0a4
 8002230:	20000e58 	.word	0x20000e58
 8002234:	200008b0 	.word	0x200008b0
 8002238:	0800f0fc 	.word	0x0800f0fc
 800223c:	20000450 	.word	0x20000450
 8002240:	0800f114 	.word	0x0800f114
 8002244:	0800f134 	.word	0x0800f134
 8002248:	0800f150 	.word	0x0800f150
 800224c:	0800f170 	.word	0x0800f170
 8002250:	4b54      	ldr	r3, [pc, #336]	; (80023a4 <base_station_proc_task+0x4a4>)
 8002252:	4a55      	ldr	r2, [pc, #340]	; (80023a8 <base_station_proc_task+0x4a8>)
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_ALARM");
 8002258:	2204      	movs	r2, #4
 800225a:	9907      	ldr	r1, [sp, #28]
 800225c:	f362 0102 	bfi	r1, r2, #0, #3
 8002260:	460a      	mov	r2, r1
 8002262:	f36f 02c5 	bfc	r2, #3, #3
 8002266:	f363 128f 	bfi	r2, r3, #6, #10
 800226a:	f8ad 201c 	strh.w	r2, [sp, #28]
 800226e:	4629      	mov	r1, r5
 8002270:	484e      	ldr	r0, [pc, #312]	; (80023ac <base_station_proc_task+0x4ac>)
 8002272:	f001 f9cb 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 8002276:	2300      	movs	r3, #0
 8002278:	9303      	str	r3, [sp, #12]
 800227a:	e053      	b.n	8002324 <base_station_proc_task+0x424>
 800227c:	4b49      	ldr	r3, [pc, #292]	; (80023a4 <base_station_proc_task+0x4a4>)
 800227e:	4a4a      	ldr	r2, [pc, #296]	; (80023a8 <base_station_proc_task+0x4a8>)
 8002280:	1a9b      	subs	r3, r3, r2
 8002282:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_TRAIN_PASSED");
 8002284:	2204      	movs	r2, #4
 8002286:	9908      	ldr	r1, [sp, #32]
 8002288:	f362 0102 	bfi	r1, r2, #0, #3
 800228c:	460a      	mov	r2, r1
 800228e:	f36f 02c5 	bfc	r2, #3, #3
 8002292:	f363 128f 	bfi	r2, r3, #6, #10
 8002296:	f8ad 2020 	strh.w	r2, [sp, #32]
 800229a:	4629      	mov	r1, r5
 800229c:	4844      	ldr	r0, [pc, #272]	; (80023b0 <base_station_proc_task+0x4b0>)
 800229e:	f001 f9b5 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	9303      	str	r3, [sp, #12]
 80022a6:	e03d      	b.n	8002324 <base_station_proc_task+0x424>
 80022a8:	4b3e      	ldr	r3, [pc, #248]	; (80023a4 <base_station_proc_task+0x4a4>)
 80022aa:	4a3f      	ldr	r2, [pc, #252]	; (80023a8 <base_station_proc_task+0x4a8>)
 80022ac:	1a9b      	subs	r3, r3, r2
 80022ae:	08db      	lsrs	r3, r3, #3
                            LOG_DBG(" MESSAGE_TYPE_HOMEWARD");
 80022b0:	2204      	movs	r2, #4
 80022b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80022b4:	f362 0102 	bfi	r1, r2, #0, #3
 80022b8:	460a      	mov	r2, r1
 80022ba:	f36f 02c5 	bfc	r2, #3, #3
 80022be:	f363 128f 	bfi	r2, r3, #6, #10
 80022c2:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
 80022c6:	4629      	mov	r1, r5
 80022c8:	483a      	ldr	r0, [pc, #232]	; (80023b4 <base_station_proc_task+0x4b4>)
 80022ca:	f001 f99f 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	9303      	str	r3, [sp, #12]
 80022d2:	e027      	b.n	8002324 <base_station_proc_task+0x424>
 80022d4:	4b33      	ldr	r3, [pc, #204]	; (80023a4 <base_station_proc_task+0x4a4>)
 80022d6:	4a34      	ldr	r2, [pc, #208]	; (80023a8 <base_station_proc_task+0x4a8>)
 80022d8:	1a9b      	subs	r3, r3, r2
 80022da:	08db      	lsrs	r3, r3, #3
                            LOG_DBG("Not correct message type");
 80022dc:	2204      	movs	r2, #4
 80022de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80022e0:	f362 0102 	bfi	r1, r2, #0, #3
 80022e4:	460a      	mov	r2, r1
 80022e6:	f36f 02c5 	bfc	r2, #3, #3
 80022ea:	f363 128f 	bfi	r2, r3, #6, #10
 80022ee:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 80022f2:	4629      	mov	r1, r5
 80022f4:	4830      	ldr	r0, [pc, #192]	; (80023b8 <base_station_proc_task+0x4b8>)
 80022f6:	f001 f989 	bl	800360c <log_1>
                            msgq_cur_msg_tx_ptr = NULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	9303      	str	r3, [sp, #12]
 80022fe:	e011      	b.n	8002324 <base_station_proc_task+0x424>
 8002300:	4b28      	ldr	r3, [pc, #160]	; (80023a4 <base_station_proc_task+0x4a4>)
 8002302:	4a29      	ldr	r2, [pc, #164]	; (80023a8 <base_station_proc_task+0x4a8>)
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	08db      	lsrs	r3, r3, #3
                    LOG_DBG("Not correct message direction");
 8002308:	2204      	movs	r2, #4
 800230a:	f362 0a02 	bfi	sl, r2, #0, #3
 800230e:	f36f 0ac5 	bfc	sl, #3, #3
 8002312:	f363 1a8f 	bfi	sl, r3, #6, #10
 8002316:	4652      	mov	r2, sl
 8002318:	4928      	ldr	r1, [pc, #160]	; (80023bc <base_station_proc_task+0x4bc>)
 800231a:	4829      	ldr	r0, [pc, #164]	; (80023c0 <base_station_proc_task+0x4c0>)
 800231c:	f001 f976 	bl	800360c <log_1>
                    msgq_cur_msg_tx_ptr = NULL;
 8002320:	2300      	movs	r3, #0
 8002322:	9303      	str	r3, [sp, #12]
            leds_num = check_rssi(rssi);
 8002324:	f9bd 0066 	ldrsh.w	r0, [sp, #102]	; 0x66
 8002328:	f009 fe9b 	bl	800c062 <check_rssi>
 800232c:	4602      	mov	r2, r0
            update_indication(0, false, leds_num, true);
 800232e:	2301      	movs	r3, #1
 8002330:	2100      	movs	r1, #0
 8002332:	4608      	mov	r0, r1
 8002334:	f7ff fc54 	bl	8001be0 <update_indication>
	return z_impl_k_sleep(timeout);
 8002338:	2001      	movs	r0, #1
 800233a:	2100      	movs	r1, #0
 800233c:	f007 fd18 	bl	8009d70 <z_impl_k_sleep>
        if ( msgq_rx_msg.used_msgs ) {
 8002340:	4b20      	ldr	r3, [pc, #128]	; (80023c4 <base_station_proc_task+0x4c4>)
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0f7      	beq.n	8002338 <base_station_proc_task+0x438>
            k_msgq_get(&msgq_rx_msg, &rx_buf_proc, K_NO_WAIT);
 8002348:	2400      	movs	r4, #0
 800234a:	2500      	movs	r5, #0
	return z_impl_k_msgq_get(msgq, data, timeout);
 800234c:	4622      	mov	r2, r4
 800234e:	462b      	mov	r3, r5
 8002350:	a913      	add	r1, sp, #76	; 0x4c
 8002352:	481c      	ldr	r0, [pc, #112]	; (80023c4 <base_station_proc_task+0x4c4>)
 8002354:	f006 fe9e 	bl	8009094 <z_impl_k_msgq_get>
 8002358:	4622      	mov	r2, r4
 800235a:	462b      	mov	r3, r5
 800235c:	f10d 0166 	add.w	r1, sp, #102	; 0x66
 8002360:	4819      	ldr	r0, [pc, #100]	; (80023c8 <base_station_proc_task+0x4c8>)
 8002362:	f006 fe97 	bl	8009094 <z_impl_k_msgq_get>
            if (rx_buf_proc[0] == rx_buf_proc[1] == rx_buf_proc[2] == 0) {
 8002366:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 800236a:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800236e:	4293      	cmp	r3, r2
 8002370:	bf14      	ite	ne
 8002372:	2300      	movne	r3, #0
 8002374:	2301      	moveq	r3, #1
 8002376:	f89d 204e 	ldrb.w	r2, [sp, #78]	; 0x4e
 800237a:	4293      	cmp	r3, r2
 800237c:	f43f add6 	beq.w	8001f2c <base_station_proc_task+0x2c>
 8002380:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <base_station_proc_task+0x4a4>)
 8002382:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <base_station_proc_task+0x4a8>)
 8002384:	1a9b      	subs	r3, r3, r2
 8002386:	08db      	lsrs	r3, r3, #3
                LOG_DBG("Empty message");
 8002388:	2204      	movs	r2, #4
 800238a:	f362 0602 	bfi	r6, r2, #0, #3
 800238e:	f36f 06c5 	bfc	r6, #3, #3
 8002392:	f363 168f 	bfi	r6, r3, #6, #10
 8002396:	4632      	mov	r2, r6
 8002398:	4908      	ldr	r1, [pc, #32]	; (80023bc <base_station_proc_task+0x4bc>)
 800239a:	480c      	ldr	r0, [pc, #48]	; (80023cc <base_station_proc_task+0x4cc>)
 800239c:	f001 f936 	bl	800360c <log_1>
                continue;
 80023a0:	e7ce      	b.n	8002340 <base_station_proc_task+0x440>
 80023a2:	bf00      	nop
 80023a4:	0800edd8 	.word	0x0800edd8
 80023a8:	0800edd8 	.word	0x0800edd8
 80023ac:	0800f0fc 	.word	0x0800f0fc
 80023b0:	0800f114 	.word	0x0800f114
 80023b4:	0800f134 	.word	0x0800f134
 80023b8:	0800f150 	.word	0x0800f150
 80023bc:	0800f1c0 	.word	0x0800f1c0
 80023c0:	0800f180 	.word	0x0800f180
 80023c4:	200003e8 	.word	0x200003e8
 80023c8:	200003b4 	.word	0x200003b4
 80023cc:	0800f00c 	.word	0x0800f00c

080023d0 <base_station_modem_task>:
{
 80023d0:	b500      	push	{lr}
 80023d2:	b083      	sub	sp, #12
    volatile uint32_t ticks = 0;
 80023d4:	2200      	movs	r2, #0
 80023d6:	9201      	str	r2, [sp, #4]
    lora_cfg.frequency = 433000000;
 80023d8:	4b25      	ldr	r3, [pc, #148]	; (8002470 <base_station_modem_task+0xa0>)
 80023da:	4926      	ldr	r1, [pc, #152]	; (8002474 <base_station_modem_task+0xa4>)
 80023dc:	6019      	str	r1, [r3, #0]
    lora_cfg.bandwidth = BW_125_KHZ;
 80023de:	711a      	strb	r2, [r3, #4]
    lora_cfg.datarate = SF_12;
 80023e0:	210c      	movs	r1, #12
 80023e2:	7159      	strb	r1, [r3, #5]
    lora_cfg.preamble_len = 8;
 80023e4:	2108      	movs	r1, #8
 80023e6:	8119      	strh	r1, [r3, #8]
    lora_cfg.coding_rate = CR_4_5;
 80023e8:	2101      	movs	r1, #1
 80023ea:	7199      	strb	r1, [r3, #6]
    lora_cfg.tx_power = 0;
 80023ec:	729a      	strb	r2, [r3, #10]
    lora_cfg.tx = true;
 80023ee:	72d9      	strb	r1, [r3, #11]
    lora_dev_ptr = DEVICE_DT_GET(DEFAULT_RADIO_NODE);
 80023f0:	4821      	ldr	r0, [pc, #132]	; (8002478 <base_station_modem_task+0xa8>)
 80023f2:	4b22      	ldr	r3, [pc, #136]	; (800247c <base_station_modem_task+0xac>)
 80023f4:	6018      	str	r0, [r3, #0]
 80023f6:	f00b fb1a 	bl	800da2e <z_device_ready>
 80023fa:	b190      	cbz	r0, 8002422 <base_station_modem_task+0x52>
 80023fc:	2300      	movs	r3, #0
    if (!device_is_ready(lora_dev_ptr)) {
 80023fe:	b99b      	cbnz	r3, 8002428 <base_station_modem_task+0x58>
    if (lora_config(lora_dev_ptr, &lora_cfg) < 0) {
 8002400:	4b1e      	ldr	r3, [pc, #120]	; (800247c <base_station_modem_task+0xac>)
 8002402:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 8002404:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4919      	ldr	r1, [pc, #100]	; (8002470 <base_station_modem_task+0xa0>)
 800240a:	4798      	blx	r3
 800240c:	2800      	cmp	r0, #0
 800240e:	db12      	blt.n	8002436 <base_station_modem_task+0x66>
    system_init();
 8002410:	f7ff fcc0 	bl	8001d94 <system_init>
	return z_impl_k_sleep(timeout);
 8002414:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002418:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800241c:	f007 fca8 	bl	8009d70 <z_impl_k_sleep>
 8002420:	e01e      	b.n	8002460 <base_station_modem_task+0x90>
 8002422:	f06f 0312 	mvn.w	r3, #18
 8002426:	e7ea      	b.n	80023fe <base_station_modem_task+0x2e>
 8002428:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800242c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002430:	f007 fc9e 	bl	8009d70 <z_impl_k_sleep>
 8002434:	e7e4      	b.n	8002400 <base_station_modem_task+0x30>
 8002436:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800243a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800243e:	f007 fc97 	bl	8009d70 <z_impl_k_sleep>
 8002442:	e7e5      	b.n	8002410 <base_station_modem_task+0x40>
            send_msg();
 8002444:	f7ff fc04 	bl	8001c50 <send_msg>
            current_state = *current_state.next;
 8002448:	4b0d      	ldr	r3, [pc, #52]	; (8002480 <base_station_modem_task+0xb0>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002450:	e883 0003 	stmia.w	r3, {r0, r1}
            recv_msg();
 8002454:	f7ff fce8 	bl	8001e28 <recv_msg>
 8002458:	2001      	movs	r0, #1
 800245a:	2100      	movs	r1, #0
 800245c:	f007 fc88 	bl	8009d70 <z_impl_k_sleep>
        if (current_state.state == TRANSMIT) {
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <base_station_modem_task+0xb0>)
 8002462:	791b      	ldrb	r3, [r3, #4]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d0ed      	beq.n	8002444 <base_station_modem_task+0x74>
            recv_msg();
 8002468:	f7ff fcde 	bl	8001e28 <recv_msg>
 800246c:	e7f4      	b.n	8002458 <base_station_modem_task+0x88>
 800246e:	bf00      	nop
 8002470:	20000890 	.word	0x20000890
 8002474:	19cf0e40 	.word	0x19cf0e40
 8002478:	0800eaf8 	.word	0x0800eaf8
 800247c:	2000089c 	.word	0x2000089c
 8002480:	2000087c 	.word	0x2000087c

08002484 <read_write_message>:
    return output;
}


void read_write_message(uint32_t *new_msg, struct message_s *msg_ptr, bool write)
{
 8002484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002486:	b083      	sub	sp, #12
 8002488:	4607      	mov	r7, r0
 800248a:	460e      	mov	r6, r1
 800248c:	4615      	mov	r5, r2
    uint8_t pos = 0;
 800248e:	2400      	movs	r4, #0
 8002490:	f88d 4007 	strb.w	r4, [sp, #7]
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 8002494:	e008      	b.n	80024a8 <read_write_message+0x24>
        switch (cur_field) {
            case SENDER_ADDR:
                write ? fill_msg_bit_field(new_msg, msg_ptr->sender_addr, SENDER_ADDR_FIELD_LEN, &pos) :
 8002496:	b1dd      	cbz	r5, 80024d0 <read_write_message+0x4c>
 8002498:	f10d 0307 	add.w	r3, sp, #7
 800249c:	2202      	movs	r2, #2
 800249e:	7831      	ldrb	r1, [r6, #0]
 80024a0:	4638      	mov	r0, r7
 80024a2:	f009 fd88 	bl	800bfb6 <fill_msg_bit_field>
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 80024a6:	3401      	adds	r4, #1
 80024a8:	2c05      	cmp	r4, #5
 80024aa:	dc6e      	bgt.n	800258a <read_write_message+0x106>
        switch (cur_field) {
 80024ac:	2c05      	cmp	r4, #5
 80024ae:	d8fa      	bhi.n	80024a6 <read_write_message+0x22>
 80024b0:	a301      	add	r3, pc, #4	; (adr r3, 80024b8 <read_write_message+0x34>)
 80024b2:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 80024b6:	bf00      	nop
 80024b8:	08002497 	.word	0x08002497
 80024bc:	080024e1 	.word	0x080024e1
 80024c0:	08002503 	.word	0x08002503
 80024c4:	08002525 	.word	0x08002525
 80024c8:	08002547 	.word	0x08002547
 80024cc:	08002569 	.word	0x08002569
                extract_msg_bit_field(new_msg, &msg_ptr->sender_addr, SENDER_ADDR_FIELD_LEN, &pos);
 80024d0:	f10d 0307 	add.w	r3, sp, #7
 80024d4:	2202      	movs	r2, #2
 80024d6:	4631      	mov	r1, r6
 80024d8:	4638      	mov	r0, r7
 80024da:	f009 fd8d 	bl	800bff8 <extract_msg_bit_field>
 80024de:	e7e2      	b.n	80024a6 <read_write_message+0x22>
                break;
            case RECEIVER_ADDR:
                write ? fill_msg_bit_field(new_msg, msg_ptr->receiver_addr, RECEIVER_ADDR_FIELD_LEN, &pos) :
 80024e0:	b13d      	cbz	r5, 80024f2 <read_write_message+0x6e>
 80024e2:	f10d 0307 	add.w	r3, sp, #7
 80024e6:	2203      	movs	r2, #3
 80024e8:	7871      	ldrb	r1, [r6, #1]
 80024ea:	4638      	mov	r0, r7
 80024ec:	f009 fd63 	bl	800bfb6 <fill_msg_bit_field>
 80024f0:	e7d9      	b.n	80024a6 <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->receiver_addr, RECEIVER_ADDR_FIELD_LEN, &pos);
 80024f2:	f10d 0307 	add.w	r3, sp, #7
 80024f6:	2203      	movs	r2, #3
 80024f8:	1c71      	adds	r1, r6, #1
 80024fa:	4638      	mov	r0, r7
 80024fc:	f009 fd7c 	bl	800bff8 <extract_msg_bit_field>
 8002500:	e7d1      	b.n	80024a6 <read_write_message+0x22>
                break;
            case MESSAGE_TYPE:
                write ? fill_msg_bit_field(new_msg, msg_ptr->message_type, MESSAGE_TYPE_FIELD_LEN, &pos) :
 8002502:	b13d      	cbz	r5, 8002514 <read_write_message+0x90>
 8002504:	f10d 0307 	add.w	r3, sp, #7
 8002508:	2204      	movs	r2, #4
 800250a:	78b1      	ldrb	r1, [r6, #2]
 800250c:	4638      	mov	r0, r7
 800250e:	f009 fd52 	bl	800bfb6 <fill_msg_bit_field>
 8002512:	e7c8      	b.n	80024a6 <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->message_type, MESSAGE_TYPE_FIELD_LEN, &pos);
 8002514:	f10d 0307 	add.w	r3, sp, #7
 8002518:	2204      	movs	r2, #4
 800251a:	1cb1      	adds	r1, r6, #2
 800251c:	4638      	mov	r0, r7
 800251e:	f009 fd6b 	bl	800bff8 <extract_msg_bit_field>
 8002522:	e7c0      	b.n	80024a6 <read_write_message+0x22>
                break;
            case DIRECTION:
                write ? fill_msg_bit_field(new_msg, msg_ptr->direction, DIRECTION_FIELD_LEN, &pos) :
 8002524:	b13d      	cbz	r5, 8002536 <read_write_message+0xb2>
 8002526:	f10d 0307 	add.w	r3, sp, #7
 800252a:	2201      	movs	r2, #1
 800252c:	78f1      	ldrb	r1, [r6, #3]
 800252e:	4638      	mov	r0, r7
 8002530:	f009 fd41 	bl	800bfb6 <fill_msg_bit_field>
 8002534:	e7b7      	b.n	80024a6 <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->direction, DIRECTION_FIELD_LEN, &pos);
 8002536:	f10d 0307 	add.w	r3, sp, #7
 800253a:	2201      	movs	r2, #1
 800253c:	1cf1      	adds	r1, r6, #3
 800253e:	4638      	mov	r0, r7
 8002540:	f009 fd5a 	bl	800bff8 <extract_msg_bit_field>
 8002544:	e7af      	b.n	80024a6 <read_write_message+0x22>
                break;
            case BATTERY:
                write ? fill_msg_bit_field(new_msg, msg_ptr->battery_level, BATTERY_FIELD_LEN, &pos) :
 8002546:	b13d      	cbz	r5, 8002558 <read_write_message+0xd4>
 8002548:	f10d 0307 	add.w	r3, sp, #7
 800254c:	2201      	movs	r2, #1
 800254e:	7931      	ldrb	r1, [r6, #4]
 8002550:	4638      	mov	r0, r7
 8002552:	f009 fd30 	bl	800bfb6 <fill_msg_bit_field>
 8002556:	e7a6      	b.n	80024a6 <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->battery_level, BATTERY_FIELD_LEN, &pos);
 8002558:	f10d 0307 	add.w	r3, sp, #7
 800255c:	2201      	movs	r2, #1
 800255e:	1d31      	adds	r1, r6, #4
 8002560:	4638      	mov	r0, r7
 8002562:	f009 fd49 	bl	800bff8 <extract_msg_bit_field>
 8002566:	e79e      	b.n	80024a6 <read_write_message+0x22>
                break;
            case PEOPLE_IN_SAFE_ZONE:
                write ? fill_msg_bit_field(new_msg, msg_ptr->workers_in_safe_zone, PEOPLE_IN_SAFE_ZONE_FIELD_LEN, &pos) :
 8002568:	b13d      	cbz	r5, 800257a <read_write_message+0xf6>
 800256a:	f10d 0307 	add.w	r3, sp, #7
 800256e:	2208      	movs	r2, #8
 8002570:	7971      	ldrb	r1, [r6, #5]
 8002572:	4638      	mov	r0, r7
 8002574:	f009 fd1f 	bl	800bfb6 <fill_msg_bit_field>
 8002578:	e795      	b.n	80024a6 <read_write_message+0x22>
                extract_msg_bit_field(new_msg, &msg_ptr->workers_in_safe_zone, PEOPLE_IN_SAFE_ZONE_FIELD_LEN, &pos);
 800257a:	f10d 0307 	add.w	r3, sp, #7
 800257e:	2208      	movs	r2, #8
 8002580:	1d71      	adds	r1, r6, #5
 8002582:	4638      	mov	r0, r7
 8002584:	f009 fd38 	bl	800bff8 <extract_msg_bit_field>
 8002588:	e78d      	b.n	80024a6 <read_write_message+0x22>
                break;
            default:
                break;
        }
    }
}
 800258a:	b003      	add	sp, #12
 800258c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800258e:	bf00      	nop

08002590 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
 8002590:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
 8002592:	680b      	ldr	r3, [r1, #0]
 8002594:	3301      	adds	r3, #1
 8002596:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 8002598:	4b01      	ldr	r3, [pc, #4]	; (80025a0 <char_out+0x10>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4798      	blx	r3
}
 800259e:	bd08      	pop	{r3, pc}
 80025a0:	20000010 	.word	0x20000010

080025a4 <__printk_hook_install>:
	_char_out = fn;
 80025a4:	4b01      	ldr	r3, [pc, #4]	; (80025ac <__printk_hook_install+0x8>)
 80025a6:	6018      	str	r0, [r3, #0]
}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	20000010 	.word	0x20000010

080025b0 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
 80025b0:	b500      	push	{lr}
 80025b2:	b083      	sub	sp, #12
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
 80025b8:	2100      	movs	r1, #0
 80025ba:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
 80025bc:	a901      	add	r1, sp, #4
 80025be:	4803      	ldr	r0, [pc, #12]	; (80025cc <vprintk+0x1c>)
 80025c0:	f000 fa2c 	bl	8002a1c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
 80025c4:	b003      	add	sp, #12
 80025c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80025ca:	bf00      	nop
 80025cc:	08002591 	.word	0x08002591

080025d0 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
 80025d0:	b510      	push	{r4, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
 80025d6:	9001      	str	r0, [sp, #4]
 80025d8:	9102      	str	r1, [sp, #8]
 80025da:	2100      	movs	r1, #0
 80025dc:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
 80025de:	a901      	add	r1, sp, #4
 80025e0:	4805      	ldr	r0, [pc, #20]	; (80025f8 <vsnprintk+0x28>)
 80025e2:	f000 fa1b 	bl	8002a1c <cbvprintf>

	if (ctx.count < ctx.max) {
 80025e6:	9b03      	ldr	r3, [sp, #12]
 80025e8:	9a02      	ldr	r2, [sp, #8]
 80025ea:	4293      	cmp	r3, r2
 80025ec:	da01      	bge.n	80025f2 <vsnprintk+0x22>
		str[ctx.count] = '\0';
 80025ee:	2200      	movs	r2, #0
 80025f0:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
 80025f2:	9803      	ldr	r0, [sp, #12]
 80025f4:	b004      	add	sp, #16
 80025f6:	bd10      	pop	{r4, pc}
 80025f8:	0800c0df 	.word	0x0800c0df

080025fc <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
 80025fc:	4684      	mov	ip, r0
	const char *sp = *str;
 80025fe:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
 8002600:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
 8002602:	e005      	b.n	8002610 <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
 8002604:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002608:	3201      	adds	r2, #1
 800260a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800260e:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 8002610:	7813      	ldrb	r3, [r2, #0]
 8002612:	4904      	ldr	r1, [pc, #16]	; (8002624 <extract_decimal+0x28>)
 8002614:	5c59      	ldrb	r1, [r3, r1]
 8002616:	f011 0f04 	tst.w	r1, #4
 800261a:	d1f3      	bne.n	8002604 <extract_decimal+0x8>
	}
	*str = sp;
 800261c:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	08010345 	.word	0x08010345

08002628 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
 8002628:	b570      	push	{r4, r5, r6, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	4604      	mov	r4, r0
	*conv = (struct conversion) {
 800262e:	2300      	movs	r3, #0
 8002630:	6003      	str	r3, [r0, #0]
 8002632:	6043      	str	r3, [r0, #4]
 8002634:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
 8002636:	784b      	ldrb	r3, [r1, #1]
 8002638:	2b25      	cmp	r3, #37	; 0x25
 800263a:	d002      	beq.n	8002642 <extract_conversion+0x1a>
 800263c:	1c4e      	adds	r6, r1, #1
	bool loop = true;
 800263e:	2501      	movs	r5, #1
 8002640:	e01f      	b.n	8002682 <extract_conversion+0x5a>
		conv->specifier = *sp++;
 8002642:	1c88      	adds	r0, r1, #2
 8002644:	70e3      	strb	r3, [r4, #3]
		return sp;
 8002646:	e145      	b.n	80028d4 <extract_conversion+0x2ac>
			conv->flag_dash = true;
 8002648:	7823      	ldrb	r3, [r4, #0]
 800264a:	f043 0304 	orr.w	r3, r3, #4
 800264e:	7023      	strb	r3, [r4, #0]
		if (loop) {
 8002650:	b1b5      	cbz	r5, 8002680 <extract_conversion+0x58>
			++sp;
 8002652:	3601      	adds	r6, #1
 8002654:	e014      	b.n	8002680 <extract_conversion+0x58>
			conv->flag_plus = true;
 8002656:	7823      	ldrb	r3, [r4, #0]
 8002658:	f043 0308 	orr.w	r3, r3, #8
 800265c:	7023      	strb	r3, [r4, #0]
			break;
 800265e:	e7f7      	b.n	8002650 <extract_conversion+0x28>
			conv->flag_space = true;
 8002660:	7823      	ldrb	r3, [r4, #0]
 8002662:	f043 0310 	orr.w	r3, r3, #16
 8002666:	7023      	strb	r3, [r4, #0]
			break;
 8002668:	e7f2      	b.n	8002650 <extract_conversion+0x28>
			conv->flag_hash = true;
 800266a:	7823      	ldrb	r3, [r4, #0]
 800266c:	f043 0320 	orr.w	r3, r3, #32
 8002670:	7023      	strb	r3, [r4, #0]
			break;
 8002672:	e7ed      	b.n	8002650 <extract_conversion+0x28>
			conv->flag_zero = true;
 8002674:	7823      	ldrb	r3, [r4, #0]
 8002676:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800267a:	7023      	strb	r3, [r4, #0]
			break;
 800267c:	e7e8      	b.n	8002650 <extract_conversion+0x28>
		switch (*sp) {
 800267e:	2500      	movs	r5, #0
	} while (loop);
 8002680:	b345      	cbz	r5, 80026d4 <extract_conversion+0xac>
		switch (*sp) {
 8002682:	7833      	ldrb	r3, [r6, #0]
 8002684:	3b20      	subs	r3, #32
 8002686:	2b10      	cmp	r3, #16
 8002688:	d8f9      	bhi.n	800267e <extract_conversion+0x56>
 800268a:	a201      	add	r2, pc, #4	; (adr r2, 8002690 <extract_conversion+0x68>)
 800268c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002690:	08002661 	.word	0x08002661
 8002694:	0800267f 	.word	0x0800267f
 8002698:	0800267f 	.word	0x0800267f
 800269c:	0800266b 	.word	0x0800266b
 80026a0:	0800267f 	.word	0x0800267f
 80026a4:	0800267f 	.word	0x0800267f
 80026a8:	0800267f 	.word	0x0800267f
 80026ac:	0800267f 	.word	0x0800267f
 80026b0:	0800267f 	.word	0x0800267f
 80026b4:	0800267f 	.word	0x0800267f
 80026b8:	0800267f 	.word	0x0800267f
 80026bc:	08002657 	.word	0x08002657
 80026c0:	0800267f 	.word	0x0800267f
 80026c4:	08002649 	.word	0x08002649
 80026c8:	0800267f 	.word	0x0800267f
 80026cc:	0800267f 	.word	0x0800267f
 80026d0:	08002675 	.word	0x08002675
	if (conv->flag_zero && conv->flag_dash) {
 80026d4:	7823      	ldrb	r3, [r4, #0]
 80026d6:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80026da:	2b44      	cmp	r3, #68	; 0x44
 80026dc:	d05f      	beq.n	800279e <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
 80026de:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
 80026e0:	7823      	ldrb	r3, [r4, #0]
 80026e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026e6:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
 80026e8:	7833      	ldrb	r3, [r6, #0]
 80026ea:	2b2a      	cmp	r3, #42	; 0x2a
 80026ec:	d05c      	beq.n	80027a8 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
 80026ee:	a801      	add	r0, sp, #4
 80026f0:	f7ff ff84 	bl	80025fc <extract_decimal>
	if (sp != wp) {
 80026f4:	9b01      	ldr	r3, [sp, #4]
 80026f6:	429e      	cmp	r6, r3
 80026f8:	d00f      	beq.n	800271a <extract_conversion+0xf2>
		conv->width_present = true;
 80026fa:	7823      	ldrb	r3, [r4, #0]
 80026fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002700:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
 8002702:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
 800270a:	2800      	cmp	r0, #0
 800270c:	db54      	blt.n	80027b8 <extract_conversion+0x190>
 800270e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
 8002710:	4313      	orrs	r3, r2
 8002712:	7822      	ldrb	r2, [r4, #0]
 8002714:	f363 0241 	bfi	r2, r3, #1, #1
 8002718:	7022      	strb	r2, [r4, #0]
	return sp;
 800271a:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
 800271c:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	2b2e      	cmp	r3, #46	; 0x2e
 8002722:	bf14      	ite	ne
 8002724:	2300      	movne	r3, #0
 8002726:	2301      	moveq	r3, #1
 8002728:	7862      	ldrb	r2, [r4, #1]
 800272a:	f363 0241 	bfi	r2, r3, #1, #1
 800272e:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
 8002730:	2b00      	cmp	r3, #0
 8002732:	d043      	beq.n	80027bc <extract_conversion+0x194>
	++sp;
 8002734:	9b01      	ldr	r3, [sp, #4]
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
 800273a:	785b      	ldrb	r3, [r3, #1]
 800273c:	2b2a      	cmp	r3, #42	; 0x2a
 800273e:	d03f      	beq.n	80027c0 <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
 8002740:	a801      	add	r0, sp, #4
 8002742:	f7ff ff5b 	bl	80025fc <extract_decimal>
	conv->prec_value = prec;
 8002746:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
 8002748:	7823      	ldrb	r3, [r4, #0]
 800274a:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
 800274e:	2800      	cmp	r0, #0
 8002750:	db3e      	blt.n	80027d0 <extract_conversion+0x1a8>
 8002752:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
 8002754:	4313      	orrs	r3, r2
 8002756:	7822      	ldrb	r2, [r4, #0]
 8002758:	f363 0241 	bfi	r2, r3, #1, #1
 800275c:	7022      	strb	r2, [r4, #0]
	return sp;
 800275e:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
 8002760:	7803      	ldrb	r3, [r0, #0]
 8002762:	3b4c      	subs	r3, #76	; 0x4c
 8002764:	2b2e      	cmp	r3, #46	; 0x2e
 8002766:	f200 809d 	bhi.w	80028a4 <extract_conversion+0x27c>
 800276a:	e8df f003 	tbb	[pc, r3]
 800276e:	9b90      	.short	0x9b90
 8002770:	9b9b9b9b 	.word	0x9b9b9b9b
 8002774:	9b9b9b9b 	.word	0x9b9b9b9b
 8002778:	9b9b9b9b 	.word	0x9b9b9b9b
 800277c:	9b9b9b9b 	.word	0x9b9b9b9b
 8002780:	9b9b9b9b 	.word	0x9b9b9b9b
 8002784:	9b9b9b9b 	.word	0x9b9b9b9b
 8002788:	9b339b9b 	.word	0x9b339b9b
 800278c:	9b459b57 	.word	0x9b459b57
 8002790:	9b9b9b9b 	.word	0x9b9b9b9b
 8002794:	9b899b9b 	.word	0x9b899b9b
 8002798:	9b9b9b9b 	.word	0x9b9b9b9b
 800279c:	82          	.byte	0x82
 800279d:	00          	.byte	0x00
		conv->flag_zero = false;
 800279e:	7823      	ldrb	r3, [r4, #0]
 80027a0:	f36f 1386 	bfc	r3, #6, #1
 80027a4:	7023      	strb	r3, [r4, #0]
 80027a6:	e79a      	b.n	80026de <extract_conversion+0xb6>
		conv->width_star = true;
 80027a8:	7863      	ldrb	r3, [r4, #1]
 80027aa:	f043 0301 	orr.w	r3, r3, #1
 80027ae:	7063      	strb	r3, [r4, #1]
		return ++sp;
 80027b0:	4633      	mov	r3, r6
 80027b2:	3301      	adds	r3, #1
 80027b4:	9301      	str	r3, [sp, #4]
 80027b6:	e7b1      	b.n	800271c <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
 80027b8:	2201      	movs	r2, #1
 80027ba:	e7a9      	b.n	8002710 <extract_conversion+0xe8>
		return sp;
 80027bc:	9801      	ldr	r0, [sp, #4]
 80027be:	e7cf      	b.n	8002760 <extract_conversion+0x138>
		conv->prec_star = true;
 80027c0:	7863      	ldrb	r3, [r4, #1]
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	7063      	strb	r3, [r4, #1]
		return ++sp;
 80027c8:	4610      	mov	r0, r2
 80027ca:	3001      	adds	r0, #1
 80027cc:	9001      	str	r0, [sp, #4]
 80027ce:	e7c7      	b.n	8002760 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
 80027d0:	2201      	movs	r2, #1
 80027d2:	e7bf      	b.n	8002754 <extract_conversion+0x12c>
		if (*++sp == 'h') {
 80027d4:	1c42      	adds	r2, r0, #1
 80027d6:	7843      	ldrb	r3, [r0, #1]
 80027d8:	2b68      	cmp	r3, #104	; 0x68
 80027da:	d006      	beq.n	80027ea <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
 80027dc:	7863      	ldrb	r3, [r4, #1]
 80027de:	2102      	movs	r1, #2
 80027e0:	f361 03c6 	bfi	r3, r1, #3, #4
 80027e4:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
 80027e6:	4610      	mov	r0, r2
 80027e8:	e01e      	b.n	8002828 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
 80027ea:	7863      	ldrb	r3, [r4, #1]
 80027ec:	2201      	movs	r2, #1
 80027ee:	f362 03c6 	bfi	r3, r2, #3, #4
 80027f2:	7063      	strb	r3, [r4, #1]
			++sp;
 80027f4:	3002      	adds	r0, #2
 80027f6:	e017      	b.n	8002828 <extract_conversion+0x200>
		if (*++sp == 'l') {
 80027f8:	1c42      	adds	r2, r0, #1
 80027fa:	7843      	ldrb	r3, [r0, #1]
 80027fc:	2b6c      	cmp	r3, #108	; 0x6c
 80027fe:	d006      	beq.n	800280e <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
 8002800:	7863      	ldrb	r3, [r4, #1]
 8002802:	2103      	movs	r1, #3
 8002804:	f361 03c6 	bfi	r3, r1, #3, #4
 8002808:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
 800280a:	4610      	mov	r0, r2
 800280c:	e00c      	b.n	8002828 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
 800280e:	7863      	ldrb	r3, [r4, #1]
 8002810:	2204      	movs	r2, #4
 8002812:	f362 03c6 	bfi	r3, r2, #3, #4
 8002816:	7063      	strb	r3, [r4, #1]
			++sp;
 8002818:	3002      	adds	r0, #2
 800281a:	e005      	b.n	8002828 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
 800281c:	7863      	ldrb	r3, [r4, #1]
 800281e:	2205      	movs	r2, #5
 8002820:	f362 03c6 	bfi	r3, r2, #3, #4
 8002824:	7063      	strb	r3, [r4, #1]
		++sp;
 8002826:	3001      	adds	r0, #1
	conv->specifier = *sp++;
 8002828:	f810 3b01 	ldrb.w	r3, [r0], #1
 800282c:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
 800282e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8002832:	2a37      	cmp	r2, #55	; 0x37
 8002834:	d87d      	bhi.n	8002932 <extract_conversion+0x30a>
 8002836:	e8df f002 	tbb	[pc, r2]
 800283a:	7c5e      	.short	0x7c5e
 800283c:	5e5e7c7c 	.word	0x5e5e7c7c
 8002840:	7c7c7c5e 	.word	0x7c7c7c5e
 8002844:	7c7c7c7c 	.word	0x7c7c7c7c
 8002848:	7c7c7c7c 	.word	0x7c7c7c7c
 800284c:	7c7c7c7c 	.word	0x7c7c7c7c
 8002850:	7c7c4f7c 	.word	0x7c7c4f7c
 8002854:	7c7c7c7c 	.word	0x7c7c7c7c
 8002858:	7c5e7c7c 	.word	0x7c5e7c7c
 800285c:	5e5e3a4f 	.word	0x5e5e3a4f
 8002860:	7c3a7c5e 	.word	0x7c3a7c5e
 8002864:	657c7c7c 	.word	0x657c7c7c
 8002868:	7c7c714f 	.word	0x7c7c714f
 800286c:	7c4f7c71 	.word	0x7c4f7c71
 8002870:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
 8002872:	7863      	ldrb	r3, [r4, #1]
 8002874:	2206      	movs	r2, #6
 8002876:	f362 03c6 	bfi	r3, r2, #3, #4
 800287a:	7063      	strb	r3, [r4, #1]
		++sp;
 800287c:	3001      	adds	r0, #1
		break;
 800287e:	e7d3      	b.n	8002828 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
 8002880:	7863      	ldrb	r3, [r4, #1]
 8002882:	2207      	movs	r2, #7
 8002884:	f362 03c6 	bfi	r3, r2, #3, #4
 8002888:	7063      	strb	r3, [r4, #1]
		++sp;
 800288a:	3001      	adds	r0, #1
		break;
 800288c:	e7cc      	b.n	8002828 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
 800288e:	7863      	ldrb	r3, [r4, #1]
 8002890:	2208      	movs	r2, #8
 8002892:	f362 03c6 	bfi	r3, r2, #3, #4
 8002896:	7063      	strb	r3, [r4, #1]
		++sp;
 8002898:	3001      	adds	r0, #1
		conv->unsupported = true;
 800289a:	7823      	ldrb	r3, [r4, #0]
 800289c:	f043 0302 	orr.w	r3, r3, #2
 80028a0:	7023      	strb	r3, [r4, #0]
		break;
 80028a2:	e7c1      	b.n	8002828 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
 80028a4:	7863      	ldrb	r3, [r4, #1]
 80028a6:	f36f 03c6 	bfc	r3, #3, #4
 80028aa:	7063      	strb	r3, [r4, #1]
		break;
 80028ac:	e7bc      	b.n	8002828 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
 80028ae:	78a2      	ldrb	r2, [r4, #2]
 80028b0:	2101      	movs	r1, #1
 80028b2:	f361 0202 	bfi	r2, r1, #0, #3
 80028b6:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 80028b8:	7862      	ldrb	r2, [r4, #1]
 80028ba:	f002 0278 	and.w	r2, r2, #120	; 0x78
 80028be:	2a40      	cmp	r2, #64	; 0x40
 80028c0:	d010      	beq.n	80028e4 <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
 80028c2:	2b63      	cmp	r3, #99	; 0x63
 80028c4:	d013      	beq.n	80028ee <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
 80028c6:	7823      	ldrb	r3, [r4, #0]
 80028c8:	f3c3 0240 	ubfx	r2, r3, #1, #1
 80028cc:	4315      	orrs	r5, r2
 80028ce:	f365 0341 	bfi	r3, r5, #1, #1
 80028d2:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
 80028d4:	b002      	add	sp, #8
 80028d6:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
 80028d8:	78a2      	ldrb	r2, [r4, #2]
 80028da:	2102      	movs	r1, #2
 80028dc:	f361 0202 	bfi	r2, r1, #0, #3
 80028e0:	70a2      	strb	r2, [r4, #2]
 80028e2:	e7e9      	b.n	80028b8 <extract_conversion+0x290>
			conv->invalid = true;
 80028e4:	7821      	ldrb	r1, [r4, #0]
 80028e6:	f041 0101 	orr.w	r1, r1, #1
 80028ea:	7021      	strb	r1, [r4, #0]
 80028ec:	e7e9      	b.n	80028c2 <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
 80028ee:	1e15      	subs	r5, r2, #0
 80028f0:	bf18      	it	ne
 80028f2:	2501      	movne	r5, #1
 80028f4:	e7e7      	b.n	80028c6 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
 80028f6:	78a3      	ldrb	r3, [r4, #2]
 80028f8:	2204      	movs	r2, #4
 80028fa:	f362 0302 	bfi	r3, r2, #0, #3
 80028fe:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
 8002900:	2501      	movs	r5, #1
			break;
 8002902:	e7e0      	b.n	80028c6 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 8002904:	78a3      	ldrb	r3, [r4, #2]
 8002906:	2203      	movs	r2, #3
 8002908:	f362 0302 	bfi	r3, r2, #0, #3
 800290c:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 800290e:	7863      	ldrb	r3, [r4, #1]
 8002910:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8002914:	2b40      	cmp	r3, #64	; 0x40
 8002916:	d1d6      	bne.n	80028c6 <extract_conversion+0x29e>
			unsupported = true;
 8002918:	2501      	movs	r5, #1
 800291a:	e7d4      	b.n	80028c6 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 800291c:	78a3      	ldrb	r3, [r4, #2]
 800291e:	2203      	movs	r2, #3
 8002920:	f362 0302 	bfi	r3, r2, #0, #3
 8002924:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
 8002926:	7863      	ldrb	r3, [r4, #1]
 8002928:	f013 0f78 	tst.w	r3, #120	; 0x78
 800292c:	d0cb      	beq.n	80028c6 <extract_conversion+0x29e>
			unsupported = true;
 800292e:	2501      	movs	r5, #1
 8002930:	e7c9      	b.n	80028c6 <extract_conversion+0x29e>
		conv->invalid = true;
 8002932:	7823      	ldrb	r3, [r4, #0]
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	7023      	strb	r3, [r4, #0]
		break;
 800293a:	e7c4      	b.n	80028c6 <extract_conversion+0x29e>

0800293c <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
 800293c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002940:	b083      	sub	sp, #12
 8002942:	4604      	mov	r4, r0
 8002944:	460d      	mov	r5, r1
 8002946:	9201      	str	r2, [sp, #4]
 8002948:	469a      	mov	sl, r3
 800294a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
 800294c:	78d3      	ldrb	r3, [r2, #3]
 800294e:	4a32      	ldr	r2, [pc, #200]	; (8002a18 <encode_uint+0xdc>)
 8002950:	f813 b002 	ldrb.w	fp, [r3, r2]
 8002954:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
 8002958:	2b6f      	cmp	r3, #111	; 0x6f
 800295a:	d00f      	beq.n	800297c <encode_uint+0x40>
 800295c:	d906      	bls.n	800296c <encode_uint+0x30>
 800295e:	2b70      	cmp	r3, #112	; 0x70
 8002960:	d00f      	beq.n	8002982 <encode_uint+0x46>
 8002962:	2b78      	cmp	r3, #120	; 0x78
 8002964:	d110      	bne.n	8002988 <encode_uint+0x4c>
		return 16;
 8002966:	f04f 0910 	mov.w	r9, #16
 800296a:	e023      	b.n	80029b4 <encode_uint+0x78>
	switch (specifier) {
 800296c:	2b58      	cmp	r3, #88	; 0x58
 800296e:	d002      	beq.n	8002976 <encode_uint+0x3a>
 8002970:	f04f 090a 	mov.w	r9, #10
 8002974:	e01e      	b.n	80029b4 <encode_uint+0x78>
		return 16;
 8002976:	f04f 0910 	mov.w	r9, #16
 800297a:	e01b      	b.n	80029b4 <encode_uint+0x78>
		return 8;
 800297c:	f04f 0908 	mov.w	r9, #8
 8002980:	e018      	b.n	80029b4 <encode_uint+0x78>
		return 16;
 8002982:	f04f 0910 	mov.w	r9, #16
 8002986:	e015      	b.n	80029b4 <encode_uint+0x78>
	switch (specifier) {
 8002988:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
 800298c:	e012      	b.n	80029b4 <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	3230      	adds	r2, #48	; 0x30
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
 8002998:	463a      	mov	r2, r7
 800299a:	4643      	mov	r3, r8
 800299c:	4620      	mov	r0, r4
 800299e:	4629      	mov	r1, r5
 80029a0:	f7fe f81c 	bl	80009dc <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
 80029a4:	42bc      	cmp	r4, r7
 80029a6:	f175 0300 	sbcs.w	r3, r5, #0
 80029aa:	d319      	bcc.n	80029e0 <encode_uint+0xa4>
 80029ac:	4556      	cmp	r6, sl
 80029ae:	d917      	bls.n	80029e0 <encode_uint+0xa4>
		value /= radix;
 80029b0:	4604      	mov	r4, r0
 80029b2:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
 80029b4:	f04f 0800 	mov.w	r8, #0
 80029b8:	464f      	mov	r7, r9
 80029ba:	464a      	mov	r2, r9
 80029bc:	4643      	mov	r3, r8
 80029be:	4620      	mov	r0, r4
 80029c0:	4629      	mov	r1, r5
 80029c2:	f7fe f80b 	bl	80009dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80029c6:	2a09      	cmp	r2, #9
 80029c8:	d9e1      	bls.n	800298e <encode_uint+0x52>
 80029ca:	f1bb 0f01 	cmp.w	fp, #1
 80029ce:	d003      	beq.n	80029d8 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 80029d0:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80029d2:	3257      	adds	r2, #87	; 0x57
 80029d4:	b2d2      	uxtb	r2, r2
 80029d6:	e7dd      	b.n	8002994 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 80029d8:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80029da:	3237      	adds	r2, #55	; 0x37
 80029dc:	b2d2      	uxtb	r2, r2
 80029de:	e7d9      	b.n	8002994 <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
 80029e0:	9b01      	ldr	r3, [sp, #4]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	f013 0f20 	tst.w	r3, #32
 80029e8:	d005      	beq.n	80029f6 <encode_uint+0xba>
		if (radix == 8) {
 80029ea:	f1b9 0f08 	cmp.w	r9, #8
 80029ee:	d006      	beq.n	80029fe <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
 80029f0:	f1b9 0f10 	cmp.w	r9, #16
 80029f4:	d009      	beq.n	8002a0a <encode_uint+0xce>
			;
		}
	}

	return bp;
}
 80029f6:	4630      	mov	r0, r6
 80029f8:	b003      	add	sp, #12
 80029fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
 80029fe:	9a01      	ldr	r2, [sp, #4]
 8002a00:	7893      	ldrb	r3, [r2, #2]
 8002a02:	f043 0308 	orr.w	r3, r3, #8
 8002a06:	7093      	strb	r3, [r2, #2]
 8002a08:	e7f5      	b.n	80029f6 <encode_uint+0xba>
			conv->altform_0c = true;
 8002a0a:	9a01      	ldr	r2, [sp, #4]
 8002a0c:	7893      	ldrb	r3, [r2, #2]
 8002a0e:	f043 0310 	orr.w	r3, r3, #16
 8002a12:	7093      	strb	r3, [r2, #2]
 8002a14:	e7ef      	b.n	80029f6 <encode_uint+0xba>
 8002a16:	bf00      	nop
 8002a18:	08010345 	.word	0x08010345

08002a1c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 8002a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a20:	b091      	sub	sp, #68	; 0x44
 8002a22:	4606      	mov	r6, r0
 8002a24:	460d      	mov	r5, r1
 8002a26:	4691      	mov	r9, r2
 8002a28:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 8002a2a:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 8002a2c:	f899 0000 	ldrb.w	r0, [r9]
 8002a30:	2800      	cmp	r0, #0
 8002a32:	f000 82d5 	beq.w	8002fe0 <cbvprintf+0x5c4>
		if (*fp != '%') {
 8002a36:	2825      	cmp	r0, #37	; 0x25
 8002a38:	d008      	beq.n	8002a4c <cbvprintf+0x30>
			OUTC(*fp++);
 8002a3a:	f109 0901 	add.w	r9, r9, #1
 8002a3e:	4629      	mov	r1, r5
 8002a40:	47b0      	blx	r6
 8002a42:	2800      	cmp	r0, #0
 8002a44:	f2c0 82cd 	blt.w	8002fe2 <cbvprintf+0x5c6>
 8002a48:	3401      	adds	r4, #1
			continue;
 8002a4a:	e7ef      	b.n	8002a2c <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	9304      	str	r3, [sp, #16]
 8002a50:	9305      	str	r3, [sp, #20]
 8002a52:	9306      	str	r3, [sp, #24]
 8002a54:	9307      	str	r3, [sp, #28]
 8002a56:	9308      	str	r3, [sp, #32]
 8002a58:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
 8002a5a:	4649      	mov	r1, r9
 8002a5c:	a806      	add	r0, sp, #24
 8002a5e:	f7ff fde3 	bl	8002628 <extract_conversion>
 8002a62:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
 8002a64:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002a68:	f013 0f01 	tst.w	r3, #1
 8002a6c:	f000 8097 	beq.w	8002b9e <cbvprintf+0x182>
			width = va_arg(ap, int);
 8002a70:	9b03      	ldr	r3, [sp, #12]
 8002a72:	1d1a      	adds	r2, r3, #4
 8002a74:	9203      	str	r2, [sp, #12]
 8002a76:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
 8002a78:	2f00      	cmp	r7, #0
 8002a7a:	f2c0 8088 	blt.w	8002b8e <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
 8002a7e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002a82:	f013 0f04 	tst.w	r3, #4
 8002a86:	f000 809c 	beq.w	8002bc2 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
 8002a8a:	9b03      	ldr	r3, [sp, #12]
 8002a8c:	1d1a      	adds	r2, r3, #4
 8002a8e:	9203      	str	r2, [sp, #12]
 8002a90:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
 8002a94:	f1ba 0f00 	cmp.w	sl, #0
 8002a98:	f2c0 808a 	blt.w	8002bb0 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
 8002aa0:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
 8002aa2:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
 8002aaa:	f89d 1019 	ldrb.w	r1, [sp, #25]
 8002aae:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	f000 808e 	beq.w	8002bd4 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	f000 80d3 	beq.w	8002c64 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	f000 8124 	beq.w	8002d0c <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
 8002ac4:	2b03      	cmp	r3, #3
 8002ac6:	f000 813b 	beq.w	8002d40 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
 8002aca:	f89d 8018 	ldrb.w	r8, [sp, #24]
 8002ace:	f018 0b03 	ands.w	fp, r8, #3
 8002ad2:	f040 813b 	bne.w	8002d4c <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
 8002ad6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8002ada:	3b25      	subs	r3, #37	; 0x25
 8002adc:	2b53      	cmp	r3, #83	; 0x53
 8002ade:	f200 81e6 	bhi.w	8002eae <cbvprintf+0x492>
 8002ae2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002ae6:	0140      	.short	0x0140
 8002ae8:	01e401e4 	.word	0x01e401e4
 8002aec:	01e401e4 	.word	0x01e401e4
 8002af0:	01e401e4 	.word	0x01e401e4
 8002af4:	01e401e4 	.word	0x01e401e4
 8002af8:	01e401e4 	.word	0x01e401e4
 8002afc:	01e401e4 	.word	0x01e401e4
 8002b00:	01e401e4 	.word	0x01e401e4
 8002b04:	01e401e4 	.word	0x01e401e4
 8002b08:	01e401e4 	.word	0x01e401e4
 8002b0c:	01e401e4 	.word	0x01e401e4
 8002b10:	01e401e4 	.word	0x01e401e4
 8002b14:	01e401e4 	.word	0x01e401e4
 8002b18:	01e401e4 	.word	0x01e401e4
 8002b1c:	01e401e4 	.word	0x01e401e4
 8002b20:	01e401e4 	.word	0x01e401e4
 8002b24:	01e401e4 	.word	0x01e401e4
 8002b28:	01e401e4 	.word	0x01e401e4
 8002b2c:	01e401e4 	.word	0x01e401e4
 8002b30:	01e401e4 	.word	0x01e401e4
 8002b34:	01e401e4 	.word	0x01e401e4
 8002b38:	01e401e4 	.word	0x01e401e4
 8002b3c:	01e401e4 	.word	0x01e401e4
 8002b40:	01e401e4 	.word	0x01e401e4
 8002b44:	01e401e4 	.word	0x01e401e4
 8002b48:	01e401e4 	.word	0x01e401e4
 8002b4c:	01e40181 	.word	0x01e40181
 8002b50:	01e401e4 	.word	0x01e401e4
 8002b54:	01e401e4 	.word	0x01e401e4
 8002b58:	01e401e4 	.word	0x01e401e4
 8002b5c:	01e401e4 	.word	0x01e401e4
 8002b60:	015e01e4 	.word	0x015e01e4
 8002b64:	01e40167 	.word	0x01e40167
 8002b68:	01e401e4 	.word	0x01e401e4
 8002b6c:	016701e4 	.word	0x016701e4
 8002b70:	01e401e4 	.word	0x01e401e4
 8002b74:	01e401e4 	.word	0x01e401e4
 8002b78:	018101be 	.word	0x018101be
 8002b7c:	01e401a2 	.word	0x01e401a2
 8002b80:	014d01e4 	.word	0x014d01e4
 8002b84:	018101e4 	.word	0x018101e4
 8002b88:	01e401e4 	.word	0x01e401e4
 8002b8c:	0181      	.short	0x0181
				conv->flag_dash = true;
 8002b8e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002b92:	f043 0304 	orr.w	r3, r3, #4
 8002b96:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
 8002b9a:	427f      	negs	r7, r7
 8002b9c:	e76f      	b.n	8002a7e <cbvprintf+0x62>
		} else if (conv->width_present) {
 8002b9e:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	db02      	blt.n	8002bac <cbvprintf+0x190>
		int width = -1;
 8002ba6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002baa:	e768      	b.n	8002a7e <cbvprintf+0x62>
			width = conv->width_value;
 8002bac:	9f07      	ldr	r7, [sp, #28]
 8002bae:	e766      	b.n	8002a7e <cbvprintf+0x62>
				conv->prec_present = false;
 8002bb0:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002bb4:	f36f 0341 	bfc	r3, #1, #1
 8002bb8:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
 8002bbc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8002bc0:	e76c      	b.n	8002a9c <cbvprintf+0x80>
		} else if (conv->prec_present) {
 8002bc2:	f013 0f02 	tst.w	r3, #2
 8002bc6:	d002      	beq.n	8002bce <cbvprintf+0x1b2>
			precision = conv->prec_value;
 8002bc8:	f8dd a020 	ldr.w	sl, [sp, #32]
 8002bcc:	e766      	b.n	8002a9c <cbvprintf+0x80>
		int precision = -1;
 8002bce:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8002bd2:	e763      	b.n	8002a9c <cbvprintf+0x80>
			switch (length_mod) {
 8002bd4:	1ecb      	subs	r3, r1, #3
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d804      	bhi.n	8002be4 <cbvprintf+0x1c8>
 8002bda:	e8df f003 	tbb	[pc, r3]
 8002bde:	1d0b      	.short	0x1d0b
 8002be0:	3529      	.short	0x3529
 8002be2:	35          	.byte	0x35
 8002be3:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
 8002be4:	9b03      	ldr	r3, [sp, #12]
 8002be6:	1d1a      	adds	r2, r3, #4
 8002be8:	9203      	str	r2, [sp, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	17da      	asrs	r2, r3, #31
 8002bee:	9304      	str	r3, [sp, #16]
 8002bf0:	9205      	str	r2, [sp, #20]
				break;
 8002bf2:	e006      	b.n	8002c02 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
 8002bf4:	9b03      	ldr	r3, [sp, #12]
 8002bf6:	1d1a      	adds	r2, r3, #4
 8002bf8:	9203      	str	r2, [sp, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	17da      	asrs	r2, r3, #31
 8002bfe:	9304      	str	r3, [sp, #16]
 8002c00:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
 8002c02:	2901      	cmp	r1, #1
 8002c04:	d028      	beq.n	8002c58 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
 8002c06:	2902      	cmp	r1, #2
 8002c08:	f47f af5f 	bne.w	8002aca <cbvprintf+0xae>
				value->sint = (short)value->sint;
 8002c0c:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8002c10:	17da      	asrs	r2, r3, #31
 8002c12:	9304      	str	r3, [sp, #16]
 8002c14:	9205      	str	r2, [sp, #20]
 8002c16:	e758      	b.n	8002aca <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
 8002c18:	9b03      	ldr	r3, [sp, #12]
 8002c1a:	3307      	adds	r3, #7
 8002c1c:	f023 0307 	bic.w	r3, r3, #7
 8002c20:	f103 0208 	add.w	r2, r3, #8
 8002c24:	9203      	str	r2, [sp, #12]
 8002c26:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8002c2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8002c2e:	e7e8      	b.n	8002c02 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
 8002c30:	9b03      	ldr	r3, [sp, #12]
 8002c32:	3307      	adds	r3, #7
 8002c34:	f023 0307 	bic.w	r3, r3, #7
 8002c38:	f103 0208 	add.w	r2, r3, #8
 8002c3c:	9203      	str	r2, [sp, #12]
 8002c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8002c42:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8002c46:	e7dc      	b.n	8002c02 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8002c48:	9b03      	ldr	r3, [sp, #12]
 8002c4a:	1d1a      	adds	r2, r3, #4
 8002c4c:	9203      	str	r2, [sp, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	17da      	asrs	r2, r3, #31
				value->sint =
 8002c52:	9304      	str	r3, [sp, #16]
 8002c54:	9205      	str	r2, [sp, #20]
				break;
 8002c56:	e7d4      	b.n	8002c02 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
 8002c58:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8002c5c:	9304      	str	r3, [sp, #16]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	9305      	str	r3, [sp, #20]
 8002c62:	e732      	b.n	8002aca <cbvprintf+0xae>
			switch (length_mod) {
 8002c64:	1ecb      	subs	r3, r1, #3
 8002c66:	2b04      	cmp	r3, #4
 8002c68:	d804      	bhi.n	8002c74 <cbvprintf+0x258>
 8002c6a:	e8df f003 	tbb	[pc, r3]
 8002c6e:	1f0b      	.short	0x1f0b
 8002c70:	4135      	.short	0x4135
 8002c72:	41          	.byte	0x41
 8002c73:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
 8002c74:	9b03      	ldr	r3, [sp, #12]
 8002c76:	1d1a      	adds	r2, r3, #4
 8002c78:	9203      	str	r2, [sp, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	9304      	str	r3, [sp, #16]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	9305      	str	r3, [sp, #20]
				break;
 8002c82:	e01e      	b.n	8002cc2 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
 8002c84:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
 8002c88:	2b63      	cmp	r3, #99	; 0x63
 8002c8a:	d007      	beq.n	8002c9c <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
 8002c8c:	9b03      	ldr	r3, [sp, #12]
 8002c8e:	1d1a      	adds	r2, r3, #4
 8002c90:	9203      	str	r2, [sp, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	9304      	str	r3, [sp, #16]
 8002c96:	2300      	movs	r3, #0
 8002c98:	9305      	str	r3, [sp, #20]
 8002c9a:	e012      	b.n	8002cc2 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
 8002c9c:	9b03      	ldr	r3, [sp, #12]
 8002c9e:	1d1a      	adds	r2, r3, #4
 8002ca0:	9203      	str	r2, [sp, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	9304      	str	r3, [sp, #16]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	9305      	str	r3, [sp, #20]
 8002caa:	e00a      	b.n	8002cc2 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
 8002cac:	9b03      	ldr	r3, [sp, #12]
 8002cae:	3307      	adds	r3, #7
 8002cb0:	f023 0307 	bic.w	r3, r3, #7
 8002cb4:	f103 0208 	add.w	r2, r3, #8
 8002cb8:	9203      	str	r2, [sp, #12]
 8002cba:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 8002cbe:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
 8002cc2:	2901      	cmp	r1, #1
 8002cc4:	d01c      	beq.n	8002d00 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
 8002cc6:	2902      	cmp	r1, #2
 8002cc8:	f47f aeff 	bne.w	8002aca <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
 8002ccc:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 8002cd0:	9304      	str	r3, [sp, #16]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	9305      	str	r3, [sp, #20]
 8002cd6:	e6f8      	b.n	8002aca <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
 8002cd8:	9b03      	ldr	r3, [sp, #12]
 8002cda:	3307      	adds	r3, #7
 8002cdc:	f023 0307 	bic.w	r3, r3, #7
 8002ce0:	f103 0208 	add.w	r2, r3, #8
 8002ce4:	9203      	str	r2, [sp, #12]
 8002ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 8002cea:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8002cee:	e7e8      	b.n	8002cc2 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
 8002cf0:	9b03      	ldr	r3, [sp, #12]
 8002cf2:	1d1a      	adds	r2, r3, #4
 8002cf4:	9203      	str	r2, [sp, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
				value->uint =
 8002cf8:	9304      	str	r3, [sp, #16]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	9305      	str	r3, [sp, #20]
				break;
 8002cfe:	e7e0      	b.n	8002cc2 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
 8002d00:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8002d04:	9304      	str	r3, [sp, #16]
 8002d06:	2300      	movs	r3, #0
 8002d08:	9305      	str	r3, [sp, #20]
 8002d0a:	e6de      	b.n	8002aca <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
 8002d0c:	2908      	cmp	r1, #8
 8002d0e:	d00b      	beq.n	8002d28 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
 8002d10:	9b03      	ldr	r3, [sp, #12]
 8002d12:	3307      	adds	r3, #7
 8002d14:	f023 0307 	bic.w	r3, r3, #7
 8002d18:	f103 0208 	add.w	r2, r3, #8
 8002d1c:	9203      	str	r2, [sp, #12]
 8002d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002d26:	e6d0      	b.n	8002aca <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
 8002d28:	9b03      	ldr	r3, [sp, #12]
 8002d2a:	3307      	adds	r3, #7
 8002d2c:	f023 0307 	bic.w	r3, r3, #7
 8002d30:	f103 0208 	add.w	r2, r3, #8
 8002d34:	9203      	str	r2, [sp, #12]
 8002d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002d3e:	e6c4      	b.n	8002aca <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
 8002d40:	9b03      	ldr	r3, [sp, #12]
 8002d42:	1d1a      	adds	r2, r3, #4
 8002d44:	9203      	str	r2, [sp, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	9304      	str	r3, [sp, #16]
 8002d4a:	e6be      	b.n	8002aca <cbvprintf+0xae>
			OUTS(sp, fp);
 8002d4c:	9f02      	ldr	r7, [sp, #8]
 8002d4e:	463b      	mov	r3, r7
 8002d50:	464a      	mov	r2, r9
 8002d52:	4629      	mov	r1, r5
 8002d54:	4630      	mov	r0, r6
 8002d56:	f009 fb04 	bl	800c362 <outs>
 8002d5a:	2800      	cmp	r0, #0
 8002d5c:	f2c0 8141 	blt.w	8002fe2 <cbvprintf+0x5c6>
 8002d60:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
 8002d62:	46b9      	mov	r9, r7
			continue;
 8002d64:	e662      	b.n	8002a2c <cbvprintf+0x10>
		case '%':
			OUTC('%');
 8002d66:	4629      	mov	r1, r5
 8002d68:	2025      	movs	r0, #37	; 0x25
 8002d6a:	47b0      	blx	r6
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	f2c0 8138 	blt.w	8002fe2 <cbvprintf+0x5c6>
 8002d72:	3401      	adds	r4, #1
		char sign = 0;
 8002d74:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 8002d76:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 8002d7a:	f04f 0900 	mov.w	r9, #0
			break;
 8002d7e:	e09b      	b.n	8002eb8 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
 8002d80:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
 8002d84:	f1ba 0f00 	cmp.w	sl, #0
 8002d88:	db07      	blt.n	8002d9a <cbvprintf+0x37e>
				len = strnlen(bps, precision);
 8002d8a:	4651      	mov	r1, sl
 8002d8c:	4648      	mov	r0, r9
 8002d8e:	f00b fbaa 	bl	800e4e6 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
 8002d92:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
 8002d96:	46d8      	mov	r8, fp
			precision = -1;

			break;
 8002d98:	e08e      	b.n	8002eb8 <cbvprintf+0x49c>
				len = strlen(bps);
 8002d9a:	4648      	mov	r0, r9
 8002d9c:	f7fe f85b 	bl	8000e56 <strlen>
 8002da0:	e7f7      	b.n	8002d92 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8002da2:	9b04      	ldr	r3, [sp, #16]
 8002da4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
 8002da8:	46d8      	mov	r8, fp
			bpe = buf + 1;
 8002daa:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
 8002dae:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
 8002db2:	e081      	b.n	8002eb8 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
 8002db4:	f018 0f08 	tst.w	r8, #8
 8002db8:	d105      	bne.n	8002dc6 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
 8002dba:	f018 0810 	ands.w	r8, r8, #16
 8002dbe:	d004      	beq.n	8002dca <cbvprintf+0x3ae>
				sign = ' ';
 8002dc0:	f04f 0820 	mov.w	r8, #32
 8002dc4:	e001      	b.n	8002dca <cbvprintf+0x3ae>
				sign = '+';
 8002dc6:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
 8002dca:	9a04      	ldr	r2, [sp, #16]
 8002dcc:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	db02      	blt.n	8002dd8 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
 8002dd2:	9204      	str	r2, [sp, #16]
 8002dd4:	9305      	str	r3, [sp, #20]
 8002dd6:	e008      	b.n	8002dea <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
 8002dd8:	4252      	negs	r2, r2
 8002dda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002dde:	9204      	str	r2, [sp, #16]
 8002de0:	9305      	str	r3, [sp, #20]
				sign = '-';
 8002de2:	f04f 082d 	mov.w	r8, #45	; 0x2d
 8002de6:	e000      	b.n	8002dea <cbvprintf+0x3ce>
		switch (conv->specifier) {
 8002de8:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
 8002dea:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	ab0a      	add	r3, sp, #40	; 0x28
 8002df2:	aa06      	add	r2, sp, #24
 8002df4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002df8:	f7ff fda0 	bl	800293c <encode_uint>
 8002dfc:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
 8002dfe:	f1ba 0f00 	cmp.w	sl, #0
 8002e02:	f2c0 8088 	blt.w	8002f16 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
 8002e06:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8002e0a:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
 8002e0e:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8002e12:	f36f 1286 	bfc	r2, #6, #1
 8002e16:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
 8002e1a:	459a      	cmp	sl, r3
 8002e1c:	d97e      	bls.n	8002f1c <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
 8002e1e:	ebaa 0303 	sub.w	r3, sl, r3
 8002e22:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
 8002e24:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8002e28:	e046      	b.n	8002eb8 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
 8002e2a:	9804      	ldr	r0, [sp, #16]
 8002e2c:	b928      	cbnz	r0, 8002e3a <cbvprintf+0x41e>
		char sign = 0;
 8002e2e:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
 8002e30:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8002fe8 <cbvprintf+0x5cc>
			bps = "(nil)";
 8002e34:	f1aa 0905 	sub.w	r9, sl, #5
 8002e38:	e03e      	b.n	8002eb8 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8002e3a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	ab0a      	add	r3, sp, #40	; 0x28
 8002e42:	aa06      	add	r2, sp, #24
 8002e44:	2100      	movs	r1, #0
 8002e46:	f7ff fd79 	bl	800293c <encode_uint>
 8002e4a:	4681      	mov	r9, r0
				conv->altform_0c = true;
 8002e4c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002e50:	f043 0310 	orr.w	r3, r3, #16
 8002e54:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
 8002e58:	2378      	movs	r3, #120	; 0x78
 8002e5a:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
 8002e5e:	46d8      	mov	r8, fp
				goto prec_int_pad0;
 8002e60:	e7cd      	b.n	8002dfe <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
 8002e62:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
 8002e64:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002e68:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8002e6c:	2b07      	cmp	r3, #7
 8002e6e:	d806      	bhi.n	8002e7e <cbvprintf+0x462>
 8002e70:	e8df f003 	tbb	[pc, r3]
 8002e74:	0f0d0b04 	.word	0x0f0d0b04
 8002e78:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
 8002e7c:	6014      	str	r4, [r2, #0]
		char sign = 0;
 8002e7e:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 8002e80:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 8002e84:	f04f 0900 	mov.w	r9, #0
}
 8002e88:	e016      	b.n	8002eb8 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
 8002e8a:	7014      	strb	r4, [r2, #0]
		break;
 8002e8c:	e7f7      	b.n	8002e7e <cbvprintf+0x462>
		*(short *)dp = (short)count;
 8002e8e:	8014      	strh	r4, [r2, #0]
		break;
 8002e90:	e7f5      	b.n	8002e7e <cbvprintf+0x462>
		*(long *)dp = (long)count;
 8002e92:	6014      	str	r4, [r2, #0]
		break;
 8002e94:	e7f3      	b.n	8002e7e <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
 8002e96:	17e3      	asrs	r3, r4, #31
 8002e98:	6014      	str	r4, [r2, #0]
 8002e9a:	6053      	str	r3, [r2, #4]
		break;
 8002e9c:	e7ef      	b.n	8002e7e <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
 8002e9e:	17e3      	asrs	r3, r4, #31
 8002ea0:	6014      	str	r4, [r2, #0]
 8002ea2:	6053      	str	r3, [r2, #4]
		break;
 8002ea4:	e7eb      	b.n	8002e7e <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
 8002ea6:	6014      	str	r4, [r2, #0]
		break;
 8002ea8:	e7e9      	b.n	8002e7e <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8002eaa:	6014      	str	r4, [r2, #0]
		break;
 8002eac:	e7e7      	b.n	8002e7e <cbvprintf+0x462>
		switch (conv->specifier) {
 8002eae:	46d8      	mov	r8, fp
 8002eb0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8002eb4:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
 8002eb8:	f1b9 0f00 	cmp.w	r9, #0
 8002ebc:	f000 808d 	beq.w	8002fda <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
 8002ec0:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
 8002ec4:	f1b8 0f00 	cmp.w	r8, #0
 8002ec8:	d000      	beq.n	8002ecc <cbvprintf+0x4b0>
			nj_len += 1U;
 8002eca:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
 8002ecc:	f89d 101a 	ldrb.w	r1, [sp, #26]
 8002ed0:	f011 0f10 	tst.w	r1, #16
 8002ed4:	d025      	beq.n	8002f22 <cbvprintf+0x506>
			nj_len += 2U;
 8002ed6:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
 8002ed8:	9b07      	ldr	r3, [sp, #28]
 8002eda:	4413      	add	r3, r2
		if (conv->pad_fp) {
 8002edc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002ee0:	d001      	beq.n	8002ee6 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
 8002ee2:	9a08      	ldr	r2, [sp, #32]
 8002ee4:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
 8002ee6:	2f00      	cmp	r7, #0
 8002ee8:	dd31      	ble.n	8002f4e <cbvprintf+0x532>
			width -= (int)nj_len;
 8002eea:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
 8002eec:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002ef0:	f013 0f04 	tst.w	r3, #4
 8002ef4:	d12b      	bne.n	8002f4e <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
 8002ef6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002efa:	d017      	beq.n	8002f2c <cbvprintf+0x510>
					if (sign != 0) {
 8002efc:	f1b8 0f00 	cmp.w	r8, #0
 8002f00:	d017      	beq.n	8002f32 <cbvprintf+0x516>
						OUTC(sign);
 8002f02:	4629      	mov	r1, r5
 8002f04:	4640      	mov	r0, r8
 8002f06:	47b0      	blx	r6
 8002f08:	2800      	cmp	r0, #0
 8002f0a:	db6a      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002f0c:	3401      	adds	r4, #1
						sign = 0;
 8002f0e:	46d8      	mov	r8, fp
					}
					pad = '0';
 8002f10:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8002f14:	e00f      	b.n	8002f36 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
 8002f16:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8002f1a:	e7cd      	b.n	8002eb8 <cbvprintf+0x49c>
 8002f1c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8002f20:	e7ca      	b.n	8002eb8 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
 8002f22:	f011 0f08 	tst.w	r1, #8
 8002f26:	d0d7      	beq.n	8002ed8 <cbvprintf+0x4bc>
			nj_len += 1U;
 8002f28:	3201      	adds	r2, #1
 8002f2a:	e7d5      	b.n	8002ed8 <cbvprintf+0x4bc>
				char pad = ' ';
 8002f2c:	f04f 0b20 	mov.w	fp, #32
 8002f30:	e001      	b.n	8002f36 <cbvprintf+0x51a>
					pad = '0';
 8002f32:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8002f36:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
 8002f38:	1e5f      	subs	r7, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	dd07      	ble.n	8002f4e <cbvprintf+0x532>
					OUTC(pad);
 8002f3e:	4629      	mov	r1, r5
 8002f40:	4658      	mov	r0, fp
 8002f42:	47b0      	blx	r6
 8002f44:	2800      	cmp	r0, #0
 8002f46:	db4c      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002f48:	3401      	adds	r4, #1
				while (width-- > 0) {
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	e7f4      	b.n	8002f38 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
 8002f4e:	f1b8 0f00 	cmp.w	r8, #0
 8002f52:	d005      	beq.n	8002f60 <cbvprintf+0x544>
			OUTC(sign);
 8002f54:	4629      	mov	r1, r5
 8002f56:	4640      	mov	r0, r8
 8002f58:	47b0      	blx	r6
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	db41      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002f5e:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
 8002f60:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002f64:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8002f68:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	d005      	beq.n	8002f7c <cbvprintf+0x560>
				OUTC('0');
 8002f70:	4629      	mov	r1, r5
 8002f72:	2030      	movs	r0, #48	; 0x30
 8002f74:	47b0      	blx	r6
 8002f76:	2800      	cmp	r0, #0
 8002f78:	db33      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002f7a:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
 8002f7c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002f80:	f013 0f10 	tst.w	r3, #16
 8002f84:	d006      	beq.n	8002f94 <cbvprintf+0x578>
				OUTC(conv->specifier);
 8002f86:	4629      	mov	r1, r5
 8002f88:	f89d 001b 	ldrb.w	r0, [sp, #27]
 8002f8c:	47b0      	blx	r6
 8002f8e:	2800      	cmp	r0, #0
 8002f90:	db27      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002f92:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
 8002f94:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
 8002f96:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	dd07      	ble.n	8002fae <cbvprintf+0x592>
				OUTC('0');
 8002f9e:	4629      	mov	r1, r5
 8002fa0:	2030      	movs	r0, #48	; 0x30
 8002fa2:	47b0      	blx	r6
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	db1c      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002fa8:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
 8002faa:	4643      	mov	r3, r8
 8002fac:	e7f3      	b.n	8002f96 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
 8002fae:	4653      	mov	r3, sl
 8002fb0:	464a      	mov	r2, r9
 8002fb2:	4629      	mov	r1, r5
 8002fb4:	4630      	mov	r0, r6
 8002fb6:	f009 f9d4 	bl	800c362 <outs>
 8002fba:	2800      	cmp	r0, #0
 8002fbc:	db11      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002fbe:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
 8002fc0:	2f00      	cmp	r7, #0
 8002fc2:	dd07      	ble.n	8002fd4 <cbvprintf+0x5b8>
			OUTC(' ');
 8002fc4:	4629      	mov	r1, r5
 8002fc6:	2020      	movs	r0, #32
 8002fc8:	47b0      	blx	r6
 8002fca:	2800      	cmp	r0, #0
 8002fcc:	db09      	blt.n	8002fe2 <cbvprintf+0x5c6>
 8002fce:	3401      	adds	r4, #1
			--width;
 8002fd0:	3f01      	subs	r7, #1
 8002fd2:	e7f5      	b.n	8002fc0 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
 8002fd4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8002fd8:	e528      	b.n	8002a2c <cbvprintf+0x10>
 8002fda:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8002fde:	e525      	b.n	8002a2c <cbvprintf+0x10>
		}
	}

	return count;
 8002fe0:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
 8002fe2:	b011      	add	sp, #68	; 0x44
 8002fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fe8:	0800f231 	.word	0x0800f231

08002fec <stm32l4_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8002fec:	f04f 0210 	mov.w	r2, #16
 8002ff0:	f3ef 8311 	mrs	r3, BASEPRI
 8002ff4:	f382 8812 	msr	BASEPRI_MAX, r2
 8002ff8:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8002ffc:	f383 8811 	msr	BASEPRI, r3
 8003000:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 4 MHz from MSI */
	SystemCoreClock = 4000000;
 8003004:	4b02      	ldr	r3, [pc, #8]	; (8003010 <stm32l4_init+0x24>)
 8003006:	4a03      	ldr	r2, [pc, #12]	; (8003014 <stm32l4_init+0x28>)
 8003008:	601a      	str	r2, [r3, #0]

	return 0;
}
 800300a:	2000      	movs	r0, #0
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	200000c0 	.word	0x200000c0
 8003014:	003d0900 	.word	0x003d0900

08003018 <is_rodata>:
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
 8003018:	4b05      	ldr	r3, [pc, #20]	; (8003030 <is_rodata+0x18>)
 800301a:	4298      	cmp	r0, r3
 800301c:	d304      	bcc.n	8003028 <is_rodata+0x10>
 800301e:	4b05      	ldr	r3, [pc, #20]	; (8003034 <is_rodata+0x1c>)
 8003020:	4298      	cmp	r0, r3
 8003022:	d303      	bcc.n	800302c <is_rodata+0x14>
 8003024:	2000      	movs	r0, #0
 8003026:	4770      	bx	lr
 8003028:	2000      	movs	r0, #0
 800302a:	4770      	bx	lr
 800302c:	2001      	movs	r0, #1
		((const char *)addr < (const char *)RO_END));
}
 800302e:	4770      	bx	lr
 8003030:	0800e928 	.word	0x0800e928
 8003034:	080105bc 	.word	0x080105bc

08003038 <thread_set>:
		}
	}
}

static void thread_set(k_tid_t process_tid)
{
 8003038:	b508      	push	{r3, lr}
	proc_tid = process_tid;
 800303a:	4b06      	ldr	r3, [pc, #24]	; (8003054 <thread_set+0x1c>)
 800303c:	6018      	str	r0, [r3, #0]

	if (IS_ENABLED(CONFIG_LOG_IMMEDIATE)) {
		return;
	}

	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
 800303e:	b118      	cbz	r0, 8003048 <thread_set+0x10>
	    process_tid &&
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <thread_set+0x20>)
 8003042:	681b      	ldr	r3, [r3, #0]
	    process_tid &&
 8003044:	2b09      	cmp	r3, #9
 8003046:	dc00      	bgt.n	800304a <thread_set+0x12>
		k_sem_give(&log_process_thread_sem);
	}
}
 8003048:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 800304a:	4804      	ldr	r0, [pc, #16]	; (800305c <thread_set+0x24>)
 800304c:	f006 f94e 	bl	80092ec <z_impl_k_sem_give>
}
 8003050:	e7fa      	b.n	8003048 <thread_set+0x10>
 8003052:	bf00      	nop
 8003054:	200008f4 	.word	0x200008f4
 8003058:	200008c0 	.word	0x200008c0
 800305c:	20000484 	.word	0x20000484

08003060 <log_process_thread_timer_expiry_fn>:
{
	return mpsc_pbuf_is_pending(&log_buffer);
}

static void log_process_thread_timer_expiry_fn(struct k_timer *timer)
{
 8003060:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
 8003062:	4802      	ldr	r0, [pc, #8]	; (800306c <log_process_thread_timer_expiry_fn+0xc>)
 8003064:	f006 f942 	bl	80092ec <z_impl_k_sem_give>
	k_sem_give(&log_process_thread_sem);
}
 8003068:	bd08      	pop	{r3, pc}
 800306a:	bf00      	nop
 800306c:	20000484 	.word	0x20000484

08003070 <next_pending>:
{
 8003070:	b508      	push	{r3, lr}
	return (log_list_head_peek(&list) != NULL);
 8003072:	4803      	ldr	r0, [pc, #12]	; (8003080 <next_pending+0x10>)
 8003074:	f009 f9a0 	bl	800c3b8 <log_list_head_peek>
}
 8003078:	3800      	subs	r0, #0
 800307a:	bf18      	it	ne
 800307c:	2001      	movne	r0, #1
 800307e:	bd08      	pop	{r3, pc}
 8003080:	200008cc 	.word	0x200008cc

08003084 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
 8003084:	b530      	push	{r4, r5, lr}
 8003086:	b089      	sub	sp, #36	; 0x24
	ARG_UNUSED(arg);

	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
 8003088:	2200      	movs	r2, #0
 800308a:	490f      	ldr	r1, [pc, #60]	; (80030c8 <enable_logger+0x44>)
 800308c:	480f      	ldr	r0, [pc, #60]	; (80030cc <enable_logger+0x48>)
 800308e:	f00b f847 	bl	800e120 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 8003092:	4d0f      	ldr	r5, [pc, #60]	; (80030d0 <enable_logger+0x4c>)
 8003094:	2200      	movs	r2, #0
 8003096:	2300      	movs	r3, #0
 8003098:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800309c:	2400      	movs	r4, #0
 800309e:	9404      	str	r4, [sp, #16]
 80030a0:	230e      	movs	r3, #14
 80030a2:	9303      	str	r3, [sp, #12]
 80030a4:	9402      	str	r4, [sp, #8]
 80030a6:	9401      	str	r4, [sp, #4]
 80030a8:	9400      	str	r4, [sp, #0]
 80030aa:	4b0a      	ldr	r3, [pc, #40]	; (80030d4 <enable_logger+0x50>)
 80030ac:	f44f 7240 	mov.w	r2, #768	; 0x300
 80030b0:	4909      	ldr	r1, [pc, #36]	; (80030d8 <enable_logger+0x54>)
 80030b2:	4628      	mov	r0, r5
 80030b4:	f00a fd4b 	bl	800db4e <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
 80030b8:	4908      	ldr	r1, [pc, #32]	; (80030dc <enable_logger+0x58>)
 80030ba:	4628      	mov	r0, r5
 80030bc:	f00a fd33 	bl	800db26 <z_impl_k_thread_name_set>
	} else {
		log_init();
	}

	return 0;
}
 80030c0:	4620      	mov	r0, r4
 80030c2:	b009      	add	sp, #36	; 0x24
 80030c4:	bd30      	pop	{r4, r5, pc}
 80030c6:	bf00      	nop
 80030c8:	08003061 	.word	0x08003061
 80030cc:	200005d8 	.word	0x200005d8
 80030d0:	20000610 	.word	0x20000610
 80030d4:	08003735 	.word	0x08003735
 80030d8:	200016a0 	.word	0x200016a0
 80030dc:	0800f238 	.word	0x0800f238

080030e0 <z_log_get_s_mask>:
{
 80030e0:	b530      	push	{r4, r5, lr}
 80030e2:	4603      	mov	r3, r0
	uint32_t mask = 0U;
 80030e4:	2000      	movs	r0, #0
	uint32_t arg = 0U;
 80030e6:	4684      	mov	ip, r0
	bool arm = false;
 80030e8:	4604      	mov	r4, r0
	while ((curr = *str++) && arg < nargs) {
 80030ea:	e001      	b.n	80030f0 <z_log_get_s_mask+0x10>
			arm = !arm;
 80030ec:	f084 0401 	eor.w	r4, r4, #1
	while ((curr = *str++) && arg < nargs) {
 80030f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030f4:	b1b2      	cbz	r2, 8003124 <z_log_get_s_mask+0x44>
 80030f6:	458c      	cmp	ip, r1
 80030f8:	d214      	bcs.n	8003124 <z_log_get_s_mask+0x44>
		if (curr == '%') {
 80030fa:	2a25      	cmp	r2, #37	; 0x25
 80030fc:	d0f6      	beq.n	80030ec <z_log_get_s_mask+0xc>
		} else if (arm && isalpha((int)curr)) {
 80030fe:	2c00      	cmp	r4, #0
 8003100:	d0f6      	beq.n	80030f0 <z_log_get_s_mask+0x10>
 8003102:	4d09      	ldr	r5, [pc, #36]	; (8003128 <z_log_get_s_mask+0x48>)
 8003104:	f812 e005 	ldrb.w	lr, [r2, r5]
 8003108:	f01e 0f03 	tst.w	lr, #3
 800310c:	d0f0      	beq.n	80030f0 <z_log_get_s_mask+0x10>
			if (curr == 's') {
 800310e:	2a73      	cmp	r2, #115	; 0x73
 8003110:	d003      	beq.n	800311a <z_log_get_s_mask+0x3a>
			arg++;
 8003112:	f10c 0c01 	add.w	ip, ip, #1
			arm = false;
 8003116:	2400      	movs	r4, #0
 8003118:	e7ea      	b.n	80030f0 <z_log_get_s_mask+0x10>
				mask |= BIT(arg);
 800311a:	2201      	movs	r2, #1
 800311c:	fa02 f20c 	lsl.w	r2, r2, ip
 8003120:	4310      	orrs	r0, r2
 8003122:	e7f6      	b.n	8003112 <z_log_get_s_mask+0x32>
}
 8003124:	bd30      	pop	{r4, r5, pc}
 8003126:	bf00      	nop
 8003128:	08010345 	.word	0x08010345

0800312c <log_core_init>:
{
 800312c:	b508      	push	{r3, lr}
	panic_mode = false;
 800312e:	2300      	movs	r3, #0
 8003130:	4a0b      	ldr	r2, [pc, #44]	; (8003160 <log_core_init+0x34>)
 8003132:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
 8003134:	4a0b      	ldr	r2, [pc, #44]	; (8003164 <log_core_init+0x38>)
 8003136:	6013      	str	r3, [r2, #0]
		timestamp_func = default_lf_get_timestamp;
 8003138:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <log_core_init+0x3c>)
 800313a:	4a0c      	ldr	r2, [pc, #48]	; (800316c <log_core_init+0x40>)
 800313c:	601a      	str	r2, [r3, #0]
	log_output_timestamp_freq_set(freq);
 800313e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003142:	f000 fd7d 	bl	8003c40 <log_output_timestamp_freq_set>
		log_msg_pool_init();
 8003146:	f000 fb5b 	bl	8003800 <log_msg_pool_init>
		log_list_init(&list);
 800314a:	4809      	ldr	r0, [pc, #36]	; (8003170 <log_core_init+0x44>)
 800314c:	f009 f926 	bl	800c39c <log_list_init>
		k_mem_slab_init(&log_strdup_pool, log_strdup_pool_buf,
 8003150:	2304      	movs	r3, #4
 8003152:	2228      	movs	r2, #40	; 0x28
 8003154:	4907      	ldr	r1, [pc, #28]	; (8003174 <log_core_init+0x48>)
 8003156:	4808      	ldr	r0, [pc, #32]	; (8003178 <log_core_init+0x4c>)
 8003158:	f00a fc96 	bl	800da88 <k_mem_slab_init>
}
 800315c:	bd08      	pop	{r3, pc}
 800315e:	bf00      	nop
 8003160:	20000e5a 	.word	0x20000e5a
 8003164:	200008c4 	.word	0x200008c4
 8003168:	20000014 	.word	0x20000014
 800316c:	0800c3d1 	.word	0x0800c3d1
 8003170:	200008cc 	.word	0x200008cc
 8003174:	20003780 	.word	0x20003780
 8003178:	200008d4 	.word	0x200008d4

0800317c <log_init>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800317c:	4b18      	ldr	r3, [pc, #96]	; (80031e0 <log_init+0x64>)
 800317e:	f3bf 8f5b 	dmb	ish
 8003182:	e853 2f00 	ldrex	r2, [r3]
 8003186:	1c51      	adds	r1, r2, #1
 8003188:	e843 1000 	strex	r0, r1, [r3]
 800318c:	2800      	cmp	r0, #0
 800318e:	d1f8      	bne.n	8003182 <log_init+0x6>
 8003190:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
 8003194:	bb1a      	cbnz	r2, 80031de <log_init+0x62>
{
 8003196:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < log_backend_count_get(); i++) {
 8003198:	2400      	movs	r4, #0
 800319a:	e009      	b.n	80031b0 <log_init+0x34>
					   backend->cb->ctx,
 800319c:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <log_init+0x68>)
 800319e:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 80031a2:	685b      	ldr	r3, [r3, #4]
			log_backend_enable(backend,
 80031a4:	2204      	movs	r2, #4
 80031a6:	6819      	ldr	r1, [r3, #0]
 80031a8:	4628      	mov	r0, r5
 80031aa:	f000 fb05 	bl	80037b8 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
 80031ae:	3401      	adds	r4, #1
 80031b0:	4b0d      	ldr	r3, [pc, #52]	; (80031e8 <log_init+0x6c>)
 80031b2:	4a0c      	ldr	r2, [pc, #48]	; (80031e4 <log_init+0x68>)
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 80031ba:	da0f      	bge.n	80031dc <log_init+0x60>
		const struct log_backend *backend = log_backend_get(i);
 80031bc:	4626      	mov	r6, r4
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(uint32_t idx)
{
	return &__log_backends_start[idx];
 80031be:	4d09      	ldr	r5, [pc, #36]	; (80031e4 <log_init+0x68>)
 80031c0:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
 80031c4:	7b2b      	ldrb	r3, [r5, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f1      	beq.n	80031ae <log_init+0x32>
			if (backend->api->init != NULL) {
 80031ca:	0123      	lsls	r3, r4, #4
 80031cc:	4a05      	ldr	r2, [pc, #20]	; (80031e4 <log_init+0x68>)
 80031ce:	58d3      	ldr	r3, [r2, r3]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0e2      	beq.n	800319c <log_init+0x20>
				backend->api->init(backend);
 80031d6:	4628      	mov	r0, r5
 80031d8:	4798      	blx	r3
 80031da:	e7df      	b.n	800319c <log_init+0x20>
}
 80031dc:	bd70      	pop	{r4, r5, r6, pc}
 80031de:	4770      	bx	lr
 80031e0:	200008c8 	.word	0x200008c8
 80031e4:	0800ee40 	.word	0x0800ee40
 80031e8:	0800ee50 	.word	0x0800ee50

080031ec <get_msg>:
{
 80031ec:	b510      	push	{r4, lr}
	__asm__ volatile(
 80031ee:	f04f 0310 	mov.w	r3, #16
 80031f2:	f3ef 8411 	mrs	r4, BASEPRI
 80031f6:	f383 8812 	msr	BASEPRI_MAX, r3
 80031fa:	f3bf 8f6f 	isb	sy
	msg.msg = log_list_head_get(&list);
 80031fe:	4804      	ldr	r0, [pc, #16]	; (8003210 <get_msg+0x24>)
 8003200:	f009 f8dc 	bl	800c3bc <log_list_head_get>
	__asm__ volatile(
 8003204:	f384 8811 	msr	BASEPRI, r4
 8003208:	f3bf 8f6f 	isb	sy
}
 800320c:	bd10      	pop	{r4, pc}
 800320e:	bf00      	nop
 8003210:	200008cc 	.word	0x200008cc

08003214 <z_log_notify_backend_enabled>:
{
 8003214:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
 8003216:	4b05      	ldr	r3, [pc, #20]	; (800322c <z_log_notify_backend_enabled+0x18>)
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	b11b      	cbz	r3, 8003224 <z_log_notify_backend_enabled+0x10>
	backend_attached = true;
 800321c:	4b03      	ldr	r3, [pc, #12]	; (800322c <z_log_notify_backend_enabled+0x18>)
 800321e:	2201      	movs	r2, #1
 8003220:	701a      	strb	r2, [r3, #0]
}
 8003222:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 8003224:	4802      	ldr	r0, [pc, #8]	; (8003230 <z_log_notify_backend_enabled+0x1c>)
 8003226:	f006 f861 	bl	80092ec <z_impl_k_sem_give>
}
 800322a:	e7f7      	b.n	800321c <z_log_notify_backend_enabled+0x8>
 800322c:	20000e59 	.word	0x20000e59
 8003230:	20000484 	.word	0x20000484

08003234 <z_log_dropped>:
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <z_log_dropped+0x1c>)
 8003236:	f3bf 8f5b 	dmb	ish
 800323a:	e853 2f00 	ldrex	r2, [r3]
 800323e:	3201      	adds	r2, #1
 8003240:	e843 2100 	strex	r1, r2, [r3]
 8003244:	2900      	cmp	r1, #0
 8003246:	d1f8      	bne.n	800323a <z_log_dropped+0x6>
 8003248:	f3bf 8f5b 	dmb	ish
}
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	200008c4 	.word	0x200008c4

08003254 <z_log_dropped_read_and_clear>:
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <z_log_dropped_read_and_clear+0x1c>)
}
 8003256:	2000      	movs	r0, #0
 8003258:	4602      	mov	r2, r0
 800325a:	f3bf 8f5b 	dmb	ish
 800325e:	e853 0f00 	ldrex	r0, [r3]
 8003262:	e843 2100 	strex	r1, r2, [r3]
 8003266:	2900      	cmp	r1, #0
 8003268:	d1f9      	bne.n	800325e <z_log_dropped_read_and_clear+0xa>
 800326a:	f3bf 8f5b 	dmb	ish
 800326e:	4770      	bx	lr
 8003270:	200008c4 	.word	0x200008c4

08003274 <dropped_notify>:
{
 8003274:	b538      	push	{r3, r4, r5, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
 8003276:	f7ff ffed 	bl	8003254 <z_log_dropped_read_and_clear>
 800327a:	4605      	mov	r5, r0
	for (int i = 0; i < log_backend_count_get(); i++) {
 800327c:	2400      	movs	r4, #0
 800327e:	e000      	b.n	8003282 <dropped_notify+0xe>
 8003280:	3401      	adds	r4, #1
 8003282:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <dropped_notify+0x3c>)
 8003284:	4a0b      	ldr	r2, [pc, #44]	; (80032b4 <dropped_notify+0x40>)
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 800328c:	da0f      	bge.n	80032ae <dropped_notify+0x3a>
 800328e:	4809      	ldr	r0, [pc, #36]	; (80032b4 <dropped_notify+0x40>)
 8003290:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
 8003294:	6843      	ldr	r3, [r0, #4]
 8003296:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0f1      	beq.n	8003280 <dropped_notify+0xc>
	if (backend->api->dropped != NULL) {
 800329c:	0123      	lsls	r3, r4, #4
 800329e:	4a05      	ldr	r2, [pc, #20]	; (80032b4 <dropped_notify+0x40>)
 80032a0:	58d3      	ldr	r3, [r2, r3]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0eb      	beq.n	8003280 <dropped_notify+0xc>
		backend->api->dropped(backend, cnt);
 80032a8:	4629      	mov	r1, r5
 80032aa:	4798      	blx	r3
 80032ac:	e7e8      	b.n	8003280 <dropped_notify+0xc>
}
 80032ae:	bd38      	pop	{r3, r4, r5, pc}
 80032b0:	0800ee50 	.word	0x0800ee50
 80032b4:	0800ee40 	.word	0x0800ee40

080032b8 <z_log_dropped_pending>:
	return dropped_cnt > 0;
 80032b8:	4b03      	ldr	r3, [pc, #12]	; (80032c8 <z_log_dropped_pending+0x10>)
 80032ba:	6818      	ldr	r0, [r3, #0]
}
 80032bc:	2800      	cmp	r0, #0
 80032be:	bfd4      	ite	le
 80032c0:	2000      	movle	r0, #0
 80032c2:	2001      	movgt	r0, #1
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	200008c4 	.word	0x200008c4

080032cc <z_log_strdup>:
{
 80032cc:	b570      	push	{r4, r5, r6, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	4604      	mov	r4, r0
	    is_rodata(str) || k_is_user_context()) {
 80032d2:	f7ff fea1 	bl	8003018 <is_rodata>
	if (IS_ENABLED(CONFIG_LOG_IMMEDIATE) ||
 80032d6:	bb10      	cbnz	r0, 800331e <z_log_strdup+0x52>
	err = k_mem_slab_alloc(&log_strdup_pool, (void **)&dup, K_NO_WAIT);
 80032d8:	2200      	movs	r2, #0
 80032da:	2300      	movs	r3, #0
 80032dc:	a901      	add	r1, sp, #4
 80032de:	4811      	ldr	r0, [pc, #68]	; (8003324 <z_log_strdup+0x58>)
 80032e0:	f005 fdc8 	bl	8008e74 <k_mem_slab_alloc>
	if (err != 0) {
 80032e4:	b108      	cbz	r0, 80032ea <z_log_strdup+0x1e>
		return (char *)log_strdup_fail_msg;
 80032e6:	4c10      	ldr	r4, [pc, #64]	; (8003328 <z_log_strdup+0x5c>)
 80032e8:	e019      	b.n	800331e <z_log_strdup+0x52>
	(void)atomic_set(&dup->refcount, 1);
 80032ea:	9b01      	ldr	r3, [sp, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f3bf 8f5b 	dmb	ish
 80032f2:	e853 1f00 	ldrex	r1, [r3]
 80032f6:	e843 2000 	strex	r0, r2, [r3]
 80032fa:	2800      	cmp	r0, #0
 80032fc:	d1f9      	bne.n	80032f2 <z_log_strdup+0x26>
 80032fe:	f3bf 8f5b 	dmb	ish
	strncpy(dup->buf, str, sizeof(dup->buf) - 2);
 8003302:	9d01      	ldr	r5, [sp, #4]
 8003304:	1d2e      	adds	r6, r5, #4
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
 8003306:	221f      	movs	r2, #31
 8003308:	4621      	mov	r1, r4
 800330a:	4630      	mov	r0, r6
 800330c:	f00b f8d8 	bl	800e4c0 <strncpy>
	dup->buf[sizeof(dup->buf) - 2] = '~';
 8003310:	237e      	movs	r3, #126	; 0x7e
 8003312:	f885 3023 	strb.w	r3, [r5, #35]	; 0x23
	dup->buf[sizeof(dup->buf) - 1] = '\0';
 8003316:	2300      	movs	r3, #0
 8003318:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
	return dup->buf;
 800331c:	4634      	mov	r4, r6
}
 800331e:	4620      	mov	r0, r4
 8003320:	b002      	add	sp, #8
 8003322:	bd70      	pop	{r4, r5, r6, pc}
 8003324:	200008d4 	.word	0x200008d4
 8003328:	0800f240 	.word	0x0800f240

0800332c <log_is_strdup>:
	return PART_OF_ARRAY(log_strdup_pool_buf, (uint8_t *)buf);
 800332c:	b138      	cbz	r0, 800333e <log_is_strdup+0x12>
 800332e:	4a07      	ldr	r2, [pc, #28]	; (800334c <log_is_strdup+0x20>)
 8003330:	4290      	cmp	r0, r2
 8003332:	d306      	bcc.n	8003342 <log_is_strdup+0x16>
 8003334:	32a0      	adds	r2, #160	; 0xa0
 8003336:	4290      	cmp	r0, r2
 8003338:	d305      	bcc.n	8003346 <log_is_strdup+0x1a>
 800333a:	2000      	movs	r0, #0
 800333c:	4770      	bx	lr
 800333e:	2000      	movs	r0, #0
 8003340:	4770      	bx	lr
 8003342:	2000      	movs	r0, #0
 8003344:	4770      	bx	lr
 8003346:	2001      	movs	r0, #1
}
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	20003780 	.word	0x20003780

08003350 <detect_missed_strdup>:
 * @retval true  Standard message.
 * @retval false Hexdump message.
 */
static inline bool log_msg_is_std(struct log_msg *msg)
{
	return  (msg->hdr.params.generic.type == LOG_MSG_TYPE_STD);
 8003350:	7a03      	ldrb	r3, [r0, #8]
	if (!log_msg_is_std(msg)) {
 8003352:	f013 0f01 	tst.w	r3, #1
 8003356:	d000      	beq.n	800335a <detect_missed_strdup+0xa>
 8003358:	4770      	bx	lr
{
 800335a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800335e:	b083      	sub	sp, #12
 8003360:	4606      	mov	r6, r0
	msg_str = log_msg_str_get(msg);
 8003362:	f009 f8d2 	bl	800c50a <log_msg_str_get>
 8003366:	4607      	mov	r7, r0
	mask = z_log_get_s_mask(msg_str, log_msg_nargs_get(msg));
 8003368:	4630      	mov	r0, r6
 800336a:	f009 f8b9 	bl	800c4e0 <log_msg_nargs_get>
 800336e:	4601      	mov	r1, r0
 8003370:	4638      	mov	r0, r7
 8003372:	f7ff feb5 	bl	80030e0 <z_log_get_s_mask>
 8003376:	4605      	mov	r5, r0
	while (mask) {
 8003378:	e004      	b.n	8003384 <detect_missed_strdup+0x34>
		mask &= ~BIT(idx);
 800337a:	2201      	movs	r2, #1
 800337c:	fa02 f404 	lsl.w	r4, r2, r4
 8003380:	ea25 0504 	bic.w	r5, r5, r4
	while (mask) {
 8003384:	b36d      	cbz	r5, 80033e2 <detect_missed_strdup+0x92>
		idx = 31 - __builtin_clz(mask);
 8003386:	fab5 f485 	clz	r4, r5
 800338a:	f1c4 041f 	rsb	r4, r4, #31
		str = (const char *)log_msg_arg_get(msg, idx);
 800338e:	4621      	mov	r1, r4
 8003390:	4630      	mov	r0, r6
 8003392:	f009 f8a8 	bl	800c4e6 <log_msg_arg_get>
 8003396:	4681      	mov	r9, r0
		if (!is_rodata(str) && !log_is_strdup(str) &&
 8003398:	f7ff fe3e 	bl	8003018 <is_rodata>
 800339c:	2800      	cmp	r0, #0
 800339e:	d1ec      	bne.n	800337a <detect_missed_strdup+0x2a>
 80033a0:	4648      	mov	r0, r9
 80033a2:	f7ff ffc3 	bl	800332c <log_is_strdup>
 80033a6:	2800      	cmp	r0, #0
 80033a8:	d1e7      	bne.n	800337a <detect_missed_strdup+0x2a>
 80033aa:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <detect_missed_strdup+0x98>)
 80033ac:	4599      	cmp	r9, r3
 80033ae:	d0e4      	beq.n	800337a <detect_missed_strdup+0x2a>
	return msg->hdr.ids.source_id;
 80033b0:	8971      	ldrh	r1, [r6, #10]
				log_source_name_get(CONFIG_LOG_DOMAIN_ID,
 80033b2:	f3c1 1189 	ubfx	r1, r1, #6, #10
 80033b6:	f000 f9ef 	bl	8003798 <log_source_name_get>
 80033ba:	4602      	mov	r2, r0
 80033bc:	4b0b      	ldr	r3, [pc, #44]	; (80033ec <detect_missed_strdup+0x9c>)
 80033be:	490c      	ldr	r1, [pc, #48]	; (80033f0 <detect_missed_strdup+0xa0>)
 80033c0:	1a5b      	subs	r3, r3, r1
 80033c2:	08db      	lsrs	r3, r3, #3
				LOG_ERR(ERR_MSG, idx, src_name, msg_str);
 80033c4:	2101      	movs	r1, #1
 80033c6:	f361 0802 	bfi	r8, r1, #0, #3
 80033ca:	f36f 08c5 	bfc	r8, #3, #3
 80033ce:	f363 188f 	bfi	r8, r3, #6, #10
 80033d2:	f8ad 8000 	strh.w	r8, [sp]
 80033d6:	463b      	mov	r3, r7
 80033d8:	4621      	mov	r1, r4
 80033da:	4806      	ldr	r0, [pc, #24]	; (80033f4 <detect_missed_strdup+0xa4>)
 80033dc:	f000 f8b2 	bl	8003544 <log_3>
 80033e0:	e7cb      	b.n	800337a <detect_missed_strdup+0x2a>
}
 80033e2:	b003      	add	sp, #12
 80033e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033e8:	0800f240 	.word	0x0800f240
 80033ec:	0800ede8 	.word	0x0800ede8
 80033f0:	0800edd8 	.word	0x0800edd8
 80033f4:	0800f25c 	.word	0x0800f25c

080033f8 <msg_process>:
{
 80033f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033fa:	4606      	mov	r6, r0
	if (!bypass) {
 80033fc:	bb19      	cbnz	r1, 8003446 <msg_process+0x4e>
		    !panic_mode) {
 80033fe:	4b14      	ldr	r3, [pc, #80]	; (8003450 <msg_process+0x58>)
 8003400:	781b      	ldrb	r3, [r3, #0]
		if (!IS_ENABLED(CONFIG_LOG2) &&
 8003402:	b10b      	cbz	r3, 8003408 <msg_process+0x10>
{
 8003404:	2400      	movs	r4, #0
 8003406:	e003      	b.n	8003410 <msg_process+0x18>
			detect_missed_strdup(msg.msg);
 8003408:	f7ff ffa2 	bl	8003350 <detect_missed_strdup>
 800340c:	e7fa      	b.n	8003404 <msg_process+0xc>
		for (int i = 0; i < log_backend_count_get(); i++) {
 800340e:	3401      	adds	r4, #1
 8003410:	4b10      	ldr	r3, [pc, #64]	; (8003454 <msg_process+0x5c>)
 8003412:	4a11      	ldr	r2, [pc, #68]	; (8003458 <msg_process+0x60>)
 8003414:	1a9b      	subs	r3, r3, r2
 8003416:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 800341a:	da14      	bge.n	8003446 <msg_process+0x4e>
	return &__log_backends_start[idx];
 800341c:	4d0e      	ldr	r5, [pc, #56]	; (8003458 <msg_process+0x60>)
 800341e:	eb05 1504 	add.w	r5, r5, r4, lsl #4
	return backend->cb->active;
 8003422:	686b      	ldr	r3, [r5, #4]
 8003424:	795b      	ldrb	r3, [r3, #5]
			if (log_backend_is_active(backend) &&
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0f1      	beq.n	800340e <msg_process+0x16>
			    msg_filter_check(backend, msg)) {
 800342a:	4631      	mov	r1, r6
 800342c:	4628      	mov	r0, r5
 800342e:	f008 ffcd 	bl	800c3cc <msg_filter_check>
			if (log_backend_is_active(backend) &&
 8003432:	2800      	cmp	r0, #0
 8003434:	d0eb      	beq.n	800340e <msg_process+0x16>
	backend->api->put(backend, msg);
 8003436:	0127      	lsls	r7, r4, #4
 8003438:	4b07      	ldr	r3, [pc, #28]	; (8003458 <msg_process+0x60>)
 800343a:	59db      	ldr	r3, [r3, r7]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	4631      	mov	r1, r6
 8003440:	4628      	mov	r0, r5
 8003442:	4798      	blx	r3
}
 8003444:	e7e3      	b.n	800340e <msg_process+0x16>
			log_msg_put(msg.msg);
 8003446:	4630      	mov	r0, r6
 8003448:	f009 f861 	bl	800c50e <log_msg_put>
}
 800344c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800344e:	bf00      	nop
 8003450:	20000e5a 	.word	0x20000e5a
 8003454:	0800ee50 	.word	0x0800ee50
 8003458:	0800ee40 	.word	0x0800ee40

0800345c <z_impl_log_process>:
{
 800345c:	b510      	push	{r4, lr}
 800345e:	4604      	mov	r4, r0
	if (!backend_attached && !bypass) {
 8003460:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <z_impl_log_process+0x48>)
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	b903      	cbnz	r3, 8003468 <z_impl_log_process+0xc>
 8003466:	b1c8      	cbz	r0, 800349c <z_impl_log_process+0x40>
	msg = get_msg();
 8003468:	f7ff fec0 	bl	80031ec <get_msg>
	if (msg.msg) {
 800346c:	4602      	mov	r2, r0
 800346e:	b178      	cbz	r0, 8003490 <z_impl_log_process+0x34>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 8003470:	4b0d      	ldr	r3, [pc, #52]	; (80034a8 <z_impl_log_process+0x4c>)
 8003472:	f3bf 8f5b 	dmb	ish
 8003476:	e853 1f00 	ldrex	r1, [r3]
 800347a:	3901      	subs	r1, #1
 800347c:	e843 1000 	strex	r0, r1, [r3]
 8003480:	2800      	cmp	r0, #0
 8003482:	d1f8      	bne.n	8003476 <z_impl_log_process+0x1a>
 8003484:	f3bf 8f5b 	dmb	ish
		msg_process(msg, bypass);
 8003488:	4621      	mov	r1, r4
 800348a:	4610      	mov	r0, r2
 800348c:	f7ff ffb4 	bl	80033f8 <msg_process>
	if (!bypass && z_log_dropped_pending()) {
 8003490:	b914      	cbnz	r4, 8003498 <z_impl_log_process+0x3c>
 8003492:	f7ff ff11 	bl	80032b8 <z_log_dropped_pending>
 8003496:	b910      	cbnz	r0, 800349e <z_impl_log_process+0x42>
	return next_pending();
 8003498:	f7ff fdea 	bl	8003070 <next_pending>
}
 800349c:	bd10      	pop	{r4, pc}
		dropped_notify();
 800349e:	f7ff fee9 	bl	8003274 <dropped_notify>
 80034a2:	e7f9      	b.n	8003498 <z_impl_log_process+0x3c>
 80034a4:	20000e59 	.word	0x20000e59
 80034a8:	200008c0 	.word	0x200008c0

080034ac <z_log_msg_post_finalize>:
{
 80034ac:	b510      	push	{r4, lr}
 80034ae:	b082      	sub	sp, #8
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 80034b0:	4b1f      	ldr	r3, [pc, #124]	; (8003530 <z_log_msg_post_finalize+0x84>)
 80034b2:	f3bf 8f5b 	dmb	ish
 80034b6:	e853 2f00 	ldrex	r2, [r3]
 80034ba:	3201      	adds	r2, #1
 80034bc:	e843 2100 	strex	r1, r2, [r3]
 80034c0:	2900      	cmp	r1, #0
 80034c2:	d1f8      	bne.n	80034b6 <z_log_msg_post_finalize+0xa>
 80034c4:	f3bf 8f5b 	dmb	ish
	if (panic_mode) {
 80034c8:	4b1a      	ldr	r3, [pc, #104]	; (8003534 <z_log_msg_post_finalize+0x88>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	b963      	cbnz	r3, 80034e8 <z_log_msg_post_finalize+0x3c>
	} else if (proc_tid != NULL && buffered_cnt == 1) {
 80034ce:	4b1a      	ldr	r3, [pc, #104]	; (8003538 <z_log_msg_post_finalize+0x8c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	b11b      	cbz	r3, 80034dc <z_log_msg_post_finalize+0x30>
 80034d4:	4a16      	ldr	r2, [pc, #88]	; (8003530 <z_log_msg_post_finalize+0x84>)
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	2a01      	cmp	r2, #1
 80034da:	d015      	beq.n	8003508 <z_log_msg_post_finalize+0x5c>
		if ((buffered_cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 80034dc:	4a14      	ldr	r2, [pc, #80]	; (8003530 <z_log_msg_post_finalize+0x84>)
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	2a0a      	cmp	r2, #10
 80034e2:	d01c      	beq.n	800351e <z_log_msg_post_finalize+0x72>
}
 80034e4:	b002      	add	sp, #8
 80034e6:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 80034e8:	f04f 0310 	mov.w	r3, #16
 80034ec:	f3ef 8411 	mrs	r4, BASEPRI
 80034f0:	f383 8812 	msr	BASEPRI_MAX, r3
 80034f4:	f3bf 8f6f 	isb	sy
		/* coverity[OVERRUN] */
		return (bool) arch_syscall_invoke1(*(uintptr_t *)&bypass, K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process(bypass);
 80034f8:	2000      	movs	r0, #0
 80034fa:	f7ff ffaf 	bl	800345c <z_impl_log_process>
	__asm__ volatile(
 80034fe:	f384 8811 	msr	BASEPRI, r4
 8003502:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 8003506:	e7ed      	b.n	80034e4 <z_log_msg_post_finalize+0x38>
	z_impl_k_timer_start(timer, duration, period);
 8003508:	2200      	movs	r2, #0
 800350a:	2300      	movs	r3, #0
 800350c:	e9cd 2300 	strd	r2, r3, [sp]
 8003510:	f242 7210 	movw	r2, #10000	; 0x2710
 8003514:	2300      	movs	r3, #0
 8003516:	4809      	ldr	r0, [pc, #36]	; (800353c <z_log_msg_post_finalize+0x90>)
 8003518:	f006 fe5c 	bl	800a1d4 <z_impl_k_timer_start>
	} else if (proc_tid != NULL && buffered_cnt == 1) {
 800351c:	e7e2      	b.n	80034e4 <z_log_msg_post_finalize+0x38>
		if ((buffered_cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0e0      	beq.n	80034e4 <z_log_msg_post_finalize+0x38>
	z_impl_k_timer_stop(timer);
 8003522:	4806      	ldr	r0, [pc, #24]	; (800353c <z_log_msg_post_finalize+0x90>)
 8003524:	f00a fe08 	bl	800e138 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
 8003528:	4805      	ldr	r0, [pc, #20]	; (8003540 <z_log_msg_post_finalize+0x94>)
 800352a:	f005 fedf 	bl	80092ec <z_impl_k_sem_give>
}
 800352e:	e7d9      	b.n	80034e4 <z_log_msg_post_finalize+0x38>
 8003530:	200008c0 	.word	0x200008c0
 8003534:	20000e5a 	.word	0x20000e5a
 8003538:	200008f4 	.word	0x200008f4
 800353c:	200005d8 	.word	0x200005d8
 8003540:	20000484 	.word	0x20000484

08003544 <log_3>:
{
 8003544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003548:	4680      	mov	r8, r0
 800354a:	460f      	mov	r7, r1
 800354c:	4616      	mov	r6, r2
 800354e:	461d      	mov	r5, r3
 *
 *  @return Allocated chunk of NULL.
 */
static inline struct log_msg *z_log_msg_std_alloc(void)
{
	struct  log_msg *msg = (struct  log_msg *)log_msg_chunk_alloc();
 8003550:	f000 f97a 	bl	8003848 <log_msg_chunk_alloc>

	if (msg != NULL) {
 8003554:	4604      	mov	r4, r0
 8003556:	b118      	cbz	r0, 8003560 <log_3+0x1c>
		/* all fields reset to 0, reference counter to 1 */
		msg->hdr.ref_cnt = 1;
 8003558:	2301      	movs	r3, #1
 800355a:	6043      	str	r3, [r0, #4]
		msg->hdr.params.raw = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	8103      	strh	r3, [r0, #8]
					       log_arg_t arg2,
					       log_arg_t arg3)
{
	struct  log_msg *msg = z_log_msg_std_alloc();

	if (msg != NULL) {
 8003560:	b14c      	cbz	r4, 8003576 <log_3+0x32>
		msg->str = str;
 8003562:	f8c4 8010 	str.w	r8, [r4, #16]
		msg->hdr.params.std.nargs = 3U;
 8003566:	7a60      	ldrb	r0, [r4, #9]
 8003568:	2303      	movs	r3, #3
 800356a:	f363 1007 	bfi	r0, r3, #4, #4
 800356e:	7260      	strb	r0, [r4, #9]
		msg->payload.single.args[0] = arg1;
 8003570:	6167      	str	r7, [r4, #20]
		msg->payload.single.args[1] = arg2;
 8003572:	61a6      	str	r6, [r4, #24]
		msg->payload.single.args[2] = arg3;
 8003574:	61e5      	str	r5, [r4, #28]
		if (msg == NULL) {
 8003576:	b1c4      	cbz	r4, 80035aa <log_3+0x66>
	msg->hdr.ids = src_level;
 8003578:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 800357c:	8163      	strh	r3, [r4, #10]
	msg->hdr.timestamp = timestamp_func();
 800357e:	4b0c      	ldr	r3, [pc, #48]	; (80035b0 <log_3+0x6c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4798      	blx	r3
 8003584:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 8003586:	f04f 0310 	mov.w	r3, #16
 800358a:	f3ef 8511 	mrs	r5, BASEPRI
 800358e:	f383 8812 	msr	BASEPRI_MAX, r3
 8003592:	f3bf 8f6f 	isb	sy
	log_list_add_tail(&list, msg);
 8003596:	4621      	mov	r1, r4
 8003598:	4806      	ldr	r0, [pc, #24]	; (80035b4 <log_3+0x70>)
 800359a:	f008 ff03 	bl	800c3a4 <log_list_add_tail>
	__asm__ volatile(
 800359e:	f385 8811 	msr	BASEPRI, r5
 80035a2:	f3bf 8f6f 	isb	sy
	z_log_msg_post_finalize();
 80035a6:	f7ff ff81 	bl	80034ac <z_log_msg_post_finalize>
}
 80035aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ae:	bf00      	nop
 80035b0:	20000014 	.word	0x20000014
 80035b4:	200008cc 	.word	0x200008cc

080035b8 <log_0>:
{
 80035b8:	b570      	push	{r4, r5, r6, lr}
 80035ba:	4605      	mov	r5, r0
 80035bc:	460e      	mov	r6, r1
	struct  log_msg *msg = (struct  log_msg *)log_msg_chunk_alloc();
 80035be:	f000 f943 	bl	8003848 <log_msg_chunk_alloc>
	if (msg != NULL) {
 80035c2:	4604      	mov	r4, r0
 80035c4:	b118      	cbz	r0, 80035ce <log_0+0x16>
		msg->hdr.ref_cnt = 1;
 80035c6:	2301      	movs	r3, #1
 80035c8:	6043      	str	r3, [r0, #4]
		msg->hdr.params.raw = 0U;
 80035ca:	2300      	movs	r3, #0
 80035cc:	8103      	strh	r3, [r0, #8]
	if (msg != NULL) {
 80035ce:	b104      	cbz	r4, 80035d2 <log_0+0x1a>
		msg->str = str;
 80035d0:	6125      	str	r5, [r4, #16]
		if (msg == NULL) {
 80035d2:	b1b4      	cbz	r4, 8003602 <log_0+0x4a>
	msg->hdr.ids = src_level;
 80035d4:	8166      	strh	r6, [r4, #10]
	msg->hdr.timestamp = timestamp_func();
 80035d6:	4b0b      	ldr	r3, [pc, #44]	; (8003604 <log_0+0x4c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4798      	blx	r3
 80035dc:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 80035de:	f04f 0310 	mov.w	r3, #16
 80035e2:	f3ef 8511 	mrs	r5, BASEPRI
 80035e6:	f383 8812 	msr	BASEPRI_MAX, r3
 80035ea:	f3bf 8f6f 	isb	sy
	log_list_add_tail(&list, msg);
 80035ee:	4621      	mov	r1, r4
 80035f0:	4805      	ldr	r0, [pc, #20]	; (8003608 <log_0+0x50>)
 80035f2:	f008 fed7 	bl	800c3a4 <log_list_add_tail>
	__asm__ volatile(
 80035f6:	f385 8811 	msr	BASEPRI, r5
 80035fa:	f3bf 8f6f 	isb	sy
	z_log_msg_post_finalize();
 80035fe:	f7ff ff55 	bl	80034ac <z_log_msg_post_finalize>
}
 8003602:	bd70      	pop	{r4, r5, r6, pc}
 8003604:	20000014 	.word	0x20000014
 8003608:	200008cc 	.word	0x200008cc

0800360c <log_1>:
{
 800360c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360e:	4607      	mov	r7, r0
 8003610:	460e      	mov	r6, r1
 8003612:	4615      	mov	r5, r2
	struct  log_msg *msg = (struct  log_msg *)log_msg_chunk_alloc();
 8003614:	f000 f918 	bl	8003848 <log_msg_chunk_alloc>
	if (msg != NULL) {
 8003618:	4604      	mov	r4, r0
 800361a:	b118      	cbz	r0, 8003624 <log_1+0x18>
		msg->hdr.ref_cnt = 1;
 800361c:	2301      	movs	r3, #1
 800361e:	6043      	str	r3, [r0, #4]
		msg->hdr.params.raw = 0U;
 8003620:	2300      	movs	r3, #0
 8003622:	8103      	strh	r3, [r0, #8]
	if (msg != NULL) {
 8003624:	b134      	cbz	r4, 8003634 <log_1+0x28>
		msg->str = str;
 8003626:	6127      	str	r7, [r4, #16]
		msg->hdr.params.std.nargs = 1U;
 8003628:	7a63      	ldrb	r3, [r4, #9]
 800362a:	2201      	movs	r2, #1
 800362c:	f362 1307 	bfi	r3, r2, #4, #4
 8003630:	7263      	strb	r3, [r4, #9]
		msg->payload.single.args[0] = arg1;
 8003632:	6166      	str	r6, [r4, #20]
		if (msg == NULL) {
 8003634:	b1b4      	cbz	r4, 8003664 <log_1+0x58>
	msg->hdr.ids = src_level;
 8003636:	8165      	strh	r5, [r4, #10]
	msg->hdr.timestamp = timestamp_func();
 8003638:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <log_1+0x5c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4798      	blx	r3
 800363e:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 8003640:	f04f 0310 	mov.w	r3, #16
 8003644:	f3ef 8511 	mrs	r5, BASEPRI
 8003648:	f383 8812 	msr	BASEPRI_MAX, r3
 800364c:	f3bf 8f6f 	isb	sy
	log_list_add_tail(&list, msg);
 8003650:	4621      	mov	r1, r4
 8003652:	4806      	ldr	r0, [pc, #24]	; (800366c <log_1+0x60>)
 8003654:	f008 fea6 	bl	800c3a4 <log_list_add_tail>
	__asm__ volatile(
 8003658:	f385 8811 	msr	BASEPRI, r5
 800365c:	f3bf 8f6f 	isb	sy
	z_log_msg_post_finalize();
 8003660:	f7ff ff24 	bl	80034ac <z_log_msg_post_finalize>
}
 8003664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003666:	bf00      	nop
 8003668:	20000014 	.word	0x20000014
 800366c:	200008cc 	.word	0x200008cc

08003670 <log_2>:
{
 8003670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003674:	4680      	mov	r8, r0
 8003676:	460f      	mov	r7, r1
 8003678:	4616      	mov	r6, r2
 800367a:	461d      	mov	r5, r3
	struct  log_msg *msg = (struct  log_msg *)log_msg_chunk_alloc();
 800367c:	f000 f8e4 	bl	8003848 <log_msg_chunk_alloc>
	if (msg != NULL) {
 8003680:	4604      	mov	r4, r0
 8003682:	b118      	cbz	r0, 800368c <log_2+0x1c>
		msg->hdr.ref_cnt = 1;
 8003684:	2301      	movs	r3, #1
 8003686:	6043      	str	r3, [r0, #4]
		msg->hdr.params.raw = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	8103      	strh	r3, [r0, #8]
	if (msg != NULL) {
 800368c:	b144      	cbz	r4, 80036a0 <log_2+0x30>
		msg->str = str;
 800368e:	f8c4 8010 	str.w	r8, [r4, #16]
		msg->hdr.params.std.nargs = 2U;
 8003692:	7a60      	ldrb	r0, [r4, #9]
 8003694:	2302      	movs	r3, #2
 8003696:	f363 1007 	bfi	r0, r3, #4, #4
 800369a:	7260      	strb	r0, [r4, #9]
		msg->payload.single.args[0] = arg1;
 800369c:	6167      	str	r7, [r4, #20]
		msg->payload.single.args[1] = arg2;
 800369e:	61a6      	str	r6, [r4, #24]
		if (msg == NULL) {
 80036a0:	b1b4      	cbz	r4, 80036d0 <log_2+0x60>
	msg->hdr.ids = src_level;
 80036a2:	8165      	strh	r5, [r4, #10]
	msg->hdr.timestamp = timestamp_func();
 80036a4:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <log_2+0x64>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4798      	blx	r3
 80036aa:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 80036ac:	f04f 0310 	mov.w	r3, #16
 80036b0:	f3ef 8511 	mrs	r5, BASEPRI
 80036b4:	f383 8812 	msr	BASEPRI_MAX, r3
 80036b8:	f3bf 8f6f 	isb	sy
	log_list_add_tail(&list, msg);
 80036bc:	4621      	mov	r1, r4
 80036be:	4806      	ldr	r0, [pc, #24]	; (80036d8 <log_2+0x68>)
 80036c0:	f008 fe70 	bl	800c3a4 <log_list_add_tail>
	__asm__ volatile(
 80036c4:	f385 8811 	msr	BASEPRI, r5
 80036c8:	f3bf 8f6f 	isb	sy
	z_log_msg_post_finalize();
 80036cc:	f7ff feee 	bl	80034ac <z_log_msg_post_finalize>
}
 80036d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036d4:	20000014 	.word	0x20000014
 80036d8:	200008cc 	.word	0x200008cc

080036dc <z_impl_log_panic>:
	if (panic_mode) {
 80036dc:	4b12      	ldr	r3, [pc, #72]	; (8003728 <z_impl_log_panic+0x4c>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	b103      	cbz	r3, 80036e4 <z_impl_log_panic+0x8>
 80036e2:	4770      	bx	lr
{
 80036e4:	b510      	push	{r4, lr}
	log_init();
 80036e6:	f7ff fd49 	bl	800317c <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
 80036ea:	2400      	movs	r4, #0
 80036ec:	e000      	b.n	80036f0 <z_impl_log_panic+0x14>
 80036ee:	3401      	adds	r4, #1
 80036f0:	4b0e      	ldr	r3, [pc, #56]	; (800372c <z_impl_log_panic+0x50>)
 80036f2:	4a0f      	ldr	r2, [pc, #60]	; (8003730 <z_impl_log_panic+0x54>)
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 80036fa:	da0c      	bge.n	8003716 <z_impl_log_panic+0x3a>
	return &__log_backends_start[idx];
 80036fc:	480c      	ldr	r0, [pc, #48]	; (8003730 <z_impl_log_panic+0x54>)
 80036fe:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
 8003702:	6843      	ldr	r3, [r0, #4]
 8003704:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f1      	beq.n	80036ee <z_impl_log_panic+0x12>
	backend->api->panic(backend);
 800370a:	0123      	lsls	r3, r4, #4
 800370c:	4a08      	ldr	r2, [pc, #32]	; (8003730 <z_impl_log_panic+0x54>)
 800370e:	58d3      	ldr	r3, [r2, r3]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	4798      	blx	r3
}
 8003714:	e7eb      	b.n	80036ee <z_impl_log_panic+0x12>
 8003716:	2000      	movs	r0, #0
 8003718:	f7ff fea0 	bl	800345c <z_impl_log_process>
		while (log_process(false) == true) {
 800371c:	2800      	cmp	r0, #0
 800371e:	d1fa      	bne.n	8003716 <z_impl_log_panic+0x3a>
	panic_mode = true;
 8003720:	4b01      	ldr	r3, [pc, #4]	; (8003728 <z_impl_log_panic+0x4c>)
 8003722:	2201      	movs	r2, #1
 8003724:	701a      	strb	r2, [r3, #0]
}
 8003726:	bd10      	pop	{r4, pc}
 8003728:	20000e5a 	.word	0x20000e5a
 800372c:	0800ee50 	.word	0x0800ee50
 8003730:	0800ee40 	.word	0x0800ee40

08003734 <log_process_thread_func>:
{
 8003734:	b508      	push	{r3, lr}
	log_init();
 8003736:	f7ff fd21 	bl	800317c <log_init>
	return z_impl_z_current_get();
 800373a:	f006 fb31 	bl	8009da0 <z_impl_z_current_get>
	thread_set(k_current_get());
 800373e:	f7ff fc7b 	bl	8003038 <thread_set>
 8003742:	2000      	movs	r0, #0
 8003744:	f7ff fe8a 	bl	800345c <z_impl_log_process>
		if (log_process(false) == false) {
 8003748:	2800      	cmp	r0, #0
 800374a:	d1fa      	bne.n	8003742 <log_process_thread_func+0xe>
	return z_impl_k_sem_take(sem, timeout);
 800374c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003750:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003754:	4801      	ldr	r0, [pc, #4]	; (800375c <log_process_thread_func+0x28>)
 8003756:	f005 fdf1 	bl	800933c <z_impl_k_sem_take>
 800375a:	e7f2      	b.n	8003742 <log_process_thread_func+0xe>
 800375c:	20000484 	.word	0x20000484

08003760 <log_free>:
{
 8003760:	b500      	push	{lr}
 8003762:	b083      	sub	sp, #12
	struct log_strdup_buf *dup = CONTAINER_OF(str, struct log_strdup_buf,
 8003764:	3804      	subs	r0, #4
 8003766:	9001      	str	r0, [sp, #4]
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 8003768:	f3bf 8f5b 	dmb	ish
 800376c:	e850 3f00 	ldrex	r3, [r0]
 8003770:	1e5a      	subs	r2, r3, #1
 8003772:	e840 2100 	strex	r1, r2, [r0]
 8003776:	2900      	cmp	r1, #0
 8003778:	d1f8      	bne.n	800376c <log_free+0xc>
 800377a:	f3bf 8f5b 	dmb	ish
	if (atomic_dec(&dup->refcount) == 1) {
 800377e:	2b01      	cmp	r3, #1
 8003780:	d002      	beq.n	8003788 <log_free+0x28>
}
 8003782:	b003      	add	sp, #12
 8003784:	f85d fb04 	ldr.w	pc, [sp], #4
		k_mem_slab_free(&log_strdup_pool, (void **)&dup);
 8003788:	a901      	add	r1, sp, #4
 800378a:	4802      	ldr	r0, [pc, #8]	; (8003794 <log_free+0x34>)
 800378c:	f00a f98b 	bl	800daa6 <k_mem_slab_free>
}
 8003790:	e7f7      	b.n	8003782 <log_free+0x22>
 8003792:	bf00      	nop
 8003794:	200008d4 	.word	0x200008d4

08003798 <log_source_name_get>:
	return log_sources_count();
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < log_sources_count() ? log_name_get(src_id) : NULL;
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <log_source_name_get+0x18>)
 800379a:	4a06      	ldr	r2, [pc, #24]	; (80037b4 <log_source_name_get+0x1c>)
 800379c:	1a9b      	subs	r3, r3, r2
 800379e:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
 80037a2:	d202      	bcs.n	80037aa <log_source_name_get+0x12>
	return __log_const_start[source_id].name;
 80037a4:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
 80037a8:	4770      	bx	lr
 80037aa:	2000      	movs	r0, #0
}
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	0800ee40 	.word	0x0800ee40
 80037b4:	0800edd8 	.word	0x0800edd8

080037b8 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
 80037b8:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
 80037ba:	4b07      	ldr	r3, [pc, #28]	; (80037d8 <log_backend_enable+0x20>)
 80037bc:	1ac3      	subs	r3, r0, r3
 80037be:	111b      	asrs	r3, r3, #4
 80037c0:	3301      	adds	r3, #1
	backend->cb->id = id;
 80037c2:	6842      	ldr	r2, [r0, #4]
 80037c4:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
 80037c6:	6843      	ldr	r3, [r0, #4]
 80037c8:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
 80037ca:	6843      	ldr	r3, [r0, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	715a      	strb	r2, [r3, #5]

	log_backend_id_set(backend, id);
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
 80037d0:	f7ff fd20 	bl	8003214 <z_log_notify_backend_enabled>
}
 80037d4:	bd08      	pop	{r3, pc}
 80037d6:	bf00      	nop
 80037d8:	0800ee40 	.word	0x0800ee40

080037dc <cont_free>:
{
	atomic_inc(&msg->hdr.ref_cnt);
}

static void cont_free(struct log_msg_cont *cont)
{
 80037dc:	b510      	push	{r4, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	9001      	str	r0, [sp, #4]
	struct log_msg_cont *next;

	while (cont != NULL) {
 80037e2:	e005      	b.n	80037f0 <cont_free+0x14>
		next = cont->next;
 80037e4:	681c      	ldr	r4, [r3, #0]
		k_mem_slab_free(&log_msg_pool, (void **)&cont);
 80037e6:	a901      	add	r1, sp, #4
 80037e8:	4804      	ldr	r0, [pc, #16]	; (80037fc <cont_free+0x20>)
 80037ea:	f00a f95c 	bl	800daa6 <k_mem_slab_free>
		cont = next;
 80037ee:	9401      	str	r4, [sp, #4]
	while (cont != NULL) {
 80037f0:	9b01      	ldr	r3, [sp, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f6      	bne.n	80037e4 <cont_free+0x8>
	}
}
 80037f6:	b002      	add	sp, #8
 80037f8:	bd10      	pop	{r4, pc}
 80037fa:	bf00      	nop
 80037fc:	200008f8 	.word	0x200008f8

08003800 <log_msg_pool_init>:
{
 8003800:	b508      	push	{r3, lr}
	k_mem_slab_init(&log_msg_pool, log_msg_pool_buf, MSG_SIZE, NUM_OF_MSGS);
 8003802:	2320      	movs	r3, #32
 8003804:	461a      	mov	r2, r3
 8003806:	4902      	ldr	r1, [pc, #8]	; (8003810 <log_msg_pool_init+0x10>)
 8003808:	4802      	ldr	r0, [pc, #8]	; (8003814 <log_msg_pool_init+0x14>)
 800380a:	f00a f93d 	bl	800da88 <k_mem_slab_init>
}
 800380e:	bd08      	pop	{r3, pc}
 8003810:	20003820 	.word	0x20003820
 8003814:	200008f8 	.word	0x200008f8

08003818 <log_msg_no_space_handle>:

	k_mem_slab_free(&log_msg_pool, (void **)&msg);
}

union log_msg_chunk *log_msg_no_space_handle(void)
{
 8003818:	b510      	push	{r4, lr}
 800381a:	b082      	sub	sp, #8
	union log_msg_chunk *msg = NULL;
 800381c:	2300      	movs	r3, #0
 800381e:	9301      	str	r3, [sp, #4]
 8003820:	2001      	movs	r0, #1
 8003822:	f7ff fe1b 	bl	800345c <z_impl_log_process>
 8003826:	4604      	mov	r4, r0
	int err;

	if (IS_ENABLED(CONFIG_LOG_MODE_OVERFLOW)) {
		do {
			more = log_process(true);
			z_log_dropped();
 8003828:	f7ff fd04 	bl	8003234 <z_log_dropped>
			err = k_mem_slab_alloc(&log_msg_pool,
 800382c:	2200      	movs	r2, #0
 800382e:	2300      	movs	r3, #0
 8003830:	a901      	add	r1, sp, #4
 8003832:	4804      	ldr	r0, [pc, #16]	; (8003844 <log_msg_no_space_handle+0x2c>)
 8003834:	f005 fb1e 	bl	8008e74 <k_mem_slab_alloc>
					       (void **)&msg,
					       K_NO_WAIT);
		} while ((err != 0) && more);
 8003838:	b108      	cbz	r0, 800383e <log_msg_no_space_handle+0x26>
 800383a:	2c00      	cmp	r4, #0
 800383c:	d1f0      	bne.n	8003820 <log_msg_no_space_handle+0x8>
	} else {
		z_log_dropped();
	}
	return msg;

}
 800383e:	9801      	ldr	r0, [sp, #4]
 8003840:	b002      	add	sp, #8
 8003842:	bd10      	pop	{r4, pc}
 8003844:	200008f8 	.word	0x200008f8

08003848 <log_msg_chunk_alloc>:
{
 8003848:	b500      	push	{lr}
 800384a:	b083      	sub	sp, #12
	union log_msg_chunk *msg = NULL;
 800384c:	2300      	movs	r3, #0
 800384e:	9301      	str	r3, [sp, #4]
		   block_on_alloc()
 8003850:	f008 fdc6 	bl	800c3e0 <block_on_alloc>
	int err = k_mem_slab_alloc(&log_msg_pool, (void **)&msg,
 8003854:	b150      	cbz	r0, 800386c <log_msg_chunk_alloc+0x24>
 8003856:	2200      	movs	r2, #0
 8003858:	2300      	movs	r3, #0
 800385a:	a901      	add	r1, sp, #4
 800385c:	4807      	ldr	r0, [pc, #28]	; (800387c <log_msg_chunk_alloc+0x34>)
 800385e:	f005 fb09 	bl	8008e74 <k_mem_slab_alloc>
	if (err != 0) {
 8003862:	b930      	cbnz	r0, 8003872 <log_msg_chunk_alloc+0x2a>
}
 8003864:	9801      	ldr	r0, [sp, #4]
 8003866:	b003      	add	sp, #12
 8003868:	f85d fb04 	ldr.w	pc, [sp], #4
	int err = k_mem_slab_alloc(&log_msg_pool, (void **)&msg,
 800386c:	2200      	movs	r2, #0
 800386e:	2300      	movs	r3, #0
 8003870:	e7f3      	b.n	800385a <log_msg_chunk_alloc+0x12>
		msg = log_msg_no_space_handle();
 8003872:	f7ff ffd1 	bl	8003818 <log_msg_no_space_handle>
 8003876:	9001      	str	r0, [sp, #4]
 8003878:	e7f4      	b.n	8003864 <log_msg_chunk_alloc+0x1c>
 800387a:	bf00      	nop
 800387c:	200008f8 	.word	0x200008f8

08003880 <msg_free>:
{
 8003880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003882:	b083      	sub	sp, #12
 8003884:	9001      	str	r0, [sp, #4]
	uint32_t nargs = log_msg_nargs_get(msg);
 8003886:	4604      	mov	r4, r0
 8003888:	f008 fe2a 	bl	800c4e0 <log_msg_nargs_get>
	return  (msg->hdr.params.generic.type == LOG_MSG_TYPE_STD);
 800388c:	7a23      	ldrb	r3, [r4, #8]
	if (log_msg_is_std(msg) && nargs) {
 800388e:	f013 0f01 	tst.w	r3, #1
 8003892:	d101      	bne.n	8003898 <msg_free+0x18>
 8003894:	4606      	mov	r6, r0
 8003896:	bb50      	cbnz	r0, 80038ee <msg_free+0x6e>
	if (msg->hdr.params.generic.ext == 1) {
 8003898:	9b01      	ldr	r3, [sp, #4]
 800389a:	7a1a      	ldrb	r2, [r3, #8]
 800389c:	f012 0f02 	tst.w	r2, #2
 80038a0:	d128      	bne.n	80038f4 <msg_free+0x74>
	k_mem_slab_free(&log_msg_pool, (void **)&msg);
 80038a2:	a901      	add	r1, sp, #4
 80038a4:	4815      	ldr	r0, [pc, #84]	; (80038fc <msg_free+0x7c>)
 80038a6:	f00a f8fe 	bl	800daa6 <k_mem_slab_free>
}
 80038aa:	b003      	add	sp, #12
 80038ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
					smask = z_log_get_s_mask(
 80038ae:	9801      	ldr	r0, [sp, #4]
 80038b0:	f008 fe2b 	bl	800c50a <log_msg_str_get>
 80038b4:	4631      	mov	r1, r6
 80038b6:	f7ff fc13 	bl	80030e0 <z_log_get_s_mask>
					if (smask == 0U) {
 80038ba:	4607      	mov	r7, r0
 80038bc:	b970      	cbnz	r0, 80038dc <msg_free+0x5c>
 80038be:	e7eb      	b.n	8003898 <msg_free+0x18>
		for (i = 0U; i < nargs; i++) {
 80038c0:	3401      	adds	r4, #1
 80038c2:	42b4      	cmp	r4, r6
 80038c4:	d2e8      	bcs.n	8003898 <msg_free+0x18>
			void *buf = (void *)log_msg_arg_get(msg, i);
 80038c6:	4621      	mov	r1, r4
 80038c8:	9801      	ldr	r0, [sp, #4]
 80038ca:	f008 fe0c 	bl	800c4e6 <log_msg_arg_get>
 80038ce:	4605      	mov	r5, r0
			if (log_is_strdup(buf)) {
 80038d0:	f7ff fd2c 	bl	800332c <log_is_strdup>
 80038d4:	2800      	cmp	r0, #0
 80038d6:	d0f3      	beq.n	80038c0 <msg_free+0x40>
				if (smask == 0U) {
 80038d8:	2f00      	cmp	r7, #0
 80038da:	d0e8      	beq.n	80038ae <msg_free+0x2e>
				if (smask & BIT(i)) {
 80038dc:	fa27 f304 	lsr.w	r3, r7, r4
 80038e0:	f013 0f01 	tst.w	r3, #1
 80038e4:	d0ec      	beq.n	80038c0 <msg_free+0x40>
					log_free(buf);
 80038e6:	4628      	mov	r0, r5
 80038e8:	f7ff ff3a 	bl	8003760 <log_free>
 80038ec:	e7e8      	b.n	80038c0 <msg_free+0x40>
		uint32_t smask = 0U;
 80038ee:	2700      	movs	r7, #0
		for (i = 0U; i < nargs; i++) {
 80038f0:	463c      	mov	r4, r7
 80038f2:	e7e6      	b.n	80038c2 <msg_free+0x42>
		cont_free(msg->payload.ext.next);
 80038f4:	6958      	ldr	r0, [r3, #20]
 80038f6:	f7ff ff71 	bl	80037dc <cont_free>
 80038fa:	e7d2      	b.n	80038a2 <msg_free+0x22>
 80038fc:	200008f8 	.word	0x200008f8

08003900 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
 8003900:	b40e      	push	{r1, r2, r3}
 8003902:	b500      	push	{lr}
 8003904:	b082      	sub	sp, #8
 8003906:	4601      	mov	r1, r0
 8003908:	ab03      	add	r3, sp, #12
 800390a:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
 800390e:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
 8003910:	4803      	ldr	r0, [pc, #12]	; (8003920 <print_formatted+0x20>)
 8003912:	f7ff f883 	bl	8002a1c <cbvprintf>
	va_end(args);

	return length;
}
 8003916:	b002      	add	sp, #8
 8003918:	f85d eb04 	ldr.w	lr, [sp], #4
 800391c:	b003      	add	sp, #12
 800391e:	4770      	bx	lr
 8003920:	0800c8ad 	.word	0x0800c8ad

08003924 <timestamp_print>:
	output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *output,
			   uint32_t flags, uint32_t timestamp)
{
 8003924:	b530      	push	{r4, r5, lr}
 8003926:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
 8003928:	f011 0f44 	tst.w	r1, #68	; 0x44
 800392c:	d005      	beq.n	800393a <timestamp_print+0x16>
		length = print_formatted(output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
 800392e:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <timestamp_print+0x74>)
 8003930:	681c      	ldr	r4, [r3, #0]
 8003932:	b934      	cbnz	r4, 8003942 <timestamp_print+0x1e>
			length = print_formatted(output,
						 "[%02u:%02u:%02u.%03u,%03u] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
 8003934:	2000      	movs	r0, #0
	}

	return length;
}
 8003936:	b005      	add	sp, #20
 8003938:	bd30      	pop	{r4, r5, pc}
		length = print_formatted(output, "[%08lu] ", timestamp);
 800393a:	4918      	ldr	r1, [pc, #96]	; (800399c <timestamp_print+0x78>)
 800393c:	f7ff ffe0 	bl	8003900 <print_formatted>
 8003940:	e7f9      	b.n	8003936 <timestamp_print+0x12>
		timestamp /= timestamp_div;
 8003942:	4b17      	ldr	r3, [pc, #92]	; (80039a0 <timestamp_print+0x7c>)
 8003944:	6819      	ldr	r1, [r3, #0]
 8003946:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
 800394a:	fbb1 fcf4 	udiv	ip, r1, r4
		hours = seconds / 3600U;
 800394e:	4a15      	ldr	r2, [pc, #84]	; (80039a4 <timestamp_print+0x80>)
 8003950:	fba2 320c 	umull	r3, r2, r2, ip
 8003954:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
 8003956:	f44f 6e61 	mov.w	lr, #3600	; 0xe10
 800395a:	fb0e ce12 	mls	lr, lr, r2, ip
		mins = seconds / 60U;
 800395e:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <timestamp_print+0x84>)
 8003960:	fba3 530e 	umull	r5, r3, r3, lr
 8003964:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
 8003966:	fb04 111c 	mls	r1, r4, ip, r1
		ms = (remainder * 1000U) / freq;
 800396a:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
 800396e:	fb0c f101 	mul.w	r1, ip, r1
 8003972:	fbb1 f5f4 	udiv	r5, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
 8003976:	fb05 1114 	mls	r1, r5, r4, r1
 800397a:	fb0c f101 	mul.w	r1, ip, r1
 800397e:	fbb1 f1f4 	udiv	r1, r1, r4
			length = print_formatted(output,
 8003982:	9102      	str	r1, [sp, #8]
 8003984:	9501      	str	r5, [sp, #4]
 8003986:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
 800398a:	ebae 0181 	sub.w	r1, lr, r1, lsl #2
 800398e:	9100      	str	r1, [sp, #0]
 8003990:	4906      	ldr	r1, [pc, #24]	; (80039ac <timestamp_print+0x88>)
 8003992:	f7ff ffb5 	bl	8003900 <print_formatted>
 8003996:	e7ce      	b.n	8003936 <timestamp_print+0x12>
 8003998:	20000918 	.word	0x20000918
 800399c:	0800f2a0 	.word	0x0800f2a0
 80039a0:	2000091c 	.word	0x2000091c
 80039a4:	91a2b3c5 	.word	0x91a2b3c5
 80039a8:	88888889 	.word	0x88888889
 80039ac:	0800f2ac 	.word	0x0800f2ac

080039b0 <color_print>:

static void color_print(const struct log_output *output,
			bool color, bool start, uint32_t level)
{
	if (color) {
 80039b0:	b161      	cbz	r1, 80039cc <color_print+0x1c>
{
 80039b2:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 80039b4:	b12a      	cbz	r2, 80039c2 <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
 80039b6:	4a06      	ldr	r2, [pc, #24]	; (80039d0 <color_print+0x20>)
 80039b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80039bc:	b912      	cbnz	r2, 80039c4 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 80039be:	4a05      	ldr	r2, [pc, #20]	; (80039d4 <color_print+0x24>)
 80039c0:	e000      	b.n	80039c4 <color_print+0x14>
 80039c2:	4a04      	ldr	r2, [pc, #16]	; (80039d4 <color_print+0x24>)
		print_formatted(output, "%s", log_color);
 80039c4:	4904      	ldr	r1, [pc, #16]	; (80039d8 <color_print+0x28>)
 80039c6:	f7ff ff9b 	bl	8003900 <print_formatted>
	}
}
 80039ca:	bd08      	pop	{r3, pc}
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	0800f324 	.word	0x0800f324
 80039d4:	0800f2c8 	.word	0x0800f2c8
 80039d8:	0800f2d0 	.word	0x0800f2d0

080039dc <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
 80039dc:	f011 0f10 	tst.w	r1, #16
 80039e0:	d10b      	bne.n	80039fa <newline_print+0x1e>
{
 80039e2:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
 80039e4:	f011 0f20 	tst.w	r1, #32
 80039e8:	d003      	beq.n	80039f2 <newline_print+0x16>
		print_formatted(ctx, "\n");
 80039ea:	4904      	ldr	r1, [pc, #16]	; (80039fc <newline_print+0x20>)
 80039ec:	f7ff ff88 	bl	8003900 <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
 80039f0:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
 80039f2:	4903      	ldr	r1, [pc, #12]	; (8003a00 <newline_print+0x24>)
 80039f4:	f7ff ff84 	bl	8003900 <print_formatted>
 80039f8:	e7fa      	b.n	80039f0 <newline_print+0x14>
 80039fa:	4770      	bx	lr
 80039fc:	0800f84c 	.word	0x0800f84c
 8003a00:	0800f2d4 	.word	0x0800f2d4

08003a04 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
 8003a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a08:	4605      	mov	r5, r0
 8003a0a:	460f      	mov	r7, r1
 8003a0c:	4616      	mov	r6, r2
 8003a0e:	4698      	mov	r8, r3
	newline_print(output, flags);
 8003a10:	9906      	ldr	r1, [sp, #24]
 8003a12:	f7ff ffe3 	bl	80039dc <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
 8003a16:	2400      	movs	r4, #0
 8003a18:	4544      	cmp	r4, r8
 8003a1a:	da05      	bge.n	8003a28 <hexdump_line_print+0x24>
		print_formatted(output, " ");
 8003a1c:	4924      	ldr	r1, [pc, #144]	; (8003ab0 <hexdump_line_print+0xac>)
 8003a1e:	4628      	mov	r0, r5
 8003a20:	f7ff ff6e 	bl	8003900 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
 8003a24:	3401      	adds	r4, #1
 8003a26:	e7f7      	b.n	8003a18 <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8003a28:	2400      	movs	r4, #0
 8003a2a:	e009      	b.n	8003a40 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 8003a2c:	4920      	ldr	r1, [pc, #128]	; (8003ab0 <hexdump_line_print+0xac>)
 8003a2e:	4628      	mov	r0, r5
 8003a30:	f7ff ff66 	bl	8003900 <print_formatted>
 8003a34:	e00b      	b.n	8003a4e <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
 8003a36:	491f      	ldr	r1, [pc, #124]	; (8003ab4 <hexdump_line_print+0xb0>)
 8003a38:	4628      	mov	r0, r5
 8003a3a:	f7ff ff61 	bl	8003900 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8003a3e:	3401      	adds	r4, #1
 8003a40:	2c0f      	cmp	r4, #15
 8003a42:	dc0c      	bgt.n	8003a5e <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
 8003a44:	2c00      	cmp	r4, #0
 8003a46:	dd02      	ble.n	8003a4e <hexdump_line_print+0x4a>
 8003a48:	f014 0f07 	tst.w	r4, #7
 8003a4c:	d0ee      	beq.n	8003a2c <hexdump_line_print+0x28>
		if (i < length) {
 8003a4e:	42b4      	cmp	r4, r6
 8003a50:	d2f1      	bcs.n	8003a36 <hexdump_line_print+0x32>
			print_formatted(output, "%02x ", data[i]);
 8003a52:	5d3a      	ldrb	r2, [r7, r4]
 8003a54:	4918      	ldr	r1, [pc, #96]	; (8003ab8 <hexdump_line_print+0xb4>)
 8003a56:	4628      	mov	r0, r5
 8003a58:	f7ff ff52 	bl	8003900 <print_formatted>
 8003a5c:	e7ef      	b.n	8003a3e <hexdump_line_print+0x3a>
		}
	}

	print_formatted(output, "|");
 8003a5e:	4917      	ldr	r1, [pc, #92]	; (8003abc <hexdump_line_print+0xb8>)
 8003a60:	4628      	mov	r0, r5
 8003a62:	f7ff ff4d 	bl	8003900 <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8003a66:	2400      	movs	r4, #0
 8003a68:	e009      	b.n	8003a7e <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 8003a6a:	4911      	ldr	r1, [pc, #68]	; (8003ab0 <hexdump_line_print+0xac>)
 8003a6c:	4628      	mov	r0, r5
 8003a6e:	f7ff ff47 	bl	8003900 <print_formatted>
 8003a72:	e00b      	b.n	8003a8c <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(output, "%c",
 8003a74:	4912      	ldr	r1, [pc, #72]	; (8003ac0 <hexdump_line_print+0xbc>)
 8003a76:	4628      	mov	r0, r5
 8003a78:	f7ff ff42 	bl	8003900 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8003a7c:	3401      	adds	r4, #1
 8003a7e:	2c0f      	cmp	r4, #15
 8003a80:	dc13      	bgt.n	8003aaa <hexdump_line_print+0xa6>
		if (i > 0 && !(i % 8)) {
 8003a82:	2c00      	cmp	r4, #0
 8003a84:	dd02      	ble.n	8003a8c <hexdump_line_print+0x88>
 8003a86:	f014 0f07 	tst.w	r4, #7
 8003a8a:	d0ee      	beq.n	8003a6a <hexdump_line_print+0x66>
		if (i < length) {
 8003a8c:	42b4      	cmp	r4, r6
 8003a8e:	d207      	bcs.n	8003aa0 <hexdump_line_print+0x9c>
			char c = (char)data[i];
 8003a90:	5d3a      	ldrb	r2, [r7, r4]
			      isprint((int)c) ? c : '.');
 8003a92:	4b0c      	ldr	r3, [pc, #48]	; (8003ac4 <hexdump_line_print+0xc0>)
 8003a94:	5cd3      	ldrb	r3, [r2, r3]
			print_formatted(output, "%c",
 8003a96:	f013 0f97 	tst.w	r3, #151	; 0x97
 8003a9a:	d1eb      	bne.n	8003a74 <hexdump_line_print+0x70>
 8003a9c:	222e      	movs	r2, #46	; 0x2e
 8003a9e:	e7e9      	b.n	8003a74 <hexdump_line_print+0x70>
		} else {
			print_formatted(output, " ");
 8003aa0:	4903      	ldr	r1, [pc, #12]	; (8003ab0 <hexdump_line_print+0xac>)
 8003aa2:	4628      	mov	r0, r5
 8003aa4:	f7ff ff2c 	bl	8003900 <print_formatted>
 8003aa8:	e7e8      	b.n	8003a7c <hexdump_line_print+0x78>
		}
	}
}
 8003aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aae:	bf00      	nop
 8003ab0:	0800f2fc 	.word	0x0800f2fc
 8003ab4:	0800f2e0 	.word	0x0800f2e0
 8003ab8:	0800f2d8 	.word	0x0800f2d8
 8003abc:	0800f2e4 	.word	0x0800f2e4
 8003ac0:	0800f2e8 	.word	0x0800f2e8
 8003ac4:	08010345 	.word	0x08010345

08003ac8 <ids_print>:
{
 8003ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003acc:	4680      	mov	r8, r0
 8003ace:	4616      	mov	r6, r2
 8003ad0:	461d      	mov	r5, r3
 8003ad2:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
	if (level_on) {
 8003ad6:	b959      	cbnz	r1, 8003af0 <ids_print+0x28>
	int total = 0;
 8003ad8:	2400      	movs	r4, #0
	if (source_id >= 0) {
 8003ada:	2f00      	cmp	r7, #0
 8003adc:	db1c      	blt.n	8003b18 <ids_print+0x50>
		total += print_formatted(output,
 8003ade:	b186      	cbz	r6, 8003b02 <ids_print+0x3a>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	9a07      	ldr	r2, [sp, #28]
 8003ae4:	4093      	lsls	r3, r2
				(func_on &&
 8003ae6:	f013 0f10 	tst.w	r3, #16
 8003aea:	d118      	bne.n	8003b1e <ids_print+0x56>
		total += print_formatted(output,
 8003aec:	4e0d      	ldr	r6, [pc, #52]	; (8003b24 <ids_print+0x5c>)
 8003aee:	e009      	b.n	8003b04 <ids_print+0x3c>
		total += print_formatted(output, "<%s> ", severity[level]);
 8003af0:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <ids_print+0x60>)
 8003af2:	9a07      	ldr	r2, [sp, #28]
 8003af4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003af8:	490c      	ldr	r1, [pc, #48]	; (8003b2c <ids_print+0x64>)
 8003afa:	f7ff ff01 	bl	8003900 <print_formatted>
 8003afe:	4604      	mov	r4, r0
 8003b00:	e7eb      	b.n	8003ada <ids_print+0x12>
		total += print_formatted(output,
 8003b02:	4e08      	ldr	r6, [pc, #32]	; (8003b24 <ids_print+0x5c>)
 8003b04:	4639      	mov	r1, r7
 8003b06:	4628      	mov	r0, r5
 8003b08:	f7ff fe46 	bl	8003798 <log_source_name_get>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	4631      	mov	r1, r6
 8003b10:	4640      	mov	r0, r8
 8003b12:	f7ff fef5 	bl	8003900 <print_formatted>
 8003b16:	4404      	add	r4, r0
}
 8003b18:	4620      	mov	r0, r4
 8003b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		total += print_formatted(output,
 8003b1e:	4e04      	ldr	r6, [pc, #16]	; (8003b30 <ids_print+0x68>)
 8003b20:	e7f0      	b.n	8003b04 <ids_print+0x3c>
 8003b22:	bf00      	nop
 8003b24:	0800f2ec 	.word	0x0800f2ec
 8003b28:	0800f360 	.word	0x0800f360
 8003b2c:	0800f2f8 	.word	0x0800f2f8
 8003b30:	0800f2f4 	.word	0x0800f2f4

08003b34 <hexdump_print>:

static void hexdump_print(struct log_msg *msg,
			  const struct log_output *output,
			  int prefix_offset, uint32_t flags)
{
 8003b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b38:	b089      	sub	sp, #36	; 0x24
 8003b3a:	4607      	mov	r7, r0
 8003b3c:	460e      	mov	r6, r1
 8003b3e:	4691      	mov	r9, r2
 8003b40:	4698      	mov	r8, r3
	uint32_t offset = 0U;
	uint8_t buf[HEXDUMP_BYTES_IN_LINE];
	size_t length;

	print_formatted(output, "%s", log_msg_str_get(msg));
 8003b42:	f008 fce2 	bl	800c50a <log_msg_str_get>
 8003b46:	4602      	mov	r2, r0
 8003b48:	490f      	ldr	r1, [pc, #60]	; (8003b88 <hexdump_print+0x54>)
 8003b4a:	4630      	mov	r0, r6
 8003b4c:	f7ff fed8 	bl	8003900 <print_formatted>
	uint32_t offset = 0U;
 8003b50:	2400      	movs	r4, #0
 8003b52:	e009      	b.n	8003b68 <hexdump_print+0x34>
	do {
		length = sizeof(buf);
		log_msg_hexdump_data_get(msg, buf, &length, offset);

		if (length) {
			hexdump_line_print(output, buf, length,
 8003b54:	f8cd 8000 	str.w	r8, [sp]
 8003b58:	464b      	mov	r3, r9
 8003b5a:	eb0d 0105 	add.w	r1, sp, r5
 8003b5e:	4630      	mov	r0, r6
 8003b60:	f7ff ff50 	bl	8003a04 <hexdump_line_print>
					   prefix_offset, flags);
			offset += length;
 8003b64:	9d03      	ldr	r5, [sp, #12]
 8003b66:	442c      	add	r4, r5
		length = sizeof(buf);
 8003b68:	2510      	movs	r5, #16
 8003b6a:	9503      	str	r5, [sp, #12]
		log_msg_hexdump_data_get(msg, buf, &length, offset);
 8003b6c:	4623      	mov	r3, r4
 8003b6e:	aa03      	add	r2, sp, #12
 8003b70:	eb0d 0105 	add.w	r1, sp, r5
 8003b74:	4638      	mov	r0, r7
 8003b76:	f008 fcdd 	bl	800c534 <log_msg_hexdump_data_get>
		if (length) {
 8003b7a:	9a03      	ldr	r2, [sp, #12]
 8003b7c:	2a00      	cmp	r2, #0
 8003b7e:	d1e9      	bne.n	8003b54 <hexdump_print+0x20>
		} else {
			break;
		}
	} while (true);
}
 8003b80:	b009      	add	sp, #36	; 0x24
 8003b82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b86:	bf00      	nop
 8003b88:	0800f2d0 	.word	0x0800f2d0

08003b8c <raw_string_print>:
}


static void raw_string_print(struct log_msg *msg,
			     const struct log_output *output)
{
 8003b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	4606      	mov	r6, r0
 8003b92:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(output->size);

	size_t offset = 0;
	size_t length;
	bool eol = false;
 8003b94:	2700      	movs	r7, #0
	size_t offset = 0;
 8003b96:	463d      	mov	r5, r7
 8003b98:	e00d      	b.n	8003bb6 <raw_string_print+0x2a>
		/* Sting is stored in a hexdump message. */
		log_msg_hexdump_data_get(msg, output->buf, &length, offset);
		output->control_block->offset = length;

		if (length != 0) {
			eol = (output->buf[length - 1] == '\n');
 8003b9a:	68a2      	ldr	r2, [r4, #8]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	f813 7c01 	ldrb.w	r7, [r3, #-1]
 8003ba2:	2f0a      	cmp	r7, #10
 8003ba4:	bf14      	ite	ne
 8003ba6:	2700      	movne	r7, #0
 8003ba8:	2701      	moveq	r7, #1
		}

		log_output_flush(output);
 8003baa:	4620      	mov	r0, r4
 8003bac:	f008 fe71 	bl	800c892 <log_output_flush>
		offset += length;
 8003bb0:	9b01      	ldr	r3, [sp, #4]
 8003bb2:	441d      	add	r5, r3
	} while (length > 0);
 8003bb4:	b173      	cbz	r3, 8003bd4 <raw_string_print+0x48>
		length = output->size;
 8003bb6:	68e3      	ldr	r3, [r4, #12]
 8003bb8:	9301      	str	r3, [sp, #4]
		log_msg_hexdump_data_get(msg, output->buf, &length, offset);
 8003bba:	462b      	mov	r3, r5
 8003bbc:	aa01      	add	r2, sp, #4
 8003bbe:	68a1      	ldr	r1, [r4, #8]
 8003bc0:	4630      	mov	r0, r6
 8003bc2:	f008 fcb7 	bl	800c534 <log_msg_hexdump_data_get>
		output->control_block->offset = length;
 8003bc6:	6863      	ldr	r3, [r4, #4]
 8003bc8:	9a01      	ldr	r2, [sp, #4]
 8003bca:	601a      	str	r2, [r3, #0]
		if (length != 0) {
 8003bcc:	9b01      	ldr	r3, [sp, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0eb      	beq.n	8003baa <raw_string_print+0x1e>
 8003bd2:	e7e2      	b.n	8003b9a <raw_string_print+0xe>

	if (eol) {
 8003bd4:	b90f      	cbnz	r7, 8003bda <raw_string_print+0x4e>
		print_formatted(output, "\r");
	}
}
 8003bd6:	b003      	add	sp, #12
 8003bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_formatted(output, "\r");
 8003bda:	4902      	ldr	r1, [pc, #8]	; (8003be4 <raw_string_print+0x58>)
 8003bdc:	4620      	mov	r0, r4
 8003bde:	f7ff fe8f 	bl	8003900 <print_formatted>
}
 8003be2:	e7f8      	b.n	8003bd6 <raw_string_print+0x4a>
 8003be4:	0800f300 	.word	0x0800f300

08003be8 <log_output_dropped_process>:
	postfix_print(output, flags, level);
	log_output_flush(output);
}

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
 8003be8:	b570      	push	{r4, r5, r6, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	4604      	mov	r4, r0
	char buf[5];
	int len;
	static const char prefix[] = DROPPED_COLOR_PREFIX "--- ";
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;
 8003bee:	6805      	ldr	r5, [r0, #0]

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
 8003bf0:	f242 730f 	movw	r3, #9999	; 0x270f
 8003bf4:	428b      	cmp	r3, r1
 8003bf6:	bf28      	it	cs
 8003bf8:	460b      	movcs	r3, r1
 8003bfa:	4a0e      	ldr	r2, [pc, #56]	; (8003c34 <log_output_dropped_process+0x4c>)
 8003bfc:	2105      	movs	r1, #5
 8003bfe:	4668      	mov	r0, sp
 8003c00:	f008 fa93 	bl	800c12a <snprintk>
 8003c04:	4606      	mov	r6, r0

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
		     output->control_block->ctx);
 8003c06:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	220b      	movs	r2, #11
 8003c0c:	490a      	ldr	r1, [pc, #40]	; (8003c38 <log_output_dropped_process+0x50>)
 8003c0e:	4628      	mov	r0, r5
 8003c10:	f008 fc98 	bl	800c544 <buffer_write>
	buffer_write(outf, buf, len, output->control_block->ctx);
 8003c14:	6863      	ldr	r3, [r4, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	4632      	mov	r2, r6
 8003c1a:	4669      	mov	r1, sp
 8003c1c:	4628      	mov	r0, r5
 8003c1e:	f008 fc91 	bl	800c544 <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
		     output->control_block->ctx);
 8003c22:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	221b      	movs	r2, #27
 8003c28:	4904      	ldr	r1, [pc, #16]	; (8003c3c <log_output_dropped_process+0x54>)
 8003c2a:	4628      	mov	r0, r5
 8003c2c:	f008 fc8a 	bl	800c544 <buffer_write>
}
 8003c30:	b002      	add	sp, #8
 8003c32:	bd70      	pop	{r4, r5, r6, pc}
 8003c34:	0800fb8c 	.word	0x0800fb8c
 8003c38:	0800f354 	.word	0x0800f354
 8003c3c:	0800f338 	.word	0x0800f338

08003c40 <log_output_timestamp_freq_set>:

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
 8003c40:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <log_output_timestamp_freq_set+0x20>)
 8003c42:	2201      	movs	r2, #1
 8003c44:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
 8003c46:	e004      	b.n	8003c52 <log_output_timestamp_freq_set+0x12>
		frequency /= 2U;
 8003c48:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
 8003c4a:	4a05      	ldr	r2, [pc, #20]	; (8003c60 <log_output_timestamp_freq_set+0x20>)
 8003c4c:	6813      	ldr	r3, [r2, #0]
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
 8003c52:	4b04      	ldr	r3, [pc, #16]	; (8003c64 <log_output_timestamp_freq_set+0x24>)
 8003c54:	4298      	cmp	r0, r3
 8003c56:	d8f7      	bhi.n	8003c48 <log_output_timestamp_freq_set+0x8>
	}

	freq = frequency;
 8003c58:	4b03      	ldr	r3, [pc, #12]	; (8003c68 <log_output_timestamp_freq_set+0x28>)
 8003c5a:	6018      	str	r0, [r3, #0]
}
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	2000091c 	.word	0x2000091c
 8003c64:	000f4240 	.word	0x000f4240
 8003c68:	20000918 	.word	0x20000918

08003c6c <char_out>:
static const char LOG_HEX_SEP[10] = "##ZLOGV1##";

static const struct device *uart_dev;

static int char_out(uint8_t *data, size_t length, void *ctx)
{
 8003c6c:	b570      	push	{r4, r5, r6, lr}
 8003c6e:	4606      	mov	r6, r0
 8003c70:	460d      	mov	r5, r1
	ARG_UNUSED(ctx);

	for (size_t i = 0; i < length; i++) {
 8003c72:	2400      	movs	r4, #0
 8003c74:	e006      	b.n	8003c84 <char_out+0x18>
		/* lower 8-bit */
		x = data[i] & 0x0FU;
		(void)hex2char(x, &c);
		uart_poll_out(uart_dev, c);
#else
		uart_poll_out(uart_dev, data[i]);
 8003c76:	4b05      	ldr	r3, [pc, #20]	; (8003c8c <char_out+0x20>)
 8003c78:	6818      	ldr	r0, [r3, #0]
 8003c7a:	5d31      	ldrb	r1, [r6, r4]
				      unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
						unsigned char out_char)
{
	const struct uart_driver_api *api =
 8003c7c:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	4798      	blx	r3
	for (size_t i = 0; i < length; i++) {
 8003c82:	3401      	adds	r4, #1
 8003c84:	42ac      	cmp	r4, r5
 8003c86:	d3f6      	bcc.n	8003c76 <char_out+0xa>
#endif
	}

	return length;
}
 8003c88:	4628      	mov	r0, r5
 8003c8a:	bd70      	pop	{r4, r5, r6, pc}
 8003c8c:	20000934 	.word	0x20000934

08003c90 <log_backend_uart_init>:
	}
}

static void log_backend_uart_init(struct log_backend const *const backend)
{
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 8003c90:	4b01      	ldr	r3, [pc, #4]	; (8003c98 <log_backend_uart_init+0x8>)
 8003c92:	4a02      	ldr	r2, [pc, #8]	; (8003c9c <log_backend_uart_init+0xc>)
 8003c94:	601a      	str	r2, [r3, #0]
		 */
		for (int i = 0; i < sizeof(LOG_HEX_SEP); i++) {
			uart_poll_out(uart_dev, LOG_HEX_SEP[i]);
		}
	}
}
 8003c96:	4770      	bx	lr
 8003c98:	20000934 	.word	0x20000934
 8003c9c:	0800ea98 	.word	0x0800ea98

08003ca0 <panic>:

static void panic(struct log_backend const *const backend)
{
 8003ca0:	b508      	push	{r3, lr}
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
 8003ca2:	4802      	ldr	r0, [pc, #8]	; (8003cac <panic+0xc>)
 8003ca4:	f008 fdf5 	bl	800c892 <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
 8003ca8:	bd08      	pop	{r3, pc}
 8003caa:	bf00      	nop
 8003cac:	0800f3a4 	.word	0x0800f3a4

08003cb0 <dropped>:

static void dropped(const struct log_backend *const backend, uint32_t cnt)
{
 8003cb0:	b508      	push	{r3, lr}
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
 8003cb2:	4802      	ldr	r0, [pc, #8]	; (8003cbc <dropped+0xc>)
 8003cb4:	f7ff ff98 	bl	8003be8 <log_output_dropped_process>
	if (IS_ENABLED(CONFIG_LOG_BACKEND_UART_OUTPUT_DICTIONARY)) {
		log_dict_output_dropped_process(&log_output_uart, cnt);
	} else {
		log_backend_std_dropped(&log_output_uart, cnt);
	}
}
 8003cb8:	bd08      	pop	{r3, pc}
 8003cba:	bf00      	nop
 8003cbc:	0800f3a4 	.word	0x0800f3a4

08003cc0 <put>:
{
 8003cc0:	b510      	push	{r4, lr}
 8003cc2:	460c      	mov	r4, r1
	log_msg_get(msg);
 8003cc4:	4608      	mov	r0, r1
 8003cc6:	f008 fbfe 	bl	800c4c6 <log_msg_get>
	log_output_msg_process(output, msg, flags);
 8003cca:	220f      	movs	r2, #15
 8003ccc:	4621      	mov	r1, r4
 8003cce:	4803      	ldr	r0, [pc, #12]	; (8003cdc <put+0x1c>)
 8003cd0:	f008 fe08 	bl	800c8e4 <log_output_msg_process>
	log_msg_put(msg);
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	f008 fc1a 	bl	800c50e <log_msg_put>
}
 8003cda:	bd10      	pop	{r4, pc}
 8003cdc:	0800f3a4 	.word	0x0800f3a4

08003ce0 <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
 8003ce0:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
 8003ce2:	4c04      	ldr	r4, [pc, #16]	; (8003cf4 <__do_init_array_aux+0x14>)
 8003ce4:	e002      	b.n	8003cec <__do_init_array_aux+0xc>
		func < __init_array_end;
		func++) {
		(*func)();
 8003ce6:	f854 3b04 	ldr.w	r3, [r4], #4
 8003cea:	4798      	blx	r3
	for (func_ptr *func = __init_array_start;
 8003cec:	4b02      	ldr	r3, [pc, #8]	; (8003cf8 <__do_init_array_aux+0x18>)
 8003cee:	429c      	cmp	r4, r3
 8003cf0:	d3f9      	bcc.n	8003ce6 <__do_init_array_aux+0x6>
	}
}
 8003cf2:	bd10      	pop	{r4, pc}
 8003cf4:	0800edd8 	.word	0x0800edd8
 8003cf8:	0800edd8 	.word	0x0800edd8

08003cfc <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
 8003cfc:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <__do_global_ctors_aux+0x1c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
 8003d00:	b14b      	cbz	r3, 8003d16 <__do_global_ctors_aux+0x1a>
{
 8003d02:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
 8003d04:	1e5c      	subs	r4, r3, #1
 8003d06:	4a04      	ldr	r2, [pc, #16]	; (8003d18 <__do_global_ctors_aux+0x1c>)
 8003d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d0c:	4798      	blx	r3
 8003d0e:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
 8003d10:	2c00      	cmp	r4, #0
 8003d12:	d1f7      	bne.n	8003d04 <__do_global_ctors_aux+0x8>
	}
}
 8003d14:	bd10      	pop	{r4, pc}
 8003d16:	4770      	bx	lr
 8003d18:	0800edd0 	.word	0x0800edd0

08003d1c <stm32_pin_configure>:
static int stm32_pin_configure(uint32_t pin, uint32_t func, uint32_t altf)
{
	const struct device *port_device;
	int ret = 0;

	if (STM32_PORT(pin) >= STM32_PORTS_MAX) {
 8003d1c:	28af      	cmp	r0, #175	; 0xaf
 8003d1e:	d81d      	bhi.n	8003d5c <stm32_pin_configure+0x40>
{
 8003d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d22:	4604      	mov	r4, r0
 8003d24:	460f      	mov	r7, r1
 8003d26:	4615      	mov	r5, r2
 8003d28:	0903      	lsrs	r3, r0, #4
		return -EINVAL;
	}

	port_device = gpio_ports[STM32_PORT(pin)];
 8003d2a:	4a0e      	ldr	r2, [pc, #56]	; (8003d64 <stm32_pin_configure+0x48>)
 8003d2c:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]

	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8003d30:	b18e      	cbz	r6, 8003d56 <stm32_pin_configure+0x3a>
 8003d32:	4630      	mov	r0, r6
 8003d34:	f009 fe7b 	bl	800da2e <z_device_ready>
 8003d38:	b150      	cbz	r0, 8003d50 <stm32_pin_configure+0x34>
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	b95b      	cbnz	r3, 8003d56 <stm32_pin_configure+0x3a>
	if (ret != 0) {
		return ret;
	}
#endif

	gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8003d3e:	462b      	mov	r3, r5
 8003d40:	463a      	mov	r2, r7
 8003d42:	f004 010f 	and.w	r1, r4, #15
 8003d46:	4630      	mov	r0, r6
 8003d48:	f009 f811 	bl	800cd6e <gpio_stm32_configure>

#ifdef CONFIG_PM_DEVICE_RUNTIME
	ret = pm_device_put(port_device);
#endif

	return ret;
 8003d4c:	2000      	movs	r0, #0
}
 8003d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d50:	f06f 0312 	mvn.w	r3, #18
 8003d54:	e7f2      	b.n	8003d3c <stm32_pin_configure+0x20>
		return -ENODEV;
 8003d56:	f06f 0012 	mvn.w	r0, #18
 8003d5a:	e7f8      	b.n	8003d4e <stm32_pin_configure+0x32>
		return -EINVAL;
 8003d5c:	f06f 0015 	mvn.w	r0, #21
}
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	0800f3b4 	.word	0x0800f3b4

08003d68 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8003d68:	4901      	ldr	r1, [pc, #4]	; (8003d70 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8003d6a:	2210      	movs	r2, #16
	str	r2, [r1]
 8003d6c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8003d6e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8003d70:	e000ed10 	.word	0xe000ed10

08003d74 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8003d74:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8003d76:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8003d78:	f380 8811 	msr	BASEPRI, r0
	isb
 8003d7c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8003d80:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8003d84:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8003d86:	b662      	cpsie	i
	isb
 8003d88:	f3bf 8f6f 	isb	sy

	bx	lr
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop

08003d90 <esf_dump>:
#include <kernel_arch_data.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

static void esf_dump(const z_arch_esf_t *esf)
{
 8003d90:	b570      	push	{r4, r5, r6, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	4604      	mov	r4, r0
	return ((uint8_t *)data - (uint8_t *)__log_const_start)/
 8003d96:	4d1f      	ldr	r5, [pc, #124]	; (8003e14 <esf_dump+0x84>)
 8003d98:	4b1f      	ldr	r3, [pc, #124]	; (8003e18 <esf_dump+0x88>)
 8003d9a:	1aed      	subs	r5, r5, r3
 8003d9c:	08ed      	lsrs	r5, r5, #3
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 8003d9e:	2601      	movs	r6, #1
 8003da0:	f04f 0300 	mov.w	r3, #0
 8003da4:	f366 0302 	bfi	r3, r6, #0, #3
 8003da8:	f36f 03c5 	bfc	r3, #3, #3
 8003dac:	f365 138f 	bfi	r3, r5, #6, #10
 8003db0:	f8ad 3000 	strh.w	r3, [sp]
 8003db4:	6883      	ldr	r3, [r0, #8]
 8003db6:	6842      	ldr	r2, [r0, #4]
 8003db8:	6801      	ldr	r1, [r0, #0]
 8003dba:	4818      	ldr	r0, [pc, #96]	; (8003e1c <esf_dump+0x8c>)
 8003dbc:	f7ff fbc2 	bl	8003544 <log_3>
		esf->basic.a1, esf->basic.a2, esf->basic.a3);
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	f366 0302 	bfi	r3, r6, #0, #3
 8003dc8:	f36f 03c5 	bfc	r3, #3, #3
 8003dcc:	f365 138f 	bfi	r3, r5, #6, #10
 8003dd0:	f8ad 3000 	strh.w	r3, [sp]
 8003dd4:	6963      	ldr	r3, [r4, #20]
 8003dd6:	6922      	ldr	r2, [r4, #16]
 8003dd8:	68e1      	ldr	r1, [r4, #12]
 8003dda:	4811      	ldr	r0, [pc, #68]	; (8003e20 <esf_dump+0x90>)
 8003ddc:	f7ff fbb2 	bl	8003544 <log_3>
		esf->basic.a4, esf->basic.ip, esf->basic.lr);
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
 8003de0:	f04f 0200 	mov.w	r2, #0
 8003de4:	f366 0202 	bfi	r2, r6, #0, #3
 8003de8:	f36f 02c5 	bfc	r2, #3, #3
 8003dec:	f365 128f 	bfi	r2, r5, #6, #10
 8003df0:	69e1      	ldr	r1, [r4, #28]
 8003df2:	480c      	ldr	r0, [pc, #48]	; (8003e24 <esf_dump+0x94>)
 8003df4:	f7ff fc0a 	bl	800360c <log_1>
	}

	LOG_ERR("EXC_RETURN: 0x%0x", esf->extra_info.exc_return);

#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f366 0202 	bfi	r2, r6, #0, #3
 8003e00:	f36f 02c5 	bfc	r2, #3, #3
 8003e04:	f365 128f 	bfi	r2, r5, #6, #10
 8003e08:	69a1      	ldr	r1, [r4, #24]
 8003e0a:	4807      	ldr	r0, [pc, #28]	; (8003e28 <esf_dump+0x98>)
 8003e0c:	f7ff fbfe 	bl	800360c <log_1>
		esf->basic.pc);
}
 8003e10:	b002      	add	sp, #8
 8003e12:	bd70      	pop	{r4, r5, r6, pc}
 8003e14:	0800edf8 	.word	0x0800edf8
 8003e18:	0800edd8 	.word	0x0800edd8
 8003e1c:	0800f3e0 	.word	0x0800f3e0
 8003e20:	0800f410 	.word	0x0800f410
 8003e24:	0800f440 	.word	0x0800f440
 8003e28:	0800f450 	.word	0x0800f450

08003e2c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8003e2c:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	db07      	blt.n	8003e42 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e32:	f000 021f 	and.w	r2, r0, #31
 8003e36:	0940      	lsrs	r0, r0, #5
 8003e38:	2301      	movs	r3, #1
 8003e3a:	4093      	lsls	r3, r2
 8003e3c:	4a01      	ldr	r2, [pc, #4]	; (8003e44 <arch_irq_enable+0x18>)
 8003e3e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8003e42:	4770      	bx	lr
 8003e44:	e000e100 	.word	0xe000e100

08003e48 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
 8003e48:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8003e4a:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	db08      	blt.n	8003e62 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e50:	0109      	lsls	r1, r1, #4
 8003e52:	b2c9      	uxtb	r1, r1
 8003e54:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003e58:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003e5c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
 8003e60:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e62:	f000 000f 	and.w	r0, r0, #15
 8003e66:	0109      	lsls	r1, r1, #4
 8003e68:	b2c9      	uxtb	r1, r1
 8003e6a:	4b01      	ldr	r3, [pc, #4]	; (8003e70 <z_arm_irq_priority_set+0x28>)
 8003e6c:	5419      	strb	r1, [r3, r0]
}
 8003e6e:	4770      	bx	lr
 8003e70:	e000ed14 	.word	0xe000ed14

08003e74 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8003e74:	bf30      	wfi
    b z_SysNmiOnReset
 8003e76:	f7ff bffd 	b.w	8003e74 <z_SysNmiOnReset>
 8003e7a:	bf00      	nop

08003e7c <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
 8003e7c:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8003e7e:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <z_arm_prep_c+0x40>)
 8003e80:	4a0f      	ldr	r2, [pc, #60]	; (8003ec0 <z_arm_prep_c+0x44>)
 8003e82:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003e86:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003e88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e8c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8003e90:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e94:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003e9c:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8003ea0:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8003ea4:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8003ea8:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8003eac:	f004 ff82 	bl	8008db4 <z_bss_zero>
	z_data_copy();
 8003eb0:	f005 ffc8 	bl	8009e44 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 8003eb4:	f000 fc9e 	bl	80047f4 <z_arm_interrupt_init>
	z_cstart();
 8003eb8:	f004 ff88 	bl	8008dcc <z_cstart>
 8003ebc:	e000ed00 	.word	0xe000ed00
 8003ec0:	08000000 	.word	0x08000000

08003ec4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8003ec4:	4a09      	ldr	r2, [pc, #36]	; (8003eec <arch_swap+0x28>)
 8003ec6:	6893      	ldr	r3, [r2, #8]
 8003ec8:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
 8003eca:	4909      	ldr	r1, [pc, #36]	; (8003ef0 <arch_swap+0x2c>)
 8003ecc:	6809      	ldr	r1, [r1, #0]
 8003ece:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8003ed0:	4908      	ldr	r1, [pc, #32]	; (8003ef4 <arch_swap+0x30>)
 8003ed2:	684b      	ldr	r3, [r1, #4]
 8003ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ed8:	604b      	str	r3, [r1, #4]
 8003eda:	2300      	movs	r3, #0
 8003edc:	f383 8811 	msr	BASEPRI, r3
 8003ee0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8003ee4:	6893      	ldr	r3, [r2, #8]
}
 8003ee6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	20000dfc 	.word	0x20000dfc
 8003ef0:	080101a4 	.word	0x080101a4
 8003ef4:	e000ed00 	.word	0xe000ed00

08003ef8 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8003ef8:	4912      	ldr	r1, [pc, #72]	; (8003f44 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8003efa:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8003efc:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8003f00:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8003f02:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8003f06:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8003f0a:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8003f0c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8003f10:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8003f14:	4f0c      	ldr	r7, [pc, #48]	; (8003f48 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8003f16:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8003f1a:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8003f1c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8003f1e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8003f20:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
 8003f22:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8003f24:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8003f26:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8003f2a:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8003f2c:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 8003f2e:	f000 fcb5 	bl	800489c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 8003f32:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8003f36:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8003f3a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8003f3e:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 8003f42:	4770      	bx	lr
    ldr r1, =_kernel
 8003f44:	20000dfc 	.word	0x20000dfc
    ldr v4, =_SCS_ICSR
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8003f4c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8003f50:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8003f52:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8003f56:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8003f5a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8003f5c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8003f60:	2902      	cmp	r1, #2
    beq _oops
 8003f62:	d0ff      	beq.n	8003f64 <_oops>

08003f64 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8003f64:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 8003f66:	f008 fd3a 	bl	800c9de <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 8003f6a:	bd01      	pop	{r0, pc}

08003f6c <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
 8003f6c:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 8003f6e:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
 8003f72:	490d      	ldr	r1, [pc, #52]	; (8003fa8 <arch_new_thread+0x3c>)
 8003f74:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
 8003f78:	f021 0101 	bic.w	r1, r1, #1
 8003f7c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
 8003f80:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
 8003f84:	9b01      	ldr	r3, [sp, #4]
 8003f86:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
 8003f8a:	9b02      	ldr	r3, [sp, #8]
 8003f8c:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
 8003f90:	9b03      	ldr	r3, [sp, #12]
 8003f92:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 8003f96:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f9a:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
 8003f9e:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8003fa4:	bc10      	pop	{r4}
 8003fa6:	4770      	bx	lr
 8003fa8:	0800c147 	.word	0x0800c147

08003fac <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8003fac:	4b11      	ldr	r3, [pc, #68]	; (8003ff4 <z_check_thread_stack_fail+0x48>)
 8003fae:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
 8003fb0:	b1ea      	cbz	r2, 8003fee <z_check_thread_stack_fail+0x42>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 8003fb2:	f110 0f16 	cmn.w	r0, #22
 8003fb6:	d010      	beq.n	8003fda <z_check_thread_stack_fail+0x2e>
 8003fb8:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8003fba:	f1a3 0c20 	sub.w	ip, r3, #32
 8003fbe:	4584      	cmp	ip, r0
 8003fc0:	d805      	bhi.n	8003fce <z_check_thread_stack_fail+0x22>
 8003fc2:	4283      	cmp	r3, r0
 8003fc4:	d905      	bls.n	8003fd2 <z_check_thread_stack_fail+0x26>
 8003fc6:	428b      	cmp	r3, r1
 8003fc8:	d805      	bhi.n	8003fd6 <z_check_thread_stack_fail+0x2a>
 8003fca:	2100      	movs	r1, #0
 8003fcc:	e00a      	b.n	8003fe4 <z_check_thread_stack_fail+0x38>
 8003fce:	2100      	movs	r1, #0
 8003fd0:	e008      	b.n	8003fe4 <z_check_thread_stack_fail+0x38>
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	e006      	b.n	8003fe4 <z_check_thread_stack_fail+0x38>
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	e004      	b.n	8003fe4 <z_check_thread_stack_fail+0x38>
 8003fda:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8003fdc:	428b      	cmp	r3, r1
 8003fde:	bf94      	ite	ls
 8003fe0:	2100      	movls	r1, #0
 8003fe2:	2101      	movhi	r1, #1
 8003fe4:	b909      	cbnz	r1, 8003fea <z_check_thread_stack_fail+0x3e>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8003fe6:	2000      	movs	r0, #0
}
 8003fe8:	4770      	bx	lr
		return thread->stack_info.start;
 8003fea:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8003fec:	4770      	bx	lr
		return 0;
 8003fee:	2000      	movs	r0, #0
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	20000dfc 	.word	0x20000dfc

08003ff8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8003ff8:	b508      	push	{r3, lr}
 8003ffa:	460d      	mov	r5, r1
 8003ffc:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8003ffe:	4b08      	ldr	r3, [pc, #32]	; (8004020 <arch_switch_to_main_thread+0x28>)
 8004000:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 8004002:	f000 fc4b 	bl	800489c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8004006:	4620      	mov	r0, r4
 8004008:	f385 8809 	msr	PSP, r5
 800400c:	2100      	movs	r1, #0
 800400e:	b663      	cpsie	if
 8004010:	f381 8811 	msr	BASEPRI, r1
 8004014:	f3bf 8f6f 	isb	sy
 8004018:	2200      	movs	r2, #0
 800401a:	2300      	movs	r3, #0
 800401c:	f008 f893 	bl	800c146 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8004020:	20000dfc 	.word	0x20000dfc

08004024 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 8004024:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 8004026:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 800402a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 800402e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 8004032:	4904      	ldr	r1, [pc, #16]	; (8004044 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 8004034:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 8004036:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8004038:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 800403a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 800403e:	4902      	ldr	r1, [pc, #8]	; (8004048 <_isr_wrapper+0x24>)
	bx r1
 8004040:	4708      	bx	r1
 8004042:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 8004044:	0800eb28 	.word	0x0800eb28
	ldr r1, =z_arm_int_exit
 8004048:	0800404d 	.word	0x0800404d

0800404c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 800404c:	4b04      	ldr	r3, [pc, #16]	; (8004060 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 800404e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 8004050:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 8004052:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 8004054:	d003      	beq.n	800405e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 8004056:	4903      	ldr	r1, [pc, #12]	; (8004064 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8004058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 800405c:	600a      	str	r2, [r1, #0]

0800405e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 800405e:	4770      	bx	lr
	ldr r3, =_kernel
 8004060:	20000dfc 	.word	0x20000dfc
	ldr r1, =_SCS_ICSR
 8004064:	e000ed04 	.word	0xe000ed04

08004068 <usage_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
{
 8004068:	b508      	push	{r3, lr}
 800406a:	4b4e      	ldr	r3, [pc, #312]	; (80041a4 <usage_fault+0x13c>)
 800406c:	4a4e      	ldr	r2, [pc, #312]	; (80041a8 <usage_fault+0x140>)
 800406e:	1a9b      	subs	r3, r3, r2
 8004070:	08db      	lsrs	r3, r3, #3
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
 8004072:	f04f 0100 	mov.w	r1, #0
 8004076:	2201      	movs	r2, #1
 8004078:	f362 0102 	bfi	r1, r2, #0, #3
 800407c:	f36f 01c5 	bfc	r1, #3, #3
 8004080:	f363 118f 	bfi	r1, r3, #6, #10
 8004084:	4849      	ldr	r0, [pc, #292]	; (80041ac <usage_fault+0x144>)
 8004086:	f7ff fa97 	bl	80035b8 <log_0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 800408a:	4b49      	ldr	r3, [pc, #292]	; (80041b0 <usage_fault+0x148>)
 800408c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800408e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004092:	d121      	bne.n	80040d8 <usage_fault+0x70>
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8004094:	4b46      	ldr	r3, [pc, #280]	; (80041b0 <usage_fault+0x148>)
 8004096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004098:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800409c:	d12d      	bne.n	80040fa <usage_fault+0x92>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 800409e:	4b44      	ldr	r3, [pc, #272]	; (80041b0 <usage_fault+0x148>)
 80040a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a2:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80040a6:	d139      	bne.n	800411c <usage_fault+0xb4>
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 80040a8:	4b41      	ldr	r3, [pc, #260]	; (80041b0 <usage_fault+0x148>)
 80040aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ac:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80040b0:	d145      	bne.n	800413e <usage_fault+0xd6>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 80040b2:	4b3f      	ldr	r3, [pc, #252]	; (80041b0 <usage_fault+0x148>)
 80040b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80040ba:	d151      	bne.n	8004160 <usage_fault+0xf8>
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 80040bc:	4b3c      	ldr	r3, [pc, #240]	; (80041b0 <usage_fault+0x148>)
 80040be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80040c4:	d15d      	bne.n	8004182 <usage_fault+0x11a>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 80040c6:	4a3a      	ldr	r2, [pc, #232]	; (80041b0 <usage_fault+0x148>)
 80040c8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80040ca:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 80040ce:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 80040d2:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
 80040d4:	2000      	movs	r0, #0
 80040d6:	bd08      	pop	{r3, pc}
 80040d8:	4b32      	ldr	r3, [pc, #200]	; (80041a4 <usage_fault+0x13c>)
 80040da:	4a33      	ldr	r2, [pc, #204]	; (80041a8 <usage_fault+0x140>)
 80040dc:	1a9b      	subs	r3, r3, r2
 80040de:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Division by zero");
 80040e0:	f04f 0100 	mov.w	r1, #0
 80040e4:	2201      	movs	r2, #1
 80040e6:	f362 0102 	bfi	r1, r2, #0, #3
 80040ea:	f36f 01c5 	bfc	r1, #3, #3
 80040ee:	f363 118f 	bfi	r1, r3, #6, #10
 80040f2:	4830      	ldr	r0, [pc, #192]	; (80041b4 <usage_fault+0x14c>)
 80040f4:	f7ff fa60 	bl	80035b8 <log_0>
 80040f8:	e7cc      	b.n	8004094 <usage_fault+0x2c>
 80040fa:	4b2a      	ldr	r3, [pc, #168]	; (80041a4 <usage_fault+0x13c>)
 80040fc:	4a2a      	ldr	r2, [pc, #168]	; (80041a8 <usage_fault+0x140>)
 80040fe:	1a9b      	subs	r3, r3, r2
 8004100:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Unaligned memory access");
 8004102:	f04f 0100 	mov.w	r1, #0
 8004106:	2201      	movs	r2, #1
 8004108:	f362 0102 	bfi	r1, r2, #0, #3
 800410c:	f36f 01c5 	bfc	r1, #3, #3
 8004110:	f363 118f 	bfi	r1, r3, #6, #10
 8004114:	4828      	ldr	r0, [pc, #160]	; (80041b8 <usage_fault+0x150>)
 8004116:	f7ff fa4f 	bl	80035b8 <log_0>
 800411a:	e7c0      	b.n	800409e <usage_fault+0x36>
 800411c:	4b21      	ldr	r3, [pc, #132]	; (80041a4 <usage_fault+0x13c>)
 800411e:	4a22      	ldr	r2, [pc, #136]	; (80041a8 <usage_fault+0x140>)
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  No coprocessor instructions");
 8004124:	f04f 0100 	mov.w	r1, #0
 8004128:	2201      	movs	r2, #1
 800412a:	f362 0102 	bfi	r1, r2, #0, #3
 800412e:	f36f 01c5 	bfc	r1, #3, #3
 8004132:	f363 118f 	bfi	r1, r3, #6, #10
 8004136:	4821      	ldr	r0, [pc, #132]	; (80041bc <usage_fault+0x154>)
 8004138:	f7ff fa3e 	bl	80035b8 <log_0>
 800413c:	e7b4      	b.n	80040a8 <usage_fault+0x40>
 800413e:	4b19      	ldr	r3, [pc, #100]	; (80041a4 <usage_fault+0x13c>)
 8004140:	4a19      	ldr	r2, [pc, #100]	; (80041a8 <usage_fault+0x140>)
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
 8004146:	f04f 0100 	mov.w	r1, #0
 800414a:	2201      	movs	r2, #1
 800414c:	f362 0102 	bfi	r1, r2, #0, #3
 8004150:	f36f 01c5 	bfc	r1, #3, #3
 8004154:	f363 118f 	bfi	r1, r3, #6, #10
 8004158:	4819      	ldr	r0, [pc, #100]	; (80041c0 <usage_fault+0x158>)
 800415a:	f7ff fa2d 	bl	80035b8 <log_0>
 800415e:	e7a8      	b.n	80040b2 <usage_fault+0x4a>
 8004160:	4b10      	ldr	r3, [pc, #64]	; (80041a4 <usage_fault+0x13c>)
 8004162:	4a11      	ldr	r2, [pc, #68]	; (80041a8 <usage_fault+0x140>)
 8004164:	1a9b      	subs	r3, r3, r2
 8004166:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Illegal use of the EPSR");
 8004168:	f04f 0100 	mov.w	r1, #0
 800416c:	2201      	movs	r2, #1
 800416e:	f362 0102 	bfi	r1, r2, #0, #3
 8004172:	f36f 01c5 	bfc	r1, #3, #3
 8004176:	f363 118f 	bfi	r1, r3, #6, #10
 800417a:	4812      	ldr	r0, [pc, #72]	; (80041c4 <usage_fault+0x15c>)
 800417c:	f7ff fa1c 	bl	80035b8 <log_0>
 8004180:	e79c      	b.n	80040bc <usage_fault+0x54>
 8004182:	4b08      	ldr	r3, [pc, #32]	; (80041a4 <usage_fault+0x13c>)
 8004184:	4a08      	ldr	r2, [pc, #32]	; (80041a8 <usage_fault+0x140>)
 8004186:	1a9b      	subs	r3, r3, r2
 8004188:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
 800418a:	f04f 0100 	mov.w	r1, #0
 800418e:	2201      	movs	r2, #1
 8004190:	f362 0102 	bfi	r1, r2, #0, #3
 8004194:	f36f 01c5 	bfc	r1, #3, #3
 8004198:	f363 118f 	bfi	r1, r3, #6, #10
 800419c:	480a      	ldr	r0, [pc, #40]	; (80041c8 <usage_fault+0x160>)
 800419e:	f7ff fa0b 	bl	80035b8 <log_0>
 80041a2:	e790      	b.n	80040c6 <usage_fault+0x5e>
 80041a4:	0800edf8 	.word	0x0800edf8
 80041a8:	0800edd8 	.word	0x0800edd8
 80041ac:	0800f480 	.word	0x0800f480
 80041b0:	e000ed00 	.word	0xe000ed00
 80041b4:	0800f498 	.word	0x0800f498
 80041b8:	0800f4ac 	.word	0x0800f4ac
 80041bc:	0800f4c8 	.word	0x0800f4c8
 80041c0:	0800f4e8 	.word	0x0800f4e8
 80041c4:	0800f510 	.word	0x0800f510
 80041c8:	0800f52c 	.word	0x0800f52c

080041cc <debug_monitor>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static void debug_monitor(z_arch_esf_t *esf, bool *recoverable)
{
 80041cc:	b508      	push	{r3, lr}
	*recoverable = false;
 80041ce:	2200      	movs	r2, #0
 80041d0:	700a      	strb	r2, [r1, #0]
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <debug_monitor+0x28>)
 80041d4:	4908      	ldr	r1, [pc, #32]	; (80041f8 <debug_monitor+0x2c>)
 80041d6:	1a5b      	subs	r3, r3, r1
 80041d8:	08db      	lsrs	r3, r3, #3

	PR_FAULT_INFO(
 80041da:	f04f 0100 	mov.w	r1, #0
 80041de:	2001      	movs	r0, #1
 80041e0:	f360 0102 	bfi	r1, r0, #0, #3
 80041e4:	f362 01c5 	bfi	r1, r2, #3, #3
 80041e8:	f363 118f 	bfi	r1, r3, #6, #10
 80041ec:	4803      	ldr	r0, [pc, #12]	; (80041fc <debug_monitor+0x30>)
 80041ee:	f7ff f9e3 	bl	80035b8 <log_0>

		*recoverable = memory_fault_recoverable(esf, false);
	}

#endif
}
 80041f2:	bd08      	pop	{r3, pc}
 80041f4:	0800edf8 	.word	0x0800edf8
 80041f8:	0800edd8 	.word	0x0800edd8
 80041fc:	0800f558 	.word	0x0800f558

08004200 <bus_fault>:
{
 8004200:	b570      	push	{r4, r5, r6, lr}
 8004202:	4605      	mov	r5, r0
 8004204:	460e      	mov	r6, r1
 8004206:	4614      	mov	r4, r2
 8004208:	4b5e      	ldr	r3, [pc, #376]	; (8004384 <bus_fault+0x184>)
 800420a:	4a5f      	ldr	r2, [pc, #380]	; (8004388 <bus_fault+0x188>)
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	08db      	lsrs	r3, r3, #3
	PR_FAULT_INFO("***** BUS FAULT *****");
 8004210:	f04f 0100 	mov.w	r1, #0
 8004214:	2201      	movs	r2, #1
 8004216:	f362 0102 	bfi	r1, r2, #0, #3
 800421a:	f36f 01c5 	bfc	r1, #3, #3
 800421e:	f363 118f 	bfi	r1, r3, #6, #10
 8004222:	485a      	ldr	r0, [pc, #360]	; (800438c <bus_fault+0x18c>)
 8004224:	f7ff f9c8 	bl	80035b8 <log_0>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 8004228:	4b59      	ldr	r3, [pc, #356]	; (8004390 <bus_fault+0x190>)
 800422a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004230:	d124      	bne.n	800427c <bus_fault+0x7c>
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8004232:	4b57      	ldr	r3, [pc, #348]	; (8004390 <bus_fault+0x190>)
 8004234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004236:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800423a:	d130      	bne.n	800429e <bus_fault+0x9e>
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 800423c:	4b54      	ldr	r3, [pc, #336]	; (8004390 <bus_fault+0x190>)
 800423e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004240:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004244:	d13c      	bne.n	80042c0 <bus_fault+0xc0>
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 8004246:	4b52      	ldr	r3, [pc, #328]	; (8004390 <bus_fault+0x190>)
 8004248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800424e:	d165      	bne.n	800431c <bus_fault+0x11c>
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 8004250:	4b4f      	ldr	r3, [pc, #316]	; (8004390 <bus_fault+0x190>)
 8004252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004254:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004258:	d171      	bne.n	800433e <bus_fault+0x13e>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 800425a:	4b4d      	ldr	r3, [pc, #308]	; (8004390 <bus_fault+0x190>)
 800425c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004262:	d17d      	bne.n	8004360 <bus_fault+0x160>
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8004264:	4a4a      	ldr	r2, [pc, #296]	; (8004390 <bus_fault+0x190>)
 8004266:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004268:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 800426c:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 800426e:	2101      	movs	r1, #1
 8004270:	4628      	mov	r0, r5
 8004272:	f008 fbc6 	bl	800ca02 <memory_fault_recoverable>
 8004276:	7020      	strb	r0, [r4, #0]
}
 8004278:	2000      	movs	r0, #0
 800427a:	bd70      	pop	{r4, r5, r6, pc}
 800427c:	4b41      	ldr	r3, [pc, #260]	; (8004384 <bus_fault+0x184>)
 800427e:	4a42      	ldr	r2, [pc, #264]	; (8004388 <bus_fault+0x188>)
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Stacking error");
 8004284:	f04f 0100 	mov.w	r1, #0
 8004288:	2201      	movs	r2, #1
 800428a:	f362 0102 	bfi	r1, r2, #0, #3
 800428e:	f36f 01c5 	bfc	r1, #3, #3
 8004292:	f363 118f 	bfi	r1, r3, #6, #10
 8004296:	483f      	ldr	r0, [pc, #252]	; (8004394 <bus_fault+0x194>)
 8004298:	f7ff f98e 	bl	80035b8 <log_0>
 800429c:	e7c9      	b.n	8004232 <bus_fault+0x32>
 800429e:	4b39      	ldr	r3, [pc, #228]	; (8004384 <bus_fault+0x184>)
 80042a0:	4a39      	ldr	r2, [pc, #228]	; (8004388 <bus_fault+0x188>)
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Unstacking error");
 80042a6:	f04f 0100 	mov.w	r1, #0
 80042aa:	2201      	movs	r2, #1
 80042ac:	f362 0102 	bfi	r1, r2, #0, #3
 80042b0:	f36f 01c5 	bfc	r1, #3, #3
 80042b4:	f363 118f 	bfi	r1, r3, #6, #10
 80042b8:	4837      	ldr	r0, [pc, #220]	; (8004398 <bus_fault+0x198>)
 80042ba:	f7ff f97d 	bl	80035b8 <log_0>
 80042be:	e7bd      	b.n	800423c <bus_fault+0x3c>
 80042c0:	4b30      	ldr	r3, [pc, #192]	; (8004384 <bus_fault+0x184>)
 80042c2:	4a31      	ldr	r2, [pc, #196]	; (8004388 <bus_fault+0x188>)
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Precise data bus error");
 80042c8:	f04f 0100 	mov.w	r1, #0
 80042cc:	2201      	movs	r2, #1
 80042ce:	f362 0102 	bfi	r1, r2, #0, #3
 80042d2:	f36f 01c5 	bfc	r1, #3, #3
 80042d6:	f363 118f 	bfi	r1, r3, #6, #10
 80042da:	4830      	ldr	r0, [pc, #192]	; (800439c <bus_fault+0x19c>)
 80042dc:	f7ff f96c 	bl	80035b8 <log_0>
		STORE_xFAR(bfar, SCB->BFAR);
 80042e0:	4b2b      	ldr	r3, [pc, #172]	; (8004390 <bus_fault+0x190>)
 80042e2:	6b99      	ldr	r1, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 80042e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80042ea:	d0ac      	beq.n	8004246 <bus_fault+0x46>
 80042ec:	4b25      	ldr	r3, [pc, #148]	; (8004384 <bus_fault+0x184>)
 80042ee:	4a26      	ldr	r2, [pc, #152]	; (8004388 <bus_fault+0x188>)
 80042f0:	1a9b      	subs	r3, r3, r2
 80042f2:	08db      	lsrs	r3, r3, #3
			PR_EXC("  BFAR Address: 0x%x", bfar);
 80042f4:	f04f 0200 	mov.w	r2, #0
 80042f8:	2001      	movs	r0, #1
 80042fa:	f360 0202 	bfi	r2, r0, #0, #3
 80042fe:	f36f 02c5 	bfc	r2, #3, #3
 8004302:	f363 128f 	bfi	r2, r3, #6, #10
 8004306:	4826      	ldr	r0, [pc, #152]	; (80043a0 <bus_fault+0x1a0>)
 8004308:	f7ff f980 	bl	800360c <log_1>
			if (from_hard_fault != 0) {
 800430c:	2e00      	cmp	r6, #0
 800430e:	d09a      	beq.n	8004246 <bus_fault+0x46>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 8004310:	4a1f      	ldr	r2, [pc, #124]	; (8004390 <bus_fault+0x190>)
 8004312:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004314:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004318:	6293      	str	r3, [r2, #40]	; 0x28
 800431a:	e794      	b.n	8004246 <bus_fault+0x46>
 800431c:	4b19      	ldr	r3, [pc, #100]	; (8004384 <bus_fault+0x184>)
 800431e:	4a1a      	ldr	r2, [pc, #104]	; (8004388 <bus_fault+0x188>)
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Imprecise data bus error");
 8004324:	f04f 0100 	mov.w	r1, #0
 8004328:	2201      	movs	r2, #1
 800432a:	f362 0102 	bfi	r1, r2, #0, #3
 800432e:	f36f 01c5 	bfc	r1, #3, #3
 8004332:	f363 118f 	bfi	r1, r3, #6, #10
 8004336:	481b      	ldr	r0, [pc, #108]	; (80043a4 <bus_fault+0x1a4>)
 8004338:	f7ff f93e 	bl	80035b8 <log_0>
 800433c:	e788      	b.n	8004250 <bus_fault+0x50>
 800433e:	4b11      	ldr	r3, [pc, #68]	; (8004384 <bus_fault+0x184>)
 8004340:	4a11      	ldr	r2, [pc, #68]	; (8004388 <bus_fault+0x188>)
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Instruction bus error");
 8004346:	f04f 0100 	mov.w	r1, #0
 800434a:	2201      	movs	r2, #1
 800434c:	f362 0102 	bfi	r1, r2, #0, #3
 8004350:	f36f 01c5 	bfc	r1, #3, #3
 8004354:	f363 118f 	bfi	r1, r3, #6, #10
 8004358:	4813      	ldr	r0, [pc, #76]	; (80043a8 <bus_fault+0x1a8>)
 800435a:	f7ff f92d 	bl	80035b8 <log_0>
 800435e:	e781      	b.n	8004264 <bus_fault+0x64>
 8004360:	4b08      	ldr	r3, [pc, #32]	; (8004384 <bus_fault+0x184>)
 8004362:	4a09      	ldr	r2, [pc, #36]	; (8004388 <bus_fault+0x188>)
 8004364:	1a9b      	subs	r3, r3, r2
 8004366:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
 8004368:	f04f 0100 	mov.w	r1, #0
 800436c:	2201      	movs	r2, #1
 800436e:	f362 0102 	bfi	r1, r2, #0, #3
 8004372:	f36f 01c5 	bfc	r1, #3, #3
 8004376:	f363 118f 	bfi	r1, r3, #6, #10
 800437a:	480c      	ldr	r0, [pc, #48]	; (80043ac <bus_fault+0x1ac>)
 800437c:	f7ff f91c 	bl	80035b8 <log_0>
 8004380:	e770      	b.n	8004264 <bus_fault+0x64>
 8004382:	bf00      	nop
 8004384:	0800edf8 	.word	0x0800edf8
 8004388:	0800edd8 	.word	0x0800edd8
 800438c:	0800f57c 	.word	0x0800f57c
 8004390:	e000ed00 	.word	0xe000ed00
 8004394:	0800f594 	.word	0x0800f594
 8004398:	0800f5a8 	.word	0x0800f5a8
 800439c:	0800f5bc 	.word	0x0800f5bc
 80043a0:	0800f5d8 	.word	0x0800f5d8
 80043a4:	0800f5f0 	.word	0x0800f5f0
 80043a8:	0800f60c 	.word	0x0800f60c
 80043ac:	0800f624 	.word	0x0800f624

080043b0 <mem_manage_fault>:
{
 80043b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b2:	4605      	mov	r5, r0
 80043b4:	460c      	mov	r4, r1
 80043b6:	4616      	mov	r6, r2
 80043b8:	4b64      	ldr	r3, [pc, #400]	; (800454c <mem_manage_fault+0x19c>)
 80043ba:	4a65      	ldr	r2, [pc, #404]	; (8004550 <mem_manage_fault+0x1a0>)
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	08db      	lsrs	r3, r3, #3
	PR_FAULT_INFO("***** MPU FAULT *****");
 80043c0:	f04f 0100 	mov.w	r1, #0
 80043c4:	2201      	movs	r2, #1
 80043c6:	f362 0102 	bfi	r1, r2, #0, #3
 80043ca:	f36f 01c5 	bfc	r1, #3, #3
 80043ce:	f363 118f 	bfi	r1, r3, #6, #10
 80043d2:	4860      	ldr	r0, [pc, #384]	; (8004554 <mem_manage_fault+0x1a4>)
 80043d4:	f7ff f8f0 	bl	80035b8 <log_0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 80043d8:	4b5f      	ldr	r3, [pc, #380]	; (8004558 <mem_manage_fault+0x1a8>)
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	f013 0f10 	tst.w	r3, #16
 80043e0:	d132      	bne.n	8004448 <mem_manage_fault+0x98>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 80043e2:	4b5d      	ldr	r3, [pc, #372]	; (8004558 <mem_manage_fault+0x1a8>)
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e6:	f013 0f08 	tst.w	r3, #8
 80043ea:	d13e      	bne.n	800446a <mem_manage_fault+0xba>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 80043ec:	4b5a      	ldr	r3, [pc, #360]	; (8004558 <mem_manage_fault+0x1a8>)
 80043ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f0:	f013 0f02 	tst.w	r3, #2
 80043f4:	d14a      	bne.n	800448c <mem_manage_fault+0xdc>
	uint32_t mmfar = -EINVAL;
 80043f6:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 80043fa:	4b57      	ldr	r3, [pc, #348]	; (8004558 <mem_manage_fault+0x1a8>)
 80043fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fe:	f013 0f01 	tst.w	r3, #1
 8004402:	d175      	bne.n	80044f0 <mem_manage_fault+0x140>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 8004404:	4b54      	ldr	r3, [pc, #336]	; (8004558 <mem_manage_fault+0x1a8>)
 8004406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004408:	f013 0f20 	tst.w	r3, #32
 800440c:	f040 8081 	bne.w	8004512 <mem_manage_fault+0x162>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8004410:	4b51      	ldr	r3, [pc, #324]	; (8004558 <mem_manage_fault+0x1a8>)
 8004412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004414:	f013 0f10 	tst.w	r3, #16
 8004418:	d104      	bne.n	8004424 <mem_manage_fault+0x74>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 800441a:	4b4f      	ldr	r3, [pc, #316]	; (8004558 <mem_manage_fault+0x1a8>)
 800441c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 800441e:	f014 0402 	ands.w	r4, r4, #2
 8004422:	d005      	beq.n	8004430 <mem_manage_fault+0x80>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 8004424:	4b4c      	ldr	r3, [pc, #304]	; (8004558 <mem_manage_fault+0x1a8>)
 8004426:	685c      	ldr	r4, [r3, #4]
 8004428:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 800442c:	f040 8082 	bne.w	8004534 <mem_manage_fault+0x184>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 8004430:	4a49      	ldr	r2, [pc, #292]	; (8004558 <mem_manage_fault+0x1a8>)
 8004432:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004434:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8004438:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 800443a:	2101      	movs	r1, #1
 800443c:	4628      	mov	r0, r5
 800443e:	f008 fae0 	bl	800ca02 <memory_fault_recoverable>
 8004442:	7030      	strb	r0, [r6, #0]
}
 8004444:	4620      	mov	r0, r4
 8004446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004448:	4b40      	ldr	r3, [pc, #256]	; (800454c <mem_manage_fault+0x19c>)
 800444a:	4a41      	ldr	r2, [pc, #260]	; (8004550 <mem_manage_fault+0x1a0>)
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Stacking error (context area might be"
 8004450:	f04f 0100 	mov.w	r1, #0
 8004454:	2201      	movs	r2, #1
 8004456:	f362 0102 	bfi	r1, r2, #0, #3
 800445a:	f36f 01c5 	bfc	r1, #3, #3
 800445e:	f363 118f 	bfi	r1, r3, #6, #10
 8004462:	483e      	ldr	r0, [pc, #248]	; (800455c <mem_manage_fault+0x1ac>)
 8004464:	f7ff f8a8 	bl	80035b8 <log_0>
 8004468:	e7bb      	b.n	80043e2 <mem_manage_fault+0x32>
 800446a:	4b38      	ldr	r3, [pc, #224]	; (800454c <mem_manage_fault+0x19c>)
 800446c:	4a38      	ldr	r2, [pc, #224]	; (8004550 <mem_manage_fault+0x1a0>)
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Unstacking error");
 8004472:	f04f 0100 	mov.w	r1, #0
 8004476:	2201      	movs	r2, #1
 8004478:	f362 0102 	bfi	r1, r2, #0, #3
 800447c:	f36f 01c5 	bfc	r1, #3, #3
 8004480:	f363 118f 	bfi	r1, r3, #6, #10
 8004484:	4836      	ldr	r0, [pc, #216]	; (8004560 <mem_manage_fault+0x1b0>)
 8004486:	f7ff f897 	bl	80035b8 <log_0>
 800448a:	e7af      	b.n	80043ec <mem_manage_fault+0x3c>
 800448c:	4b2f      	ldr	r3, [pc, #188]	; (800454c <mem_manage_fault+0x19c>)
 800448e:	4a30      	ldr	r2, [pc, #192]	; (8004550 <mem_manage_fault+0x1a0>)
 8004490:	1a9b      	subs	r3, r3, r2
 8004492:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Data Access Violation");
 8004494:	f04f 0100 	mov.w	r1, #0
 8004498:	2201      	movs	r2, #1
 800449a:	f362 0102 	bfi	r1, r2, #0, #3
 800449e:	f36f 01c5 	bfc	r1, #3, #3
 80044a2:	f363 118f 	bfi	r1, r3, #6, #10
 80044a6:	482f      	ldr	r0, [pc, #188]	; (8004564 <mem_manage_fault+0x1b4>)
 80044a8:	f7ff f886 	bl	80035b8 <log_0>
		uint32_t temp = SCB->MMFAR;
 80044ac:	4b2a      	ldr	r3, [pc, #168]	; (8004558 <mem_manage_fault+0x1a8>)
 80044ae:	6b5f      	ldr	r7, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 80044b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80044b6:	d102      	bne.n	80044be <mem_manage_fault+0x10e>
	uint32_t mmfar = -EINVAL;
 80044b8:	f06f 0715 	mvn.w	r7, #21
 80044bc:	e79d      	b.n	80043fa <mem_manage_fault+0x4a>
 80044be:	4b23      	ldr	r3, [pc, #140]	; (800454c <mem_manage_fault+0x19c>)
 80044c0:	4a23      	ldr	r2, [pc, #140]	; (8004550 <mem_manage_fault+0x1a0>)
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	08db      	lsrs	r3, r3, #3
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	2101      	movs	r1, #1
 80044cc:	f361 0202 	bfi	r2, r1, #0, #3
 80044d0:	f36f 02c5 	bfc	r2, #3, #3
 80044d4:	f363 128f 	bfi	r2, r3, #6, #10
 80044d8:	4639      	mov	r1, r7
 80044da:	4823      	ldr	r0, [pc, #140]	; (8004568 <mem_manage_fault+0x1b8>)
 80044dc:	f7ff f896 	bl	800360c <log_1>
			if (from_hard_fault != 0) {
 80044e0:	2c00      	cmp	r4, #0
 80044e2:	d08a      	beq.n	80043fa <mem_manage_fault+0x4a>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 80044e4:	4a1c      	ldr	r2, [pc, #112]	; (8004558 <mem_manage_fault+0x1a8>)
 80044e6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80044e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044ec:	6293      	str	r3, [r2, #40]	; 0x28
 80044ee:	e784      	b.n	80043fa <mem_manage_fault+0x4a>
 80044f0:	4b16      	ldr	r3, [pc, #88]	; (800454c <mem_manage_fault+0x19c>)
 80044f2:	4a17      	ldr	r2, [pc, #92]	; (8004550 <mem_manage_fault+0x1a0>)
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO("  Instruction Access Violation");
 80044f8:	f04f 0100 	mov.w	r1, #0
 80044fc:	2201      	movs	r2, #1
 80044fe:	f362 0102 	bfi	r1, r2, #0, #3
 8004502:	f36f 01c5 	bfc	r1, #3, #3
 8004506:	f363 118f 	bfi	r1, r3, #6, #10
 800450a:	4818      	ldr	r0, [pc, #96]	; (800456c <mem_manage_fault+0x1bc>)
 800450c:	f7ff f854 	bl	80035b8 <log_0>
 8004510:	e778      	b.n	8004404 <mem_manage_fault+0x54>
 8004512:	4b0e      	ldr	r3, [pc, #56]	; (800454c <mem_manage_fault+0x19c>)
 8004514:	4a0e      	ldr	r2, [pc, #56]	; (8004550 <mem_manage_fault+0x1a0>)
 8004516:	1a9b      	subs	r3, r3, r2
 8004518:	08db      	lsrs	r3, r3, #3
		PR_FAULT_INFO(
 800451a:	f04f 0100 	mov.w	r1, #0
 800451e:	2201      	movs	r2, #1
 8004520:	f362 0102 	bfi	r1, r2, #0, #3
 8004524:	f36f 01c5 	bfc	r1, #3, #3
 8004528:	f363 118f 	bfi	r1, r3, #6, #10
 800452c:	4810      	ldr	r0, [pc, #64]	; (8004570 <mem_manage_fault+0x1c0>)
 800452e:	f7ff f843 	bl	80035b8 <log_0>
 8004532:	e76d      	b.n	8004410 <mem_manage_fault+0x60>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 8004534:	4629      	mov	r1, r5
 8004536:	4638      	mov	r0, r7
 8004538:	f7ff fd38 	bl	8003fac <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 800453c:	4604      	mov	r4, r0
 800453e:	2800      	cmp	r0, #0
 8004540:	f43f af76 	beq.w	8004430 <mem_manage_fault+0x80>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004544:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 8004548:	2402      	movs	r4, #2
 800454a:	e771      	b.n	8004430 <mem_manage_fault+0x80>
 800454c:	0800edf8 	.word	0x0800edf8
 8004550:	0800edd8 	.word	0x0800edd8
 8004554:	0800f654 	.word	0x0800f654
 8004558:	e000ed00 	.word	0xe000ed00
 800455c:	0800f66c 	.word	0x0800f66c
 8004560:	0800f5a8 	.word	0x0800f5a8
 8004564:	0800f6a0 	.word	0x0800f6a0
 8004568:	0800f6b8 	.word	0x0800f6b8
 800456c:	0800f6d0 	.word	0x0800f6d0
 8004570:	0800f624 	.word	0x0800f624

08004574 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
 8004574:	b570      	push	{r4, r5, r6, lr}
 8004576:	4605      	mov	r5, r0
 8004578:	460c      	mov	r4, r1
 800457a:	4b46      	ldr	r3, [pc, #280]	; (8004694 <hard_fault+0x120>)
 800457c:	4a46      	ldr	r2, [pc, #280]	; (8004698 <hard_fault+0x124>)
 800457e:	1a9b      	subs	r3, r3, r2
 8004580:	08db      	lsrs	r3, r3, #3
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** HARD FAULT *****");
 8004582:	f04f 0100 	mov.w	r1, #0
 8004586:	2201      	movs	r2, #1
 8004588:	f362 0102 	bfi	r1, r2, #0, #3
 800458c:	f36f 01c5 	bfc	r1, #3, #3
 8004590:	f363 118f 	bfi	r1, r3, #6, #10
 8004594:	4841      	ldr	r0, [pc, #260]	; (800469c <hard_fault+0x128>)
 8004596:	f7ff f80f 	bl	80035b8 <log_0>
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
 800459a:	2300      	movs	r3, #0
 800459c:	7023      	strb	r3, [r4, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 800459e:	4b40      	ldr	r3, [pc, #256]	; (80046a0 <hard_fault+0x12c>)
 80045a0:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 80045a2:	f016 0602 	ands.w	r6, r6, #2
 80045a6:	d109      	bne.n	80045bc <hard_fault+0x48>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 80045a8:	4b3d      	ldr	r3, [pc, #244]	; (80046a0 <hard_fault+0x12c>)
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	db17      	blt.n	80045e0 <hard_fault+0x6c>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 80045b0:	4b3b      	ldr	r3, [pc, #236]	; (80046a0 <hard_fault+0x12c>)
 80045b2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80045b4:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
 80045b8:	d124      	bne.n	8004604 <hard_fault+0x90>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
 80045ba:	bd70      	pop	{r4, r5, r6, pc}
 80045bc:	4b35      	ldr	r3, [pc, #212]	; (8004694 <hard_fault+0x120>)
 80045be:	4a36      	ldr	r2, [pc, #216]	; (8004698 <hard_fault+0x124>)
 80045c0:	1a9b      	subs	r3, r3, r2
 80045c2:	08db      	lsrs	r3, r3, #3
		PR_EXC("  Bus fault on vector table read");
 80045c4:	f04f 0100 	mov.w	r1, #0
 80045c8:	2201      	movs	r2, #1
 80045ca:	f362 0102 	bfi	r1, r2, #0, #3
 80045ce:	f36f 01c5 	bfc	r1, #3, #3
 80045d2:	f363 118f 	bfi	r1, r3, #6, #10
 80045d6:	4833      	ldr	r0, [pc, #204]	; (80046a4 <hard_fault+0x130>)
 80045d8:	f7fe ffee 	bl	80035b8 <log_0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80045dc:	2000      	movs	r0, #0
 80045de:	e7ec      	b.n	80045ba <hard_fault+0x46>
 80045e0:	4b2c      	ldr	r3, [pc, #176]	; (8004694 <hard_fault+0x120>)
 80045e2:	4a2d      	ldr	r2, [pc, #180]	; (8004698 <hard_fault+0x124>)
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	08db      	lsrs	r3, r3, #3
		PR_EXC("  Debug event");
 80045e8:	f04f 0100 	mov.w	r1, #0
 80045ec:	2201      	movs	r2, #1
 80045ee:	f362 0102 	bfi	r1, r2, #0, #3
 80045f2:	f36f 01c5 	bfc	r1, #3, #3
 80045f6:	f363 118f 	bfi	r1, r3, #6, #10
 80045fa:	482b      	ldr	r0, [pc, #172]	; (80046a8 <hard_fault+0x134>)
 80045fc:	f7fe ffdc 	bl	80035b8 <log_0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8004600:	4630      	mov	r0, r6
 8004602:	e7da      	b.n	80045ba <hard_fault+0x46>
 8004604:	4b23      	ldr	r3, [pc, #140]	; (8004694 <hard_fault+0x120>)
 8004606:	4a24      	ldr	r2, [pc, #144]	; (8004698 <hard_fault+0x124>)
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	08db      	lsrs	r3, r3, #3
		PR_EXC("  Fault escalation (see below)");
 800460c:	f04f 0100 	mov.w	r1, #0
 8004610:	2201      	movs	r2, #1
 8004612:	f362 0102 	bfi	r1, r2, #0, #3
 8004616:	f36f 01c5 	bfc	r1, #3, #3
 800461a:	f363 118f 	bfi	r1, r3, #6, #10
 800461e:	4823      	ldr	r0, [pc, #140]	; (80046ac <hard_fault+0x138>)
 8004620:	f7fe ffca 	bl	80035b8 <log_0>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
 8004624:	69ab      	ldr	r3, [r5, #24]
	uint16_t fault_insn = *(ret_addr - 1);
 8004626:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 800462a:	f64d 7302 	movw	r3, #57090	; 0xdf02
 800462e:	429a      	cmp	r2, r3
 8004630:	d00d      	beq.n	800464e <hard_fault+0xda>
		} else if (SCB_MMFSR != 0) {
 8004632:	4b1b      	ldr	r3, [pc, #108]	; (80046a0 <hard_fault+0x12c>)
 8004634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004638:	b9e3      	cbnz	r3, 8004674 <hard_fault+0x100>
		} else if (SCB_BFSR != 0) {
 800463a:	4b19      	ldr	r3, [pc, #100]	; (80046a0 <hard_fault+0x12c>)
 800463c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004640:	b9f3      	cbnz	r3, 8004680 <hard_fault+0x10c>
		} else if (SCB_UFSR != 0) {
 8004642:	4b17      	ldr	r3, [pc, #92]	; (80046a0 <hard_fault+0x12c>)
 8004644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004646:	b29b      	uxth	r3, r3
 8004648:	bb03      	cbnz	r3, 800468c <hard_fault+0x118>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800464a:	4630      	mov	r0, r6
	return reason;
 800464c:	e7b5      	b.n	80045ba <hard_fault+0x46>
 800464e:	4b11      	ldr	r3, [pc, #68]	; (8004694 <hard_fault+0x120>)
 8004650:	4a11      	ldr	r2, [pc, #68]	; (8004698 <hard_fault+0x124>)
 8004652:	1a9b      	subs	r3, r3, r2
 8004654:	08db      	lsrs	r3, r3, #3
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
 8004656:	f04f 0200 	mov.w	r2, #0
 800465a:	2101      	movs	r1, #1
 800465c:	f361 0202 	bfi	r2, r1, #0, #3
 8004660:	f36f 02c5 	bfc	r2, #3, #3
 8004664:	f363 128f 	bfi	r2, r3, #6, #10
 8004668:	6829      	ldr	r1, [r5, #0]
 800466a:	4811      	ldr	r0, [pc, #68]	; (80046b0 <hard_fault+0x13c>)
 800466c:	f7fe ffce 	bl	800360c <log_1>
			reason = esf->basic.r0;
 8004670:	6828      	ldr	r0, [r5, #0]
 8004672:	e7a2      	b.n	80045ba <hard_fault+0x46>
			reason = mem_manage_fault(esf, 1, recoverable);
 8004674:	4622      	mov	r2, r4
 8004676:	2101      	movs	r1, #1
 8004678:	4628      	mov	r0, r5
 800467a:	f7ff fe99 	bl	80043b0 <mem_manage_fault>
 800467e:	e79c      	b.n	80045ba <hard_fault+0x46>
			reason = bus_fault(esf, 1, recoverable);
 8004680:	4622      	mov	r2, r4
 8004682:	2101      	movs	r1, #1
 8004684:	4628      	mov	r0, r5
 8004686:	f7ff fdbb 	bl	8004200 <bus_fault>
 800468a:	e796      	b.n	80045ba <hard_fault+0x46>
			reason = usage_fault(esf);
 800468c:	4628      	mov	r0, r5
 800468e:	f7ff fceb 	bl	8004068 <usage_fault>
 8004692:	e792      	b.n	80045ba <hard_fault+0x46>
 8004694:	0800edf8 	.word	0x0800edf8
 8004698:	0800edd8 	.word	0x0800edd8
 800469c:	0800f6f0 	.word	0x0800f6f0
 80046a0:	e000ed00 	.word	0xe000ed00
 80046a4:	0800f708 	.word	0x0800f708
 80046a8:	0800f72c 	.word	0x0800f72c
 80046ac:	0800f73c 	.word	0x0800f73c
 80046b0:	0800f75c 	.word	0x0800f75c

080046b4 <reserved_exception>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static void reserved_exception(const z_arch_esf_t *esf, int fault)
{
 80046b4:	b508      	push	{r3, lr}
 80046b6:	460a      	mov	r2, r1
 80046b8:	480b      	ldr	r0, [pc, #44]	; (80046e8 <reserved_exception+0x34>)
 80046ba:	4b0c      	ldr	r3, [pc, #48]	; (80046ec <reserved_exception+0x38>)
 80046bc:	1ac0      	subs	r0, r0, r3
 80046be:	08c0      	lsrs	r0, r0, #3
	ARG_UNUSED(esf);

	PR_FAULT_INFO("***** %s %d) *****",
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	2101      	movs	r1, #1
 80046c6:	f361 0302 	bfi	r3, r1, #0, #3
 80046ca:	f36f 03c5 	bfc	r3, #3, #3
 80046ce:	f360 138f 	bfi	r3, r0, #6, #10
 80046d2:	2a0f      	cmp	r2, #15
 80046d4:	dc05      	bgt.n	80046e2 <reserved_exception+0x2e>
 80046d6:	4906      	ldr	r1, [pc, #24]	; (80046f0 <reserved_exception+0x3c>)
 80046d8:	3a10      	subs	r2, #16
 80046da:	4806      	ldr	r0, [pc, #24]	; (80046f4 <reserved_exception+0x40>)
 80046dc:	f7fe ffc8 	bl	8003670 <log_2>
	       fault < 16 ? "Reserved Exception (" : "Spurious interrupt (IRQ ",
	       fault - 16);
}
 80046e0:	bd08      	pop	{r3, pc}
	PR_FAULT_INFO("***** %s %d) *****",
 80046e2:	4905      	ldr	r1, [pc, #20]	; (80046f8 <reserved_exception+0x44>)
 80046e4:	e7f8      	b.n	80046d8 <reserved_exception+0x24>
 80046e6:	bf00      	nop
 80046e8:	0800edf8 	.word	0x0800edf8
 80046ec:	0800edd8 	.word	0x0800edd8
 80046f0:	0800f778 	.word	0x0800f778
 80046f4:	0800f7ac 	.word	0x0800f7ac
 80046f8:	0800f790 	.word	0x0800f790

080046fc <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 80046fc:	b570      	push	{r4, r5, r6, lr}
 80046fe:	b08a      	sub	sp, #40	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8004700:	4b2f      	ldr	r3, [pc, #188]	; (80047c0 <z_arm_fault+0xc4>)
 8004702:	685d      	ldr	r5, [r3, #4]
 8004704:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8004708:	2300      	movs	r3, #0
 800470a:	f383 8811 	msr	BASEPRI, r3
 800470e:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8004712:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
 8004716:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800471a:	d12a      	bne.n	8004772 <z_arm_fault+0x76>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 800471c:	f002 030c 	and.w	r3, r2, #12
 8004720:	2b08      	cmp	r3, #8
 8004722:	d010      	beq.n	8004746 <z_arm_fault+0x4a>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8004724:	f012 0f08 	tst.w	r2, #8
 8004728:	d020      	beq.n	800476c <z_arm_fault+0x70>
			ptr_esf =  (z_arch_esf_t *)psp;
 800472a:	460c      	mov	r4, r1
	*nested_exc = false;
 800472c:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
 800472e:	f10d 0227 	add.w	r2, sp, #39	; 0x27
 8004732:	4629      	mov	r1, r5
 8004734:	4620      	mov	r0, r4
 8004736:	f008 f966 	bl	800ca06 <fault_handle>
 800473a:	4605      	mov	r5, r0
	if (recoverable) {
 800473c:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8004740:	b1d3      	cbz	r3, 8004778 <z_arm_fault+0x7c>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
 8004742:	b00a      	add	sp, #40	; 0x28
 8004744:	bd70      	pop	{r4, r5, r6, pc}
 8004746:	4b1f      	ldr	r3, [pc, #124]	; (80047c4 <z_arm_fault+0xc8>)
 8004748:	4a1f      	ldr	r2, [pc, #124]	; (80047c8 <z_arm_fault+0xcc>)
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	08db      	lsrs	r3, r3, #3
		PR_EXC("SPSEL in thread mode does not indicate PSP");
 800474e:	f04f 0100 	mov.w	r1, #0
 8004752:	2201      	movs	r2, #1
 8004754:	f362 0102 	bfi	r1, r2, #0, #3
 8004758:	f36f 01c5 	bfc	r1, #3, #3
 800475c:	f363 118f 	bfi	r1, r3, #6, #10
 8004760:	481a      	ldr	r0, [pc, #104]	; (80047cc <z_arm_fault+0xd0>)
 8004762:	f7fe ff29 	bl	80035b8 <log_0>
	*nested_exc = false;
 8004766:	2600      	movs	r6, #0
		return NULL;
 8004768:	4634      	mov	r4, r6
 800476a:	e7e0      	b.n	800472e <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 800476c:	4604      	mov	r4, r0
			*nested_exc = true;
 800476e:	2601      	movs	r6, #1
 8004770:	e7dd      	b.n	800472e <z_arm_fault+0x32>
	*nested_exc = false;
 8004772:	2600      	movs	r6, #0
		return NULL;
 8004774:	4634      	mov	r4, r6
 8004776:	e7da      	b.n	800472e <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 8004778:	f10d 0c04 	add.w	ip, sp, #4
 800477c:	6820      	ldr	r0, [r4, #0]
 800477e:	6861      	ldr	r1, [r4, #4]
 8004780:	68a2      	ldr	r2, [r4, #8]
 8004782:	68e3      	ldr	r3, [r4, #12]
 8004784:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004788:	6920      	ldr	r0, [r4, #16]
 800478a:	6961      	ldr	r1, [r4, #20]
 800478c:	69a2      	ldr	r2, [r4, #24]
 800478e:	69e3      	ldr	r3, [r4, #28]
 8004790:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
 8004794:	b146      	cbz	r6, 80047a8 <z_arm_fault+0xac>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 8004796:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800479a:	b95a      	cbnz	r2, 80047b4 <z_arm_fault+0xb8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 800479c:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 80047a0:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 80047a4:	9308      	str	r3, [sp, #32]
 80047a6:	e005      	b.n	80047b4 <z_arm_fault+0xb8>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 80047a8:	9b08      	ldr	r3, [sp, #32]
 80047aa:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80047ae:	f023 0301 	bic.w	r3, r3, #1
 80047b2:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
 80047b4:	a901      	add	r1, sp, #4
 80047b6:	4628      	mov	r0, r5
 80047b8:	f008 f905 	bl	800c9c6 <z_arm_fatal_error>
 80047bc:	e7c1      	b.n	8004742 <z_arm_fault+0x46>
 80047be:	bf00      	nop
 80047c0:	e000ed00 	.word	0xe000ed00
 80047c4:	0800edf8 	.word	0x0800edf8
 80047c8:	0800edd8 	.word	0x0800edd8
 80047cc:	0800f7c0 	.word	0x0800f7c0

080047d0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 80047d0:	4a02      	ldr	r2, [pc, #8]	; (80047dc <z_arm_fault_init+0xc>)
 80047d2:	6953      	ldr	r3, [r2, #20]
 80047d4:	f043 0310 	orr.w	r3, r3, #16
 80047d8:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 80047da:	4770      	bx	lr
 80047dc:	e000ed00 	.word	0xe000ed00

080047e0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 80047e0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 80047e4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 80047e8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 80047ea:	4672      	mov	r2, lr
	bl z_arm_fault
 80047ec:	f7ff ff86 	bl	80046fc <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 80047f0:	bd01      	pop	{r0, pc}
 80047f2:	bf00      	nop

080047f4 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 80047f4:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 80047f6:	e006      	b.n	8004806 <z_arm_interrupt_init+0x12>
 80047f8:	f002 010f 	and.w	r1, r2, #15
 80047fc:	4b09      	ldr	r3, [pc, #36]	; (8004824 <z_arm_interrupt_init+0x30>)
 80047fe:	440b      	add	r3, r1
 8004800:	2110      	movs	r1, #16
 8004802:	7619      	strb	r1, [r3, #24]
 8004804:	3201      	adds	r2, #1
 8004806:	2a54      	cmp	r2, #84	; 0x54
 8004808:	dc0a      	bgt.n	8004820 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
 800480a:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
 800480c:	2b00      	cmp	r3, #0
 800480e:	dbf3      	blt.n	80047f8 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004810:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004814:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8004818:	2110      	movs	r1, #16
 800481a:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 800481e:	e7f1      	b.n	8004804 <z_arm_interrupt_init+0x10>
	}
}
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	e000ecfc 	.word	0xe000ecfc

08004828 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8004828:	2010      	movs	r0, #16
    msr BASEPRI, r0
 800482a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 800482e:	4808      	ldr	r0, [pc, #32]	; (8004850 <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 8004830:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 8004834:	1840      	adds	r0, r0, r1
    msr PSP, r0
 8004836:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 800483a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 800483e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 8004840:	4308      	orrs	r0, r1
    msr CONTROL, r0
 8004842:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 8004846:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 800484a:	f7ff fb17 	bl	8003e7c <z_arm_prep_c>
 800484e:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 8004850:	20002b40 	.word	0x20002b40

08004854 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
 8004854:	b508      	push	{r3, lr}
	if (_current == thread) {
 8004856:	4b08      	ldr	r3, [pc, #32]	; (8004878 <z_impl_k_thread_abort+0x24>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	4283      	cmp	r3, r0
 800485c:	d002      	beq.n	8004864 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
 800485e:	f005 fab5 	bl	8009dcc <z_thread_abort>
}
 8004862:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004864:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0f8      	beq.n	800485e <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800486c:	4a03      	ldr	r2, [pc, #12]	; (800487c <z_impl_k_thread_abort+0x28>)
 800486e:	6853      	ldr	r3, [r2, #4]
 8004870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004874:	6053      	str	r3, [r2, #4]
 8004876:	e7f2      	b.n	800485e <z_impl_k_thread_abort+0xa>
 8004878:	20000dfc 	.word	0x20000dfc
 800487c:	e000ed00 	.word	0xe000ed00

08004880 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
 8004880:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 8004882:	4b03      	ldr	r3, [pc, #12]	; (8004890 <z_arm_configure_static_mpu_regions+0x10>)
 8004884:	4a03      	ldr	r2, [pc, #12]	; (8004894 <z_arm_configure_static_mpu_regions+0x14>)
 8004886:	2101      	movs	r1, #1
 8004888:	4803      	ldr	r0, [pc, #12]	; (8004898 <z_arm_configure_static_mpu_regions+0x18>)
 800488a:	f008 f911 	bl	800cab0 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
 800488e:	bd08      	pop	{r3, pc}
 8004890:	20028000 	.word	0x20028000
 8004894:	20000000 	.word	0x20000000
 8004898:	0800f7f0 	.word	0x0800f7f0

0800489c <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
 800489c:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 800489e:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80048a0:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 80048a2:	4805      	ldr	r0, [pc, #20]	; (80048b8 <z_arm_configure_dynamic_mpu_regions+0x1c>)
 80048a4:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
 80048a6:	2320      	movs	r3, #32
 80048a8:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 80048aa:	4b04      	ldr	r3, [pc, #16]	; (80048bc <z_arm_configure_dynamic_mpu_regions+0x20>)
 80048ac:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 80048ae:	2101      	movs	r1, #1
 80048b0:	f008 f902 	bl	800cab8 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
 80048b4:	bd08      	pop	{r3, pc}
 80048b6:	bf00      	nop
 80048b8:	20000938 	.word	0x20000938
 80048bc:	150b0000 	.word	0x150b0000

080048c0 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 80048c0:	4a08      	ldr	r2, [pc, #32]	; (80048e4 <region_init+0x24>)
 80048c2:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80048c6:	680b      	ldr	r3, [r1, #0]
 80048c8:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 80048cc:	4303      	orrs	r3, r0
 80048ce:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80048d2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80048d6:	688b      	ldr	r3, [r1, #8]
 80048d8:	f043 0301 	orr.w	r3, r3, #1
 80048dc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	e000ed00 	.word	0xe000ed00

080048e8 <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
 80048e8:	b510      	push	{r4, lr}
 80048ea:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
 80048ec:	2807      	cmp	r0, #7
 80048ee:	d803      	bhi.n	80048f8 <region_allocate_and_init+0x10>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
 80048f0:	f7ff ffe6 	bl	80048c0 <region_init>

	return index;
 80048f4:	4620      	mov	r0, r4
}
 80048f6:	bd10      	pop	{r4, pc}
 80048f8:	4b09      	ldr	r3, [pc, #36]	; (8004920 <region_allocate_and_init+0x38>)
 80048fa:	4a0a      	ldr	r2, [pc, #40]	; (8004924 <region_allocate_and_init+0x3c>)
 80048fc:	1a9b      	subs	r3, r3, r2
 80048fe:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	2101      	movs	r1, #1
 8004906:	f361 0202 	bfi	r2, r1, #0, #3
 800490a:	f36f 02c5 	bfc	r2, #3, #3
 800490e:	f363 128f 	bfi	r2, r3, #6, #10
 8004912:	4601      	mov	r1, r0
 8004914:	4804      	ldr	r0, [pc, #16]	; (8004928 <region_allocate_and_init+0x40>)
 8004916:	f7fe fe79 	bl	800360c <log_1>
		return -EINVAL;
 800491a:	f06f 0015 	mvn.w	r0, #21
 800491e:	e7ea      	b.n	80048f6 <region_allocate_and_init+0xe>
 8004920:	0800edf0 	.word	0x0800edf0
 8004924:	0800edd8 	.word	0x0800edd8
 8004928:	0800f7fc 	.word	0x0800f7fc

0800492c <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 800492c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004930:	4680      	mov	r8, r0
 8004932:	460f      	mov	r7, r1
 8004934:	469a      	mov	sl, r3
	int i;
	int reg_index = start_reg_index;
 8004936:	4616      	mov	r6, r2

	for (i = 0; i < regions_num; i++) {
 8004938:	2400      	movs	r4, #0
 800493a:	e009      	b.n	8004950 <mpu_configure_regions+0x24>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
 800493c:	4629      	mov	r1, r5
 800493e:	b2f0      	uxtb	r0, r6
 8004940:	f008 f897 	bl	800ca72 <mpu_configure_region>
 8004944:	4606      	mov	r6, r0

		if (reg_index == -EINVAL) {
 8004946:	f110 0f16 	cmn.w	r0, #22
 800494a:	d025      	beq.n	8004998 <mpu_configure_regions+0x6c>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
 800494c:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
 800494e:	3401      	adds	r4, #1
 8004950:	42bc      	cmp	r4, r7
 8004952:	da21      	bge.n	8004998 <mpu_configure_regions+0x6c>
		if (regions[i].size == 0U) {
 8004954:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8004958:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800495c:	686a      	ldr	r2, [r5, #4]
 800495e:	2a00      	cmp	r2, #0
 8004960:	d0f5      	beq.n	800494e <mpu_configure_regions+0x22>
		if (do_sanity_check &&
 8004962:	f1ba 0f00 	cmp.w	sl, #0
 8004966:	d0e9      	beq.n	800493c <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
 8004968:	4628      	mov	r0, r5
 800496a:	f008 f871 	bl	800ca50 <mpu_partition_is_valid>
		if (do_sanity_check &&
 800496e:	2800      	cmp	r0, #0
 8004970:	d1e4      	bne.n	800493c <mpu_configure_regions+0x10>
 8004972:	4b0b      	ldr	r3, [pc, #44]	; (80049a0 <mpu_configure_regions+0x74>)
 8004974:	4a0b      	ldr	r2, [pc, #44]	; (80049a4 <mpu_configure_regions+0x78>)
 8004976:	1a9b      	subs	r3, r3, r2
 8004978:	08db      	lsrs	r3, r3, #3
			LOG_ERR("Partition %u: sanity check failed.", i);
 800497a:	f04f 0200 	mov.w	r2, #0
 800497e:	2101      	movs	r1, #1
 8004980:	f361 0202 	bfi	r2, r1, #0, #3
 8004984:	f36f 02c5 	bfc	r2, #3, #3
 8004988:	f363 128f 	bfi	r2, r3, #6, #10
 800498c:	4621      	mov	r1, r4
 800498e:	4806      	ldr	r0, [pc, #24]	; (80049a8 <mpu_configure_regions+0x7c>)
 8004990:	f7fe fe3c 	bl	800360c <log_1>
			return -EINVAL;
 8004994:	f06f 0615 	mvn.w	r6, #21
	}

	return reg_index;
}
 8004998:	4630      	mov	r0, r6
 800499a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800499e:	bf00      	nop
 80049a0:	0800edf0 	.word	0x0800edf0
 80049a4:	0800edd8 	.word	0x0800edd8
 80049a8:	0800f824 	.word	0x0800f824

080049ac <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
 80049ac:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
 80049ae:	4c03      	ldr	r4, [pc, #12]	; (80049bc <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 80049b0:	2301      	movs	r3, #1
 80049b2:	7822      	ldrb	r2, [r4, #0]
 80049b4:	f7ff ffba 	bl	800492c <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 80049b8:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
 80049ba:	bd10      	pop	{r4, pc}
 80049bc:	20000e5c 	.word	0x20000e5c

080049c0 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 80049c0:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 80049c2:	2300      	movs	r3, #0
 80049c4:	4a09      	ldr	r2, [pc, #36]	; (80049ec <mpu_configure_dynamic_mpu_regions+0x2c>)
 80049c6:	7812      	ldrb	r2, [r2, #0]
 80049c8:	f7ff ffb0 	bl	800492c <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 80049cc:	f110 0f16 	cmn.w	r0, #22
 80049d0:	d00a      	beq.n	80049e8 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 80049d2:	4603      	mov	r3, r0
 80049d4:	e006      	b.n	80049e4 <mpu_configure_dynamic_mpu_regions+0x24>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 80049d6:	4a06      	ldr	r2, [pc, #24]	; (80049f0 <mpu_configure_dynamic_mpu_regions+0x30>)
 80049d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
 80049dc:	2100      	movs	r1, #0
 80049de:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
 80049e2:	3301      	adds	r3, #1
 80049e4:	2b07      	cmp	r3, #7
 80049e6:	ddf6      	ble.n	80049d6 <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
 80049e8:	bd08      	pop	{r3, pc}
 80049ea:	bf00      	nop
 80049ec:	20000e5c 	.word	0x20000e5c
 80049f0:	e000ed00 	.word	0xe000ed00

080049f4 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 80049f4:	4b04      	ldr	r3, [pc, #16]	; (8004a08 <arm_core_mpu_enable+0x14>)
 80049f6:	2205      	movs	r2, #5
 80049f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 80049fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004a00:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8004a0c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 8004a10:	4b02      	ldr	r3, [pc, #8]	; (8004a1c <arm_core_mpu_disable+0x10>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	e000ed00 	.word	0xe000ed00

08004a20 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
 8004a20:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 8004a22:	4b0e      	ldr	r3, [pc, #56]	; (8004a5c <z_arm_mpu_init+0x3c>)
 8004a24:	681d      	ldr	r5, [r3, #0]
 8004a26:	2d08      	cmp	r5, #8
 8004a28:	d815      	bhi.n	8004a56 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 8004a2a:	f7ff ffef 	bl	8004a0c <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8004a2e:	2400      	movs	r4, #0
 8004a30:	e009      	b.n	8004a46 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
 8004a32:	4b0a      	ldr	r3, [pc, #40]	; (8004a5c <z_arm_mpu_init+0x3c>)
 8004a34:	6859      	ldr	r1, [r3, #4]
 8004a36:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8004a3a:	0093      	lsls	r3, r2, #2
 8004a3c:	4419      	add	r1, r3
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f7ff ff3e 	bl	80048c0 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8004a44:	3401      	adds	r4, #1
 8004a46:	42a5      	cmp	r5, r4
 8004a48:	d8f3      	bhi.n	8004a32 <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 8004a4a:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <z_arm_mpu_init+0x40>)
 8004a4c:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
 8004a4e:	f7ff ffd1 	bl	80049f4 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 8004a52:	2000      	movs	r0, #0
}
 8004a54:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8004a56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a5a:	e7fb      	b.n	8004a54 <z_arm_mpu_init+0x34>
 8004a5c:	0800f860 	.word	0x0800f860
 8004a60:	20000e5c 	.word	0x20000e5c

08004a64 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 8004a64:	4b01      	ldr	r3, [pc, #4]	; (8004a6c <__stdout_hook_install+0x8>)
 8004a66:	6018      	str	r0, [r3, #0]
}
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	2000001c 	.word	0x2000001c

08004a70 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	4606      	mov	r6, r0
 8004a74:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
 8004a76:	2400      	movs	r4, #0
 8004a78:	e000      	b.n	8004a7c <z_impl_zephyr_read_stdin+0xc>
 8004a7a:	3401      	adds	r4, #1
 8004a7c:	42ac      	cmp	r4, r5
 8004a7e:	da08      	bge.n	8004a92 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
 8004a80:	4b05      	ldr	r3, [pc, #20]	; (8004a98 <z_impl_zephyr_read_stdin+0x28>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4798      	blx	r3
 8004a86:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 8004a88:	280a      	cmp	r0, #10
 8004a8a:	d001      	beq.n	8004a90 <z_impl_zephyr_read_stdin+0x20>
 8004a8c:	280d      	cmp	r0, #13
 8004a8e:	d1f4      	bne.n	8004a7a <z_impl_zephyr_read_stdin+0xa>
			i++;
 8004a90:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
 8004a92:	4620      	mov	r0, r4
 8004a94:	bd70      	pop	{r4, r5, r6, pc}
 8004a96:	bf00      	nop
 8004a98:	20000018 	.word	0x20000018

08004a9c <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
 8004a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
 8004aa2:	2400      	movs	r4, #0
 8004aa4:	e004      	b.n	8004ab0 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
 8004aa6:	4b09      	ldr	r3, [pc, #36]	; (8004acc <z_impl_zephyr_write_stdout+0x30>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	7830      	ldrb	r0, [r6, #0]
 8004aac:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8004aae:	3401      	adds	r4, #1
 8004ab0:	42bc      	cmp	r4, r7
 8004ab2:	da08      	bge.n	8004ac6 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
 8004ab4:	192e      	adds	r6, r5, r4
 8004ab6:	5d2b      	ldrb	r3, [r5, r4]
 8004ab8:	2b0a      	cmp	r3, #10
 8004aba:	d1f4      	bne.n	8004aa6 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
 8004abc:	4b03      	ldr	r3, [pc, #12]	; (8004acc <z_impl_zephyr_write_stdout+0x30>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	200d      	movs	r0, #13
 8004ac2:	4798      	blx	r3
 8004ac4:	e7ef      	b.n	8004aa6 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
 8004ac6:	4638      	mov	r0, r7
 8004ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aca:	bf00      	nop
 8004acc:	2000001c 	.word	0x2000001c

08004ad0 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
 8004ad0:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
 8004ad2:	2205      	movs	r2, #5
 8004ad4:	4902      	ldr	r1, [pc, #8]	; (8004ae0 <_exit+0x10>)
 8004ad6:	2001      	movs	r0, #1
 8004ad8:	f007 ffff 	bl	800cada <_write>
	while (1) {
 8004adc:	e7fe      	b.n	8004adc <_exit+0xc>
 8004ade:	bf00      	nop
 8004ae0:	0800f848 	.word	0x0800f848

08004ae4 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
 8004ae4:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
 8004ae6:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <_sbrk+0x24>)
 8004ae8:	6819      	ldr	r1, [r3, #0]
 8004aea:	4b08      	ldr	r3, [pc, #32]	; (8004b0c <_sbrk+0x28>)
 8004aec:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
 8004aee:	440a      	add	r2, r1
 8004af0:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
 8004af4:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d202      	bcs.n	8004b02 <_sbrk+0x1e>
		heap_sz += count;
 8004afc:	4b02      	ldr	r3, [pc, #8]	; (8004b08 <_sbrk+0x24>)
 8004afe:	601a      	str	r2, [r3, #0]
		ret = ptr;
 8004b00:	4770      	bx	lr
	} else {
		ret = (void *)-1;
 8004b02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
 8004b06:	4770      	bx	lr
 8004b08:	20000944 	.word	0x20000944
 8004b0c:	20003cca 	.word	0x20003cca

08004b10 <__stm32_exti_isr>:
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
{
 8004b10:	b570      	push	{r4, r5, r6, lr}
 8004b12:	4604      	mov	r4, r0
 8004b14:	460d      	mov	r5, r1
	struct stm32_exti_data *data = dev->data;
 8004b16:	6916      	ldr	r6, [r2, #16]
	int line;

	/* see which bits are set */
	for (line = min; line < max; line++) {
 8004b18:	e002      	b.n	8004b20 <__stm32_exti_isr+0x10>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	e00c      	b.n	8004b38 <__stm32_exti_isr+0x28>
 8004b1e:	3401      	adds	r4, #1
 8004b20:	42ac      	cmp	r4, r5
 8004b22:	da17      	bge.n	8004b54 <__stm32_exti_isr+0x44>
	if (line < 32) {
 8004b24:	2c1f      	cmp	r4, #31
 8004b26:	dcfa      	bgt.n	8004b1e <__stm32_exti_isr+0xe>
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8004b28:	2301      	movs	r3, #1
 8004b2a:	40a3      	lsls	r3, r4
 8004b2c:	4a0a      	ldr	r2, [pc, #40]	; (8004b58 <__stm32_exti_isr+0x48>)
 8004b2e:	6952      	ldr	r2, [r2, #20]
 8004b30:	ea33 0202 	bics.w	r2, r3, r2
 8004b34:	d0f1      	beq.n	8004b1a <__stm32_exti_isr+0xa>
 8004b36:	2200      	movs	r2, #0
		/* check if interrupt is pending */
		if (stm32_exti_is_pending(line)) {
 8004b38:	2a00      	cmp	r2, #0
 8004b3a:	d0f0      	beq.n	8004b1e <__stm32_exti_isr+0xe>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004b3c:	4a06      	ldr	r2, [pc, #24]	; (8004b58 <__stm32_exti_isr+0x48>)
 8004b3e:	6153      	str	r3, [r2, #20]
			/* clear pending interrupt */
			stm32_exti_clear_pending(line);

			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
 8004b40:	f856 3034 	ldr.w	r3, [r6, r4, lsl #3]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d0ea      	beq.n	8004b1e <__stm32_exti_isr+0xe>
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 8004b48:	eb06 02c4 	add.w	r2, r6, r4, lsl #3
 8004b4c:	6851      	ldr	r1, [r2, #4]
 8004b4e:	4620      	mov	r0, r4
 8004b50:	4798      	blx	r3
 8004b52:	e7e4      	b.n	8004b1e <__stm32_exti_isr+0xe>
		}
	}
}
 8004b54:	bd70      	pop	{r4, r5, r6, pc}
 8004b56:	bf00      	nop
 8004b58:	40010400 	.word	0x40010400

08004b5c <stm32_exti_enable>:
{
 8004b5c:	b508      	push	{r3, lr}
	LL_EXTI_EnableIT_0_31(1 << line);
 8004b5e:	2301      	movs	r3, #1
 8004b60:	4083      	lsls	r3, r0
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004b62:	4a04      	ldr	r2, [pc, #16]	; (8004b74 <stm32_exti_enable+0x18>)
 8004b64:	6811      	ldr	r1, [r2, #0]
 8004b66:	430b      	orrs	r3, r1
 8004b68:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8004b6a:	4b03      	ldr	r3, [pc, #12]	; (8004b78 <stm32_exti_enable+0x1c>)
 8004b6c:	5618      	ldrsb	r0, [r3, r0]
 8004b6e:	f7ff f95d 	bl	8003e2c <arch_irq_enable>
}
 8004b72:	bd08      	pop	{r3, pc}
 8004b74:	40010400 	.word	0x40010400
 8004b78:	0800f8a0 	.word	0x0800f8a0

08004b7c <stm32_exti_disable>:
	if (line < 32) {
 8004b7c:	281f      	cmp	r0, #31
 8004b7e:	dc06      	bgt.n	8004b8e <stm32_exti_disable+0x12>
		LL_EXTI_DisableIT_0_31(1 << line);
 8004b80:	2301      	movs	r3, #1
 8004b82:	4083      	lsls	r3, r0
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004b84:	4a02      	ldr	r2, [pc, #8]	; (8004b90 <stm32_exti_disable+0x14>)
 8004b86:	6810      	ldr	r0, [r2, #0]
 8004b88:	ea20 0003 	bic.w	r0, r0, r3
 8004b8c:	6010      	str	r0, [r2, #0]
}
 8004b8e:	4770      	bx	lr
 8004b90:	40010400 	.word	0x40010400

08004b94 <stm32_exti_trigger>:
	switch (trigger) {
 8004b94:	2903      	cmp	r1, #3
 8004b96:	d832      	bhi.n	8004bfe <stm32_exti_trigger+0x6a>
 8004b98:	e8df f001 	tbb	[pc, r1]
 8004b9c:	271b0f02 	.word	0x271b0f02
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	fa03 f000 	lsl.w	r0, r3, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004ba6:	4b16      	ldr	r3, [pc, #88]	; (8004c00 <stm32_exti_trigger+0x6c>)
 8004ba8:	689a      	ldr	r2, [r3, #8]
 8004baa:	ea22 0200 	bic.w	r2, r2, r0
 8004bae:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	ea22 0000 	bic.w	r0, r2, r0
 8004bb6:	60d8      	str	r0, [r3, #12]
}
 8004bb8:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8004bba:	2301      	movs	r3, #1
 8004bbc:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004bc0:	4b0f      	ldr	r3, [pc, #60]	; (8004c00 <stm32_exti_trigger+0x6c>)
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	4302      	orrs	r2, r0
 8004bc6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	ea22 0000 	bic.w	r0, r2, r0
 8004bce:	60d8      	str	r0, [r3, #12]
}
 8004bd0:	4770      	bx	lr
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004bd8:	4b09      	ldr	r3, [pc, #36]	; (8004c00 <stm32_exti_trigger+0x6c>)
 8004bda:	68da      	ldr	r2, [r3, #12]
 8004bdc:	4302      	orrs	r2, r0
 8004bde:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004be0:	689a      	ldr	r2, [r3, #8]
 8004be2:	ea22 0000 	bic.w	r0, r2, r0
 8004be6:	6098      	str	r0, [r3, #8]
}
 8004be8:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8004bea:	2301      	movs	r3, #1
 8004bec:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004bf0:	4b03      	ldr	r3, [pc, #12]	; (8004c00 <stm32_exti_trigger+0x6c>)
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	4302      	orrs	r2, r0
 8004bf6:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	4310      	orrs	r0, r2
 8004bfc:	60d8      	str	r0, [r3, #12]
}
 8004bfe:	4770      	bx	lr
 8004c00:	40010400 	.word	0x40010400

08004c04 <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 8004c04:	4b07      	ldr	r3, [pc, #28]	; (8004c24 <stm32_exti_set_callback+0x20>)
 8004c06:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8004c0a:	b93b      	cbnz	r3, 8004c1c <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 8004c0c:	4b05      	ldr	r3, [pc, #20]	; (8004c24 <stm32_exti_set_callback+0x20>)
 8004c0e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	data->cb[line].data = arg;
 8004c12:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8004c16:	6042      	str	r2, [r0, #4]

	return 0;
 8004c18:	2000      	movs	r0, #0
 8004c1a:	4770      	bx	lr
		return -EBUSY;
 8004c1c:	f06f 000f 	mvn.w	r0, #15
}
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	20000948 	.word	0x20000948

08004c28 <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 8004c28:	4b03      	ldr	r3, [pc, #12]	; (8004c38 <stm32_exti_unset_callback+0x10>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 8004c30:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8004c34:	605a      	str	r2, [r3, #4]
}
 8004c36:	4770      	bx	lr
 8004c38:	20000948 	.word	0x20000948

08004c3c <stm32_clock_control_on>:
	return clock / prescaler;
}

static inline int stm32_clock_control_on(const struct device *dev,
					 clock_control_subsys_t sub_system)
{
 8004c3c:	b086      	sub	sp, #24
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8004c3e:	680b      	ldr	r3, [r1, #0]
 8004c40:	2b06      	cmp	r3, #6
 8004c42:	d848      	bhi.n	8004cd6 <stm32_clock_control_on+0x9a>
 8004c44:	e8df f003 	tbb	[pc, r3]
 8004c48:	3c261004 	.word	0x3c261004
 8004c4c:	4731      	.short	0x4731
 8004c4e:	1b          	.byte	0x1b
 8004c4f:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 8004c50:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004c52:	4a22      	ldr	r2, [pc, #136]	; (8004cdc <stm32_clock_control_on+0xa0>)
 8004c54:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004c56:	4319      	orrs	r1, r3
 8004c58:	6491      	str	r1, [r2, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004c5a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8004c60:	9b00      	ldr	r3, [sp, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8004c62:	2000      	movs	r0, #0
}
 8004c64:	b006      	add	sp, #24
 8004c66:	4770      	bx	lr
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 8004c68:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004c6a:	4a1c      	ldr	r2, [pc, #112]	; (8004cdc <stm32_clock_control_on+0xa0>)
 8004c6c:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8004c6e:	4319      	orrs	r1, r3
 8004c70:	64d1      	str	r1, [r2, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004c72:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004c74:	4013      	ands	r3, r2
 8004c76:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004c78:	9b01      	ldr	r3, [sp, #4]
	return 0;
 8004c7a:	2000      	movs	r0, #0
}
 8004c7c:	e7f2      	b.n	8004c64 <stm32_clock_control_on+0x28>
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 8004c7e:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004c80:	4a16      	ldr	r2, [pc, #88]	; (8004cdc <stm32_clock_control_on+0xa0>)
 8004c82:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8004c84:	4319      	orrs	r1, r3
 8004c86:	6511      	str	r1, [r2, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8004c88:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8004c8e:	9b02      	ldr	r3, [sp, #8]
	return 0;
 8004c90:	2000      	movs	r0, #0
}
 8004c92:	e7e7      	b.n	8004c64 <stm32_clock_control_on+0x28>
		LL_APB1_GRP1_EnableClock(pclken->enr);
 8004c94:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004c96:	4a11      	ldr	r2, [pc, #68]	; (8004cdc <stm32_clock_control_on+0xa0>)
 8004c98:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8004c9a:	4319      	orrs	r1, r3
 8004c9c:	6591      	str	r1, [r2, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004c9e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8004ca4:	9b03      	ldr	r3, [sp, #12]
	return 0;
 8004ca6:	2000      	movs	r0, #0
}
 8004ca8:	e7dc      	b.n	8004c64 <stm32_clock_control_on+0x28>
		LL_APB1_GRP2_EnableClock(pclken->enr);
 8004caa:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8004cac:	4a0b      	ldr	r2, [pc, #44]	; (8004cdc <stm32_clock_control_on+0xa0>)
 8004cae:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8004cb0:	4319      	orrs	r1, r3
 8004cb2:	65d1      	str	r1, [r2, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004cb4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8004cba:	9b04      	ldr	r3, [sp, #16]
	return 0;
 8004cbc:	2000      	movs	r0, #0
}
 8004cbe:	e7d1      	b.n	8004c64 <stm32_clock_control_on+0x28>
		LL_APB2_GRP1_EnableClock(pclken->enr);
 8004cc0:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004cc2:	4a06      	ldr	r2, [pc, #24]	; (8004cdc <stm32_clock_control_on+0xa0>)
 8004cc4:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004cc6:	4319      	orrs	r1, r3
 8004cc8:	6611      	str	r1, [r2, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004cca:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004ccc:	4013      	ands	r3, r2
 8004cce:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8004cd0:	9b05      	ldr	r3, [sp, #20]
	return 0;
 8004cd2:	2000      	movs	r0, #0
}
 8004cd4:	e7c6      	b.n	8004c64 <stm32_clock_control_on+0x28>
	switch (pclken->bus) {
 8004cd6:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8004cda:	e7c3      	b.n	8004c64 <stm32_clock_control_on+0x28>
 8004cdc:	40021000 	.word	0x40021000

08004ce0 <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8004ce0:	680b      	ldr	r3, [r1, #0]
 8004ce2:	2b06      	cmp	r3, #6
 8004ce4:	d83a      	bhi.n	8004d5c <stm32_clock_control_off+0x7c>
 8004ce6:	e8df f003 	tbb	[pc, r3]
 8004cea:	0c04      	.short	0x0c04
 8004cec:	39293121 	.word	0x39293121
 8004cf0:	14          	.byte	0x14
 8004cf1:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_DisableClock(pclken->enr);
 8004cf2:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 8004cf4:	4a1b      	ldr	r2, [pc, #108]	; (8004d64 <stm32_clock_control_off+0x84>)
 8004cf6:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8004cf8:	ea23 0301 	bic.w	r3, r3, r1
 8004cfc:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8004cfe:	2000      	movs	r0, #0
}
 8004d00:	4770      	bx	lr
		LL_AHB2_GRP1_DisableClock(pclken->enr);
 8004d02:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004d04:	4a17      	ldr	r2, [pc, #92]	; (8004d64 <stm32_clock_control_off+0x84>)
 8004d06:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004d08:	ea23 0301 	bic.w	r3, r3, r1
 8004d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
	return 0;
 8004d0e:	2000      	movs	r0, #0
}
 8004d10:	4770      	bx	lr
{
 8004d12:	b082      	sub	sp, #8
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 8004d14:	684b      	ldr	r3, [r1, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004d16:	4a13      	ldr	r2, [pc, #76]	; (8004d64 <stm32_clock_control_off+0x84>)
 8004d18:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8004d1a:	4319      	orrs	r1, r3
 8004d1c:	6511      	str	r1, [r2, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8004d1e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004d20:	4013      	ands	r3, r2
 8004d22:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004d24:	9b01      	ldr	r3, [sp, #4]
	return 0;
 8004d26:	2000      	movs	r0, #0
}
 8004d28:	b002      	add	sp, #8
 8004d2a:	4770      	bx	lr
		LL_APB1_GRP1_DisableClock(pclken->enr);
 8004d2c:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8004d2e:	4a0d      	ldr	r2, [pc, #52]	; (8004d64 <stm32_clock_control_off+0x84>)
 8004d30:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004d32:	ea23 0301 	bic.w	r3, r3, r1
 8004d36:	6593      	str	r3, [r2, #88]	; 0x58
	return 0;
 8004d38:	2000      	movs	r0, #0
}
 8004d3a:	4770      	bx	lr
		LL_APB1_GRP2_DisableClock(pclken->enr);
 8004d3c:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8004d3e:	4a09      	ldr	r2, [pc, #36]	; (8004d64 <stm32_clock_control_off+0x84>)
 8004d40:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8004d42:	ea23 0301 	bic.w	r3, r3, r1
 8004d46:	65d3      	str	r3, [r2, #92]	; 0x5c
	return 0;
 8004d48:	2000      	movs	r0, #0
}
 8004d4a:	4770      	bx	lr
		LL_APB2_GRP1_DisableClock(pclken->enr);
 8004d4c:	6849      	ldr	r1, [r1, #4]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8004d4e:	4a05      	ldr	r2, [pc, #20]	; (8004d64 <stm32_clock_control_off+0x84>)
 8004d50:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8004d52:	ea23 0301 	bic.w	r3, r3, r1
 8004d56:	6613      	str	r3, [r2, #96]	; 0x60
	return 0;
 8004d58:	2000      	movs	r0, #0
}
 8004d5a:	4770      	bx	lr
	switch (pclken->bus) {
 8004d5c:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40021000 	.word	0x40021000

08004d68 <stm32_clock_control_get_subsys_rate>:


static int stm32_clock_control_get_subsys_rate(const struct device *clock,
						clock_control_subsys_t sub_system,
						uint32_t *rate)
{
 8004d68:	b570      	push	{r4, r5, r6, lr}
 8004d6a:	460c      	mov	r4, r1
 8004d6c:	4615      	mov	r5, r2
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	; (8004da4 <stm32_clock_control_get_subsys_rate+0x3c>)
 8004d70:	681e      	ldr	r6, [r3, #0]
	uint32_t apb1_clock = get_bus_clock(ahb_clock, STM32_APB1_PRESCALER);
 8004d72:	2101      	movs	r1, #1
 8004d74:	4630      	mov	r0, r6
 8004d76:	f007 ff3e 	bl	800cbf6 <get_bus_clock>
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	2b06      	cmp	r3, #6
 8004d7e:	d80e      	bhi.n	8004d9e <stm32_clock_control_get_subsys_rate+0x36>
 8004d80:	e8df f003 	tbb	[pc, r3]
 8004d84:	0a070404 	.word	0x0a070404
 8004d88:	0d07      	.short	0x0d07
 8004d8a:	04          	.byte	0x04
 8004d8b:	00          	.byte	0x00
#endif
#if defined (CONFIG_SOC_SERIES_STM32L0X) || \
	defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_IOP:
#endif
		*rate = ahb_clock;
 8004d8c:	602e      	str	r6, [r5, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8004d8e:	2000      	movs	r0, #0
}
 8004d90:	bd70      	pop	{r4, r5, r6, pc}
		*rate = apb1_clock;
 8004d92:	6028      	str	r0, [r5, #0]
	return 0;
 8004d94:	2000      	movs	r0, #0
		break;
 8004d96:	e7fb      	b.n	8004d90 <stm32_clock_control_get_subsys_rate+0x28>
		*rate = apb2_clock;
 8004d98:	6028      	str	r0, [r5, #0]
	return 0;
 8004d9a:	2000      	movs	r0, #0
		break;
 8004d9c:	e7f8      	b.n	8004d90 <stm32_clock_control_get_subsys_rate+0x28>
	switch (pclken->bus) {
 8004d9e:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8004da2:	e7f5      	b.n	8004d90 <stm32_clock_control_get_subsys_rate+0x28>
 8004da4:	200000c0 	.word	0x200000c0

08004da8 <stm32_clock_switch_to_hsi>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8004da8:	4b10      	ldr	r3, [pc, #64]	; (8004dec <stm32_clock_switch_to_hsi+0x44>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004db0:	d109      	bne.n	8004dc6 <stm32_clock_switch_to_hsi+0x1e>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004db2:	4a0e      	ldr	r2, [pc, #56]	; (8004dec <stm32_clock_switch_to_hsi+0x44>)
 8004db4:	6813      	ldr	r3, [r2, #0]
 8004db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dba:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8004dbc:	4b0b      	ldr	r3, [pc, #44]	; (8004dec <stm32_clock_switch_to_hsi+0x44>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004dc4:	d0fa      	beq.n	8004dbc <stm32_clock_switch_to_hsi+0x14>
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004dc6:	4a09      	ldr	r2, [pc, #36]	; (8004dec <stm32_clock_switch_to_hsi+0x44>)
 8004dc8:	6893      	ldr	r3, [r2, #8]
 8004dca:	f023 0303 	bic.w	r3, r3, #3
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	6093      	str	r3, [r2, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004dd4:	6893      	ldr	r3, [r2, #8]
 8004dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dda:	4318      	orrs	r0, r3
 8004ddc:	6090      	str	r0, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004dde:	4b03      	ldr	r3, [pc, #12]	; (8004dec <stm32_clock_switch_to_hsi+0x44>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 030c 	and.w	r3, r3, #12
	}

	/* Set HSI as SYSCLCK source */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
	LL_RCC_SetAHBPrescaler(new_ahb_prescaler);
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8004de6:	2b04      	cmp	r3, #4
 8004de8:	d1f9      	bne.n	8004dde <stm32_clock_switch_to_hsi+0x36>
	}
}
 8004dea:	4770      	bx	lr
 8004dec:	40021000 	.word	0x40021000

08004df0 <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 8004df0:	b510      	push	{r4, lr}
 8004df2:	b086      	sub	sp, #24
#endif

	ARG_UNUSED(dev);

	/* configure clock for AHB/APB buses */
	config_bus_clk_init((LL_UTILS_ClkInitTypeDef *)&s_ClkInitStruct);
 8004df4:	a803      	add	r0, sp, #12
 8004df6:	f007 fef9 	bl	800cbec <config_bus_clk_init>
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8004dfa:	f000 f823 	bl	8004e44 <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8004dfe:	4668      	mov	r0, sp
 8004e00:	f007 fefc 	bl	800cbfc <config_pll_init>
	 *
	 * Don't use s_ClkInitStruct.AHBCLKDivider as the AHB
	 * prescaler here. In this configuration, that's the value to
	 * use when the SYSCLK source is the PLL, not HSI.
	 */
	stm32_clock_switch_to_hsi(LL_RCC_SYSCLK_DIV_1);
 8004e04:	2000      	movs	r0, #0
 8004e06:	f7ff ffcf 	bl	8004da8 <stm32_clock_switch_to_hsi>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004e0a:	4c0d      	ldr	r4, [pc, #52]	; (8004e40 <stm32_clock_control_init+0x50>)
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e12:	6023      	str	r3, [r4, #0]
		 }
	 }
#endif

#if STM32_PLL_Q_DIVISOR
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 8004e14:	68e3      	ldr	r3, [r4, #12]
 8004e16:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e1e:	60e3      	str	r3, [r4, #12]
	LL_RCC_HSI_Disable();
	LL_RCC_HSE_Disable();

#elif STM32_PLL_SRC_HSI
	/* Switch to PLL with HSI as clock source */
	LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
 8004e20:	a903      	add	r1, sp, #12
 8004e22:	4668      	mov	r0, sp
 8004e24:	f003 fc08 	bl	8008638 <LL_PLL_ConfigSystemClock_HSI>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004e28:	6823      	ldr	r3, [r4, #0]
 8004e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e2e:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	f023 0301 	bic.w	r3, r3, #1
 8004e36:	6023      	str	r3, [r4, #0]

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 8004e38:	2000      	movs	r0, #0
 8004e3a:	b006      	add	sp, #24
 8004e3c:	bd10      	pop	{r4, pc}
 8004e3e:	bf00      	nop
 8004e40:	40021000 	.word	0x40021000

08004e44 <config_enable_default_clocks>:

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 8004e44:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004e46:	4b06      	ldr	r3, [pc, #24]	; (8004e60 <config_enable_default_clocks+0x1c>)
 8004e48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e4a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e4e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e56:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004e58:	9b01      	ldr	r3, [sp, #4]
	LL_PWR_DisableBkUpAccess();

	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);

#endif
}
 8004e5a:	b002      	add	sp, #8
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40021000 	.word	0x40021000

08004e64 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
 8004e64:	b510      	push	{r4, lr}
 8004e66:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
 8004e68:	280a      	cmp	r0, #10
 8004e6a:	d007      	beq.n	8004e7c <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
 8004e6c:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <console_out+0x28>)
 8004e6e:	6818      	ldr	r0, [r3, #0]
 8004e70:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
 8004e72:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	4798      	blx	r3

	return c;
}
 8004e78:	4620      	mov	r0, r4
 8004e7a:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
 8004e7c:	4b03      	ldr	r3, [pc, #12]	; (8004e8c <console_out+0x28>)
 8004e7e:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 8004e80:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	210d      	movs	r1, #13
 8004e86:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
 8004e88:	e7f0      	b.n	8004e6c <console_out+0x8>
 8004e8a:	bf00      	nop
 8004e8c:	200009c8 	.word	0x200009c8

08004e90 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
 8004e90:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
 8004e92:	4c04      	ldr	r4, [pc, #16]	; (8004ea4 <uart_console_hook_install+0x14>)
 8004e94:	4620      	mov	r0, r4
 8004e96:	f7ff fde5 	bl	8004a64 <__stdout_hook_install>
	__printk_hook_install(console_out);
 8004e9a:	4620      	mov	r0, r4
 8004e9c:	f7fd fb82 	bl	80025a4 <__printk_hook_install>
}
 8004ea0:	bd10      	pop	{r4, pc}
 8004ea2:	bf00      	nop
 8004ea4:	08004e65 	.word	0x08004e65

08004ea8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 8004ea8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 8004eaa:	4809      	ldr	r0, [pc, #36]	; (8004ed0 <uart_console_init+0x28>)
 8004eac:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <uart_console_init+0x2c>)
 8004eae:	6018      	str	r0, [r3, #0]
 8004eb0:	f008 fdbd 	bl	800da2e <z_device_ready>
 8004eb4:	b128      	cbz	r0, 8004ec2 <uart_console_init+0x1a>
 8004eb6:	2300      	movs	r3, #0
	if (!device_is_ready(uart_console_dev)) {
 8004eb8:	b933      	cbnz	r3, 8004ec8 <uart_console_init+0x20>
		return -ENODEV;
	}

	uart_console_hook_install();
 8004eba:	f7ff ffe9 	bl	8004e90 <uart_console_hook_install>

	return 0;
 8004ebe:	2000      	movs	r0, #0
}
 8004ec0:	bd08      	pop	{r3, pc}
 8004ec2:	f06f 0312 	mvn.w	r3, #18
 8004ec6:	e7f7      	b.n	8004eb8 <uart_console_init+0x10>
		return -ENODEV;
 8004ec8:	f06f 0012 	mvn.w	r0, #18
 8004ecc:	e7f8      	b.n	8004ec0 <uart_console_init+0x18>
 8004ece:	bf00      	nop
 8004ed0:	0800ea98 	.word	0x0800ea98
 8004ed4:	200009c8 	.word	0x200009c8

08004ed8 <gpio_stm32_set_exti_source>:
#elif defined(CONFIG_SOC_SERIES_STM32G0X) || \
	defined(CONFIG_SOC_SERIES_STM32L5X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X)
	return ((pin & 0x3) << (16 + 3)) | (pin >> 2);
#else
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8004ed8:	424a      	negs	r2, r1
 8004eda:	f001 0303 	and.w	r3, r1, #3
 8004ede:	f002 0203 	and.w	r2, r2, #3
 8004ee2:	bf58      	it	pl
 8004ee4:	4253      	negpl	r3, r2
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	009a      	lsls	r2, r3, #2
 8004eea:	230f      	movs	r3, #15
 8004eec:	4093      	lsls	r3, r2
 8004eee:	460a      	mov	r2, r1
 8004ef0:	2900      	cmp	r1, #0
 8004ef2:	db19      	blt.n	8004f28 <gpio_stm32_set_exti_source+0x50>
 8004ef4:	ea43 03a2 	orr.w	r3, r3, r2, asr #2
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8004ef8:	fa5f fc83 	uxtb.w	ip, r3
 8004efc:	f10c 0102 	add.w	r1, ip, #2
 8004f00:	4a0b      	ldr	r2, [pc, #44]	; (8004f30 <gpio_stm32_set_exti_source+0x58>)
 8004f02:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004f06:	0c1a      	lsrs	r2, r3, #16
 8004f08:	ea21 4313 	bic.w	r3, r1, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004f10:	b162      	cbz	r2, 8004f2c <gpio_stm32_set_exti_source+0x54>
  return __builtin_clz(value);
 8004f12:	fab2 f282 	clz	r2, r2
 8004f16:	fa00 f202 	lsl.w	r2, r0, r2
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	f10c 0c02 	add.w	ip, ip, #2
 8004f20:	4b03      	ldr	r3, [pc, #12]	; (8004f30 <gpio_stm32_set_exti_source+0x58>)
 8004f22:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
	LL_EXTI_SetEXTISource(port, line);
#else
	LL_SYSCFG_SetEXTISource(port, line);
#endif
	z_stm32_hsem_unlock(CFG_HW_EXTI_SEMID);
}
 8004f26:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8004f28:	1cca      	adds	r2, r1, #3
 8004f2a:	e7e3      	b.n	8004ef4 <gpio_stm32_set_exti_source+0x1c>
    return 32U;
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	e7f2      	b.n	8004f16 <gpio_stm32_set_exti_source+0x3e>
 8004f30:	40010000 	.word	0x40010000

08004f34 <gpio_stm32_get_exti_source>:
 8004f34:	4242      	negs	r2, r0
 8004f36:	f000 0303 	and.w	r3, r0, #3
 8004f3a:	f002 0203 	and.w	r2, r2, #3
 8004f3e:	bf58      	it	pl
 8004f40:	4253      	negpl	r3, r2
 8004f42:	3304      	adds	r3, #4
 8004f44:	009a      	lsls	r2, r3, #2
 8004f46:	230f      	movs	r3, #15
 8004f48:	4093      	lsls	r3, r2
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	db10      	blt.n	8004f72 <gpio_stm32_get_exti_source+0x3e>
 8004f50:	ea43 00a2 	orr.w	r0, r3, r2, asr #2
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 8004f54:	b2c3      	uxtb	r3, r0
 8004f56:	3302      	adds	r3, #2
 8004f58:	4a08      	ldr	r2, [pc, #32]	; (8004f7c <gpio_stm32_get_exti_source+0x48>)
 8004f5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f5e:	0c03      	lsrs	r3, r0, #16
 8004f60:	ea02 4010 	and.w	r0, r2, r0, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f64:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004f68:	b12b      	cbz	r3, 8004f76 <gpio_stm32_get_exti_source+0x42>
  return __builtin_clz(value);
 8004f6a:	fab3 f383 	clz	r3, r3
		port = STM32_PORTH;
	}
#endif

	return port;
}
 8004f6e:	40d8      	lsrs	r0, r3
 8004f70:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8004f72:	1cc2      	adds	r2, r0, #3
 8004f74:	e7ec      	b.n	8004f50 <gpio_stm32_get_exti_source+0x1c>
    return 32U;
 8004f76:	2320      	movs	r3, #32
 8004f78:	e7f9      	b.n	8004f6e <gpio_stm32_get_exti_source+0x3a>
 8004f7a:	bf00      	nop
 8004f7c:	40010000 	.word	0x40010000

08004f80 <gpio_stm32_enable_int>:

/**
 * @brief Enable EXTI of the specific line
 */
static int gpio_stm32_enable_int(int port, int pin)
{
 8004f80:	b570      	push	{r4, r5, r6, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	4606      	mov	r6, r0
 8004f86:	460d      	mov	r5, r1
	defined(CONFIG_SOC_SERIES_STM32H7X) || \
	defined(CONFIG_SOC_SERIES_STM32L1X) || \
	defined(CONFIG_SOC_SERIES_STM32L4X) || \
	defined(CONFIG_SOC_SERIES_STM32G4X)
	const struct device *clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);
	struct stm32_pclken pclken = {
 8004f88:	4b0d      	ldr	r3, [pc, #52]	; (8004fc0 <gpio_stm32_enable_int+0x40>)
 8004f8a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004f8e:	ab02      	add	r3, sp, #8
 8004f90:	e903 0003 	stmdb	r3, {r0, r1}
 8004f94:	480b      	ldr	r0, [pc, #44]	; (8004fc4 <gpio_stm32_enable_int+0x44>)
 8004f96:	f008 fd4a 	bl	800da2e <z_device_ready>
 8004f9a:	b148      	cbz	r0, 8004fb0 <gpio_stm32_enable_int+0x30>

	if (ret != 0) {
		return ret;
	}

	const struct clock_control_driver_api *api =
 8004f9c:	4809      	ldr	r0, [pc, #36]	; (8004fc4 <gpio_stm32_enable_int+0x44>)
 8004f9e:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4669      	mov	r1, sp
 8004fa4:	4798      	blx	r3
 8004fa6:	4604      	mov	r4, r0
	};
	int ret;

	/* Enable SYSCFG clock */
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
	if (ret != 0) {
 8004fa8:	b12c      	cbz	r4, 8004fb6 <gpio_stm32_enable_int+0x36>
#endif

	gpio_stm32_set_exti_source(port, pin);

	return 0;
}
 8004faa:	4620      	mov	r0, r4
 8004fac:	b002      	add	sp, #8
 8004fae:	bd70      	pop	{r4, r5, r6, pc}
 8004fb0:	f06f 0412 	mvn.w	r4, #18
 8004fb4:	e7f8      	b.n	8004fa8 <gpio_stm32_enable_int+0x28>
	gpio_stm32_set_exti_source(port, pin);
 8004fb6:	4629      	mov	r1, r5
 8004fb8:	4630      	mov	r0, r6
 8004fba:	f7ff ff8d 	bl	8004ed8 <gpio_stm32_set_exti_source>
	return 0;
 8004fbe:	e7f4      	b.n	8004faa <gpio_stm32_enable_int+0x2a>
 8004fc0:	0800eed0 	.word	0x0800eed0
 8004fc4:	0800e9d8 	.word	0x0800e9d8

08004fc8 <gpio_stm32_pin_interrupt_configure>:

static int gpio_stm32_pin_interrupt_configure(const struct device *dev,
					      gpio_pin_t pin,
					      enum gpio_int_mode mode,
					      enum gpio_int_trig trig)
{
 8004fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fca:	460c      	mov	r4, r1
 8004fcc:	4611      	mov	r1, r2
	const struct gpio_stm32_config *cfg = dev->config;
 8004fce:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 8004fd0:	6902      	ldr	r2, [r0, #16]
	int edge = 0;
	int err = 0;

	if (mode == GPIO_INT_MODE_DISABLED) {
 8004fd2:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8004fd6:	d01f      	beq.n	8005018 <gpio_stm32_pin_interrupt_configure+0x50>
 8004fd8:	461d      	mov	r5, r3
		/* else: No irq source configured for pin. Nothing to disable */
		goto exit;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 8004fda:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8004fde:	d034      	beq.n	800504a <gpio_stm32_pin_interrupt_configure+0x82>
		err = -ENOTSUP;
		goto exit;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 8004fe0:	491d      	ldr	r1, [pc, #116]	; (8005058 <gpio_stm32_pin_interrupt_configure+0x90>)
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	f7ff fe0e 	bl	8004c04 <stm32_exti_set_callback>
 8004fe8:	4606      	mov	r6, r0
 8004fea:	bb88      	cbnz	r0, 8005050 <gpio_stm32_pin_interrupt_configure+0x88>
		err = -EBUSY;
		goto exit;
	}

	gpio_stm32_enable_int(cfg->port, pin);
 8004fec:	4621      	mov	r1, r4
 8004fee:	68b8      	ldr	r0, [r7, #8]
 8004ff0:	f7ff ffc6 	bl	8004f80 <gpio_stm32_enable_int>

	switch (trig) {
 8004ff4:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
 8004ff8:	d023      	beq.n	8005042 <gpio_stm32_pin_interrupt_configure+0x7a>
 8004ffa:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
 8004ffe:	d022      	beq.n	8005046 <gpio_stm32_pin_interrupt_configure+0x7e>
 8005000:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 8005004:	d01b      	beq.n	800503e <gpio_stm32_pin_interrupt_configure+0x76>
 8005006:	4631      	mov	r1, r6
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 8005008:	4620      	mov	r0, r4
 800500a:	f7ff fdc3 	bl	8004b94 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 800500e:	4620      	mov	r0, r4
 8005010:	f7ff fda4 	bl	8004b5c <stm32_exti_enable>

exit:
	return err;
}
 8005014:	4630      	mov	r0, r6
 8005016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 8005018:	4620      	mov	r0, r4
 800501a:	f7ff ff8b 	bl	8004f34 <gpio_stm32_get_exti_source>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	4298      	cmp	r0, r3
 8005022:	d001      	beq.n	8005028 <gpio_stm32_pin_interrupt_configure+0x60>
	int err = 0;
 8005024:	2600      	movs	r6, #0
		goto exit;
 8005026:	e7f5      	b.n	8005014 <gpio_stm32_pin_interrupt_configure+0x4c>
			stm32_exti_disable(pin);
 8005028:	4620      	mov	r0, r4
 800502a:	f7ff fda7 	bl	8004b7c <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 800502e:	4620      	mov	r0, r4
 8005030:	f7ff fdfa 	bl	8004c28 <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 8005034:	2100      	movs	r1, #0
 8005036:	4620      	mov	r0, r4
 8005038:	f7ff fdac 	bl	8004b94 <stm32_exti_trigger>
 800503c:	e7f2      	b.n	8005024 <gpio_stm32_pin_interrupt_configure+0x5c>
		edge = STM32_EXTI_TRIG_FALLING;
 800503e:	2102      	movs	r1, #2
 8005040:	e7e2      	b.n	8005008 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_RISING;
 8005042:	2101      	movs	r1, #1
 8005044:	e7e0      	b.n	8005008 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_BOTH;
 8005046:	2103      	movs	r1, #3
 8005048:	e7de      	b.n	8005008 <gpio_stm32_pin_interrupt_configure+0x40>
		err = -ENOTSUP;
 800504a:	f06f 0685 	mvn.w	r6, #133	; 0x85
 800504e:	e7e1      	b.n	8005014 <gpio_stm32_pin_interrupt_configure+0x4c>
		err = -EBUSY;
 8005050:	f06f 060f 	mvn.w	r6, #15
	return err;
 8005054:	e7de      	b.n	8005014 <gpio_stm32_pin_interrupt_configure+0x4c>
 8005056:	bf00      	nop
 8005058:	0800cc0d 	.word	0x0800cc0d

0800505c <gpio_stm32_clock_request>:
{
 800505c:	b510      	push	{r4, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 800505e:	6844      	ldr	r4, [r0, #4]
	if (on) {
 8005060:	b169      	cbz	r1, 800507e <gpio_stm32_clock_request+0x22>
					(clock_control_subsys_t *)&cfg->pclken);
 8005062:	340c      	adds	r4, #12
 8005064:	480d      	ldr	r0, [pc, #52]	; (800509c <gpio_stm32_clock_request+0x40>)
 8005066:	f008 fce2 	bl	800da2e <z_device_ready>
 800506a:	b128      	cbz	r0, 8005078 <gpio_stm32_clock_request+0x1c>
	const struct clock_control_driver_api *api =
 800506c:	480b      	ldr	r0, [pc, #44]	; (800509c <gpio_stm32_clock_request+0x40>)
 800506e:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4621      	mov	r1, r4
 8005074:	4798      	blx	r3
}
 8005076:	bd10      	pop	{r4, pc}
 8005078:	f06f 0012 	mvn.w	r0, #18
 800507c:	e7fb      	b.n	8005076 <gpio_stm32_clock_request+0x1a>
					(clock_control_subsys_t *)&cfg->pclken);
 800507e:	340c      	adds	r4, #12
 8005080:	4806      	ldr	r0, [pc, #24]	; (800509c <gpio_stm32_clock_request+0x40>)
 8005082:	f008 fcd4 	bl	800da2e <z_device_ready>
 8005086:	b128      	cbz	r0, 8005094 <gpio_stm32_clock_request+0x38>

	if (ret != 0) {
		return ret;
	}

	const struct clock_control_driver_api *api =
 8005088:	4804      	ldr	r0, [pc, #16]	; (800509c <gpio_stm32_clock_request+0x40>)
 800508a:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->off(dev, sys);
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	4621      	mov	r1, r4
 8005090:	4798      	blx	r3
 8005092:	e7f0      	b.n	8005076 <gpio_stm32_clock_request+0x1a>
 8005094:	f06f 0012 	mvn.w	r0, #18
	if (ret != 0) {
 8005098:	e7ed      	b.n	8005076 <gpio_stm32_clock_request+0x1a>
 800509a:	bf00      	nop
 800509c:	0800e9d8 	.word	0x0800e9d8

080050a0 <pwm_stm32_pin_set>:
}

static int pwm_stm32_pin_set(const struct device *dev, uint32_t pwm,
			     uint32_t period_cycles, uint32_t pulse_cycles,
			     pwm_flags_t flags)
{
 80050a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a4:	b088      	sub	sp, #32
 80050a6:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
	const struct pwm_stm32_config *cfg = dev->config;
 80050aa:	6847      	ldr	r7, [r0, #4]

	uint32_t channel;

	if (pwm < 1u || pwm > TIMER_MAX_CH) {
 80050ac:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 80050b0:	f1ba 0f05 	cmp.w	sl, #5
 80050b4:	d84f      	bhi.n	8005156 <pwm_stm32_pin_set+0xb6>
 80050b6:	4614      	mov	r4, r2
 80050b8:	461d      	mov	r5, r3
		LOG_ERR("Invalid channel (%d)", pwm);
		return -EINVAL;
	}

	if (pulse_cycles > period_cycles) {
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d85e      	bhi.n	800517c <pwm_stm32_pin_set+0xdc>

	/*
	 * Non 32-bit timers count from 0 up to the value in the ARR register
	 * (16-bit). Thus period_cycles cannot be greater than UINT16_MAX + 1.
	 */
	if (!IS_TIM_32B_COUNTER_INSTANCE(cfg->timer) &&
 80050be:	f8d7 8000 	ldr.w	r8, [r7]
 80050c2:	f1b8 4f80 	cmp.w	r8, #1073741824	; 0x40000000
 80050c6:	d003      	beq.n	80050d0 <pwm_stm32_pin_set+0x30>
 80050c8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80050cc:	f200 80e6 	bhi.w	800529c <pwm_stm32_pin_set+0x1fc>
	    (period_cycles > UINT16_MAX + 1)) {
		return -ENOTSUP;
	}

	channel = ch2ll[pwm - 1u];
 80050d0:	4b74      	ldr	r3, [pc, #464]	; (80052a4 <pwm_stm32_pin_set+0x204>)
 80050d2:	f853 602a 	ldr.w	r6, [r3, sl, lsl #2]

	if (period_cycles == 0u) {
 80050d6:	2c00      	cmp	r4, #0
 80050d8:	d063      	beq.n	80051a2 <pwm_stm32_pin_set+0x102>
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 80050da:	f8d8 3020 	ldr.w	r3, [r8, #32]
 80050de:	ea36 0303 	bics.w	r3, r6, r3
 80050e2:	d066      	beq.n	80051b2 <pwm_stm32_pin_set+0x112>
	}

	if (!LL_TIM_CC_IsEnabledChannel(cfg->timer, channel)) {
		LL_TIM_OC_InitTypeDef oc_init;

		LL_TIM_OC_StructInit(&oc_init);
 80050e4:	4668      	mov	r0, sp
 80050e6:	f008 fc0e 	bl	800d906 <LL_TIM_OC_StructInit>

		oc_init.OCMode = LL_TIM_OCMODE_PWM1;
 80050ea:	2360      	movs	r3, #96	; 0x60
 80050ec:	9300      	str	r3, [sp, #0]
		oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 80050ee:	2301      	movs	r3, #1
 80050f0:	9301      	str	r3, [sp, #4]
		oc_init.CompareValue = pulse_cycles;
 80050f2:	9503      	str	r5, [sp, #12]
		oc_init.OCPolarity = get_polarity(flags);
 80050f4:	4648      	mov	r0, r9
 80050f6:	f007 ff1b 	bl	800cf30 <get_polarity>
 80050fa:	9004      	str	r0, [sp, #16]

		if (LL_TIM_OC_Init(cfg->timer, channel, &oc_init) != SUCCESS) {
 80050fc:	466a      	mov	r2, sp
 80050fe:	4631      	mov	r1, r6
 8005100:	6838      	ldr	r0, [r7, #0]
 8005102:	f008 fc0a 	bl	800d91a <LL_TIM_OC_Init>
 8005106:	4601      	mov	r1, r0
 8005108:	2800      	cmp	r0, #0
 800510a:	f040 8091 	bne.w	8005230 <pwm_stm32_pin_set+0x190>
			LOG_ERR("Could not initialize timer channel output");
			return -EIO;
		}

		LL_TIM_EnableARRPreload(cfg->timer);
 800510e:	683a      	ldr	r2, [r7, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005110:	6813      	ldr	r3, [r2, #0]
 8005112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005116:	6013      	str	r3, [r2, #0]
		LL_TIM_OC_EnablePreload(cfg->timer, channel);
 8005118:	683b      	ldr	r3, [r7, #0]
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800511a:	2e01      	cmp	r6, #1
 800511c:	f000 809e 	beq.w	800525c <pwm_stm32_pin_set+0x1bc>
 8005120:	2e04      	cmp	r6, #4
 8005122:	f000 809a 	beq.w	800525a <pwm_stm32_pin_set+0x1ba>
 8005126:	2e10      	cmp	r6, #16
 8005128:	f000 80ae 	beq.w	8005288 <pwm_stm32_pin_set+0x1e8>
 800512c:	2e40      	cmp	r6, #64	; 0x40
 800512e:	f000 80ad 	beq.w	800528c <pwm_stm32_pin_set+0x1ec>
 8005132:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8005136:	f000 80ab 	beq.w	8005290 <pwm_stm32_pin_set+0x1f0>
 800513a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800513e:	f000 80a9 	beq.w	8005294 <pwm_stm32_pin_set+0x1f4>
 8005142:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
 8005146:	f000 80a7 	beq.w	8005298 <pwm_stm32_pin_set+0x1f8>
 800514a:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 800514e:	f000 8082 	beq.w	8005256 <pwm_stm32_pin_set+0x1b6>
 8005152:	2108      	movs	r1, #8
 8005154:	e082      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
 8005156:	4b54      	ldr	r3, [pc, #336]	; (80052a8 <pwm_stm32_pin_set+0x208>)
 8005158:	4a54      	ldr	r2, [pc, #336]	; (80052ac <pwm_stm32_pin_set+0x20c>)
 800515a:	1a9b      	subs	r3, r3, r2
 800515c:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Invalid channel (%d)", pwm);
 800515e:	f04f 0200 	mov.w	r2, #0
 8005162:	2001      	movs	r0, #1
 8005164:	f360 0202 	bfi	r2, r0, #0, #3
 8005168:	f36f 02c5 	bfc	r2, #3, #3
 800516c:	f363 128f 	bfi	r2, r3, #6, #10
 8005170:	484f      	ldr	r0, [pc, #316]	; (80052b0 <pwm_stm32_pin_set+0x210>)
 8005172:	f7fe fa4b 	bl	800360c <log_1>
		return -EINVAL;
 8005176:	f06f 0015 	mvn.w	r0, #21
 800517a:	e082      	b.n	8005282 <pwm_stm32_pin_set+0x1e2>
 800517c:	4b4a      	ldr	r3, [pc, #296]	; (80052a8 <pwm_stm32_pin_set+0x208>)
 800517e:	4a4b      	ldr	r2, [pc, #300]	; (80052ac <pwm_stm32_pin_set+0x20c>)
 8005180:	1a9b      	subs	r3, r3, r2
 8005182:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Invalid combination of pulse and period cycles");
 8005184:	f04f 0100 	mov.w	r1, #0
 8005188:	2201      	movs	r2, #1
 800518a:	f362 0102 	bfi	r1, r2, #0, #3
 800518e:	f36f 01c5 	bfc	r1, #3, #3
 8005192:	f363 118f 	bfi	r1, r3, #6, #10
 8005196:	4847      	ldr	r0, [pc, #284]	; (80052b4 <pwm_stm32_pin_set+0x214>)
 8005198:	f7fe fa0e 	bl	80035b8 <log_0>
		return -EINVAL;
 800519c:	f06f 0015 	mvn.w	r0, #21
 80051a0:	e06f      	b.n	8005282 <pwm_stm32_pin_set+0x1e2>
  CLEAR_BIT(TIMx->CCER, Channels);
 80051a2:	f8d8 3020 	ldr.w	r3, [r8, #32]
 80051a6:	ea23 0606 	bic.w	r6, r3, r6
 80051aa:	f8c8 6020 	str.w	r6, [r8, #32]
		return 0;
 80051ae:	2000      	movs	r0, #0
 80051b0:	e067      	b.n	8005282 <pwm_stm32_pin_set+0x1e2>
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
		LL_TIM_GenerateEvent_UPDATE(cfg->timer);
	} else {
		LL_TIM_OC_SetPolarity(cfg->timer, channel, get_polarity(flags));
 80051b2:	4648      	mov	r0, r9
 80051b4:	f007 febc 	bl	800cf30 <get_polarity>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80051b8:	2e01      	cmp	r6, #1
 80051ba:	d015      	beq.n	80051e8 <pwm_stm32_pin_set+0x148>
 80051bc:	2e04      	cmp	r6, #4
 80051be:	d02b      	beq.n	8005218 <pwm_stm32_pin_set+0x178>
 80051c0:	2e10      	cmp	r6, #16
 80051c2:	d02b      	beq.n	800521c <pwm_stm32_pin_set+0x17c>
 80051c4:	2e40      	cmp	r6, #64	; 0x40
 80051c6:	d02b      	beq.n	8005220 <pwm_stm32_pin_set+0x180>
 80051c8:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 80051cc:	d02a      	beq.n	8005224 <pwm_stm32_pin_set+0x184>
 80051ce:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80051d2:	d029      	beq.n	8005228 <pwm_stm32_pin_set+0x188>
 80051d4:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
 80051d8:	d028      	beq.n	800522c <pwm_stm32_pin_set+0x18c>
 80051da:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 80051de:	d001      	beq.n	80051e4 <pwm_stm32_pin_set+0x144>
 80051e0:	2108      	movs	r1, #8
 80051e2:	e002      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 80051e4:	2107      	movs	r1, #7
 80051e6:	e000      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 80051e8:	2100      	movs	r1, #0
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80051ea:	f8d8 3020 	ldr.w	r3, [r8, #32]
 80051ee:	4a32      	ldr	r2, [pc, #200]	; (80052b8 <pwm_stm32_pin_set+0x218>)
 80051f0:	5c51      	ldrb	r1, [r2, r1]
 80051f2:	2202      	movs	r2, #2
 80051f4:	408a      	lsls	r2, r1
 80051f6:	ea23 0302 	bic.w	r3, r3, r2
 80051fa:	4088      	lsls	r0, r1
 80051fc:	4303      	orrs	r3, r0
 80051fe:	f8c8 3020 	str.w	r3, [r8, #32]
		set_timer_compare[pwm - 1u](cfg->timer, pulse_cycles);
 8005202:	4b2e      	ldr	r3, [pc, #184]	; (80052bc <pwm_stm32_pin_set+0x21c>)
 8005204:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
 8005208:	4629      	mov	r1, r5
 800520a:	6838      	ldr	r0, [r7, #0]
 800520c:	4798      	blx	r3
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 8005212:	62dc      	str	r4, [r3, #44]	; 0x2c
	}

	return 0;
 8005214:	2000      	movs	r0, #0
}
 8005216:	e034      	b.n	8005282 <pwm_stm32_pin_set+0x1e2>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005218:	2101      	movs	r1, #1
 800521a:	e7e6      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 800521c:	2102      	movs	r1, #2
 800521e:	e7e4      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 8005220:	2103      	movs	r1, #3
 8005222:	e7e2      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 8005224:	2104      	movs	r1, #4
 8005226:	e7e0      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 8005228:	2105      	movs	r1, #5
 800522a:	e7de      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 800522c:	2106      	movs	r1, #6
 800522e:	e7dc      	b.n	80051ea <pwm_stm32_pin_set+0x14a>
 8005230:	4b1d      	ldr	r3, [pc, #116]	; (80052a8 <pwm_stm32_pin_set+0x208>)
 8005232:	4a1e      	ldr	r2, [pc, #120]	; (80052ac <pwm_stm32_pin_set+0x20c>)
 8005234:	1a9b      	subs	r3, r3, r2
 8005236:	08db      	lsrs	r3, r3, #3
			LOG_ERR("Could not initialize timer channel output");
 8005238:	f04f 0100 	mov.w	r1, #0
 800523c:	2201      	movs	r2, #1
 800523e:	f362 0102 	bfi	r1, r2, #0, #3
 8005242:	f36f 01c5 	bfc	r1, #3, #3
 8005246:	f363 118f 	bfi	r1, r3, #6, #10
 800524a:	481d      	ldr	r0, [pc, #116]	; (80052c0 <pwm_stm32_pin_set+0x220>)
 800524c:	f7fe f9b4 	bl	80035b8 <log_0>
			return -EIO;
 8005250:	f06f 0004 	mvn.w	r0, #4
 8005254:	e015      	b.n	8005282 <pwm_stm32_pin_set+0x1e2>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005256:	2107      	movs	r1, #7
 8005258:	e000      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
 800525a:	2101      	movs	r1, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800525c:	3318      	adds	r3, #24
 800525e:	4a19      	ldr	r2, [pc, #100]	; (80052c4 <pwm_stm32_pin_set+0x224>)
 8005260:	5c50      	ldrb	r0, [r2, r1]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8005262:	581a      	ldr	r2, [r3, r0]
 8005264:	4d18      	ldr	r5, [pc, #96]	; (80052c8 <pwm_stm32_pin_set+0x228>)
 8005266:	5c6d      	ldrb	r5, [r5, r1]
 8005268:	2108      	movs	r1, #8
 800526a:	40a9      	lsls	r1, r5
 800526c:	430a      	orrs	r2, r1
 800526e:	501a      	str	r2, [r3, r0]
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 8005274:	62dc      	str	r4, [r3, #44]	; 0x2c
		LL_TIM_GenerateEvent_UPDATE(cfg->timer);
 8005276:	683a      	ldr	r2, [r7, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005278:	6953      	ldr	r3, [r2, #20]
 800527a:	f043 0301 	orr.w	r3, r3, #1
 800527e:	6153      	str	r3, [r2, #20]
	return 0;
 8005280:	2000      	movs	r0, #0
}
 8005282:	b008      	add	sp, #32
 8005284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005288:	2102      	movs	r1, #2
 800528a:	e7e7      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
 800528c:	2103      	movs	r1, #3
 800528e:	e7e5      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
 8005290:	2104      	movs	r1, #4
 8005292:	e7e3      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
 8005294:	2105      	movs	r1, #5
 8005296:	e7e1      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
 8005298:	2106      	movs	r1, #6
 800529a:	e7df      	b.n	800525c <pwm_stm32_pin_set+0x1bc>
		return -ENOTSUP;
 800529c:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80052a0:	e7ef      	b.n	8005282 <pwm_stm32_pin_set+0x1e2>
 80052a2:	bf00      	nop
 80052a4:	0800fab0 	.word	0x0800fab0
 80052a8:	0800ee00 	.word	0x0800ee00
 80052ac:	0800edd8 	.word	0x0800edd8
 80052b0:	0800f984 	.word	0x0800f984
 80052b4:	0800f99c 	.word	0x0800f99c
 80052b8:	0800fa98 	.word	0x0800fa98
 80052bc:	0800faf0 	.word	0x0800faf0
 80052c0:	0800f9cc 	.word	0x0800f9cc
 80052c4:	0800fa8c 	.word	0x0800fa8c
 80052c8:	0800faa4 	.word	0x0800faa4

080052cc <get_tim_clk>:
{
 80052cc:	b530      	push	{r4, r5, lr}
 80052ce:	b083      	sub	sp, #12
 80052d0:	4604      	mov	r4, r0
 80052d2:	460d      	mov	r5, r1
 80052d4:	480c      	ldr	r0, [pc, #48]	; (8005308 <get_tim_clk+0x3c>)
 80052d6:	f008 fbaa 	bl	800da2e <z_device_ready>
 80052da:	b170      	cbz	r0, 80052fa <get_tim_clk+0x2e>

	if (ret != 0) {
		return ret;
	}

	const struct clock_control_driver_api *api =
 80052dc:	4b0a      	ldr	r3, [pc, #40]	; (8005308 <get_tim_clk+0x3c>)
 80052de:	689b      	ldr	r3, [r3, #8]
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	b16b      	cbz	r3, 8005300 <get_tim_clk+0x34>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 80052e4:	aa01      	add	r2, sp, #4
 80052e6:	4621      	mov	r1, r4
 80052e8:	4807      	ldr	r0, [pc, #28]	; (8005308 <get_tim_clk+0x3c>)
 80052ea:	4798      	blx	r3
	if (r < 0) {
 80052ec:	2800      	cmp	r0, #0
 80052ee:	db02      	blt.n	80052f6 <get_tim_clk+0x2a>
		*tim_clk = bus_clk;
 80052f0:	9b01      	ldr	r3, [sp, #4]
 80052f2:	602b      	str	r3, [r5, #0]
	return 0;
 80052f4:	2000      	movs	r0, #0
}
 80052f6:	b003      	add	sp, #12
 80052f8:	bd30      	pop	{r4, r5, pc}
 80052fa:	f06f 0012 	mvn.w	r0, #18
 80052fe:	e7f5      	b.n	80052ec <get_tim_clk+0x20>
		return -ENOSYS;
 8005300:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8005304:	e7f2      	b.n	80052ec <get_tim_clk+0x20>
 8005306:	bf00      	nop
 8005308:	0800e9d8 	.word	0x0800e9d8

0800530c <pwm_stm32_init>:
	.pin_set = pwm_stm32_pin_set,
	.get_cycles_per_sec = pwm_stm32_get_cycles_per_sec,
};

static int pwm_stm32_init(const struct device *dev)
{
 800530c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800530e:	b087      	sub	sp, #28
	struct pwm_stm32_data *data = dev->data;
 8005310:	6907      	ldr	r7, [r0, #16]
	const struct pwm_stm32_config *cfg = dev->config;
 8005312:	6845      	ldr	r5, [r0, #4]
	LL_TIM_InitTypeDef init;

	/* enable clock and store its speed */
	clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);

	r = clock_control_on(clk, (clock_control_subsys_t *)&cfg->pclken);
 8005314:	f105 0608 	add.w	r6, r5, #8
 8005318:	4847      	ldr	r0, [pc, #284]	; (8005438 <pwm_stm32_init+0x12c>)
 800531a:	f008 fb88 	bl	800da2e <z_device_ready>
 800531e:	2800      	cmp	r0, #0
 8005320:	d03d      	beq.n	800539e <pwm_stm32_init+0x92>
	const struct clock_control_driver_api *api =
 8005322:	4845      	ldr	r0, [pc, #276]	; (8005438 <pwm_stm32_init+0x12c>)
 8005324:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4631      	mov	r1, r6
 800532a:	4798      	blx	r3
 800532c:	4604      	mov	r4, r0
	if (r < 0) {
 800532e:	2c00      	cmp	r4, #0
 8005330:	db38      	blt.n	80053a4 <pwm_stm32_init+0x98>
		LOG_ERR("Could not initialize clock (%d)", r);
		return r;
	}

	r = get_tim_clk(&cfg->pclken, &data->tim_clk);
 8005332:	4639      	mov	r1, r7
 8005334:	4630      	mov	r0, r6
 8005336:	f7ff ffc9 	bl	80052cc <get_tim_clk>
	if (r < 0) {
 800533a:	1e04      	subs	r4, r0, #0
 800533c:	db44      	blt.n	80053c8 <pwm_stm32_init+0xbc>
		LOG_ERR("Could not obtain timer clock (%d)", r);
		return r;
	}

	/* configure pinmux */
	r = stm32_dt_pinctrl_configure(cfg->pinctrl,
 800533e:	682a      	ldr	r2, [r5, #0]
 8005340:	6969      	ldr	r1, [r5, #20]
 8005342:	6928      	ldr	r0, [r5, #16]
 8005344:	f007 fb14 	bl	800c970 <stm32_dt_pinctrl_configure>
				       cfg->pinctrl_len,
				       (uint32_t)cfg->timer);
	if (r < 0) {
 8005348:	1e04      	subs	r4, r0, #0
 800534a:	db4f      	blt.n	80053ec <pwm_stm32_init+0xe0>
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
		return r;
	}

	/* initialize timer */
	LL_TIM_StructInit(&init);
 800534c:	a801      	add	r0, sp, #4
 800534e:	f008 fad1 	bl	800d8f4 <LL_TIM_StructInit>

	init.Prescaler = cfg->prescaler;
 8005352:	686b      	ldr	r3, [r5, #4]
 8005354:	f8ad 3004 	strh.w	r3, [sp, #4]
	init.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005358:	2300      	movs	r3, #0
 800535a:	9302      	str	r3, [sp, #8]
	init.Autoreload = 0u;
 800535c:	9303      	str	r3, [sp, #12]
	init.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800535e:	9304      	str	r3, [sp, #16]

	if (LL_TIM_Init(cfg->timer, &init) != SUCCESS) {
 8005360:	a901      	add	r1, sp, #4
 8005362:	6828      	ldr	r0, [r5, #0]
 8005364:	f003 f850 	bl	8008408 <LL_TIM_Init>
 8005368:	2800      	cmp	r0, #0
 800536a:	d151      	bne.n	8005410 <pwm_stm32_init+0x104>
		return -EIO;
	}

#if !defined(CONFIG_SOC_SERIES_STM32L0X) && !defined(CONFIG_SOC_SERIES_STM32L1X)
	/* enable outputs and counter */
	if (IS_TIM_BREAK_INSTANCE(cfg->timer)) {
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	4a33      	ldr	r2, [pc, #204]	; (800543c <pwm_stm32_init+0x130>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d007      	beq.n	8005384 <pwm_stm32_init+0x78>
 8005374:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <pwm_stm32_init+0x78>
 800537c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005380:	4293      	cmp	r3, r2
 8005382:	d103      	bne.n	800538c <pwm_stm32_init+0x80>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005384:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005386:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800538a:	645a      	str	r2, [r3, #68]	; 0x44
		LL_TIM_EnableAllOutputs(cfg->timer);
	}
#endif

	LL_TIM_EnableCounter(cfg->timer);
 800538c:	682a      	ldr	r2, [r5, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800538e:	6813      	ldr	r3, [r2, #0]
 8005390:	f043 0301 	orr.w	r3, r3, #1
 8005394:	6013      	str	r3, [r2, #0]

	return 0;
 8005396:	2400      	movs	r4, #0
}
 8005398:	4620      	mov	r0, r4
 800539a:	b007      	add	sp, #28
 800539c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800539e:	f06f 0412 	mvn.w	r4, #18
 80053a2:	e7c4      	b.n	800532e <pwm_stm32_init+0x22>
 80053a4:	4b26      	ldr	r3, [pc, #152]	; (8005440 <pwm_stm32_init+0x134>)
 80053a6:	4a27      	ldr	r2, [pc, #156]	; (8005444 <pwm_stm32_init+0x138>)
 80053a8:	1a9b      	subs	r3, r3, r2
 80053aa:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Could not initialize clock (%d)", r);
 80053ac:	f04f 0200 	mov.w	r2, #0
 80053b0:	2101      	movs	r1, #1
 80053b2:	f361 0202 	bfi	r2, r1, #0, #3
 80053b6:	f36f 02c5 	bfc	r2, #3, #3
 80053ba:	f363 128f 	bfi	r2, r3, #6, #10
 80053be:	4621      	mov	r1, r4
 80053c0:	4821      	ldr	r0, [pc, #132]	; (8005448 <pwm_stm32_init+0x13c>)
 80053c2:	f7fe f923 	bl	800360c <log_1>
		return r;
 80053c6:	e7e7      	b.n	8005398 <pwm_stm32_init+0x8c>
 80053c8:	4b1d      	ldr	r3, [pc, #116]	; (8005440 <pwm_stm32_init+0x134>)
 80053ca:	4a1e      	ldr	r2, [pc, #120]	; (8005444 <pwm_stm32_init+0x138>)
 80053cc:	1a9b      	subs	r3, r3, r2
 80053ce:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Could not obtain timer clock (%d)", r);
 80053d0:	f04f 0200 	mov.w	r2, #0
 80053d4:	2101      	movs	r1, #1
 80053d6:	f361 0202 	bfi	r2, r1, #0, #3
 80053da:	f36f 02c5 	bfc	r2, #3, #3
 80053de:	f363 128f 	bfi	r2, r3, #6, #10
 80053e2:	4621      	mov	r1, r4
 80053e4:	4819      	ldr	r0, [pc, #100]	; (800544c <pwm_stm32_init+0x140>)
 80053e6:	f7fe f911 	bl	800360c <log_1>
		return r;
 80053ea:	e7d5      	b.n	8005398 <pwm_stm32_init+0x8c>
 80053ec:	4b14      	ldr	r3, [pc, #80]	; (8005440 <pwm_stm32_init+0x134>)
 80053ee:	4a15      	ldr	r2, [pc, #84]	; (8005444 <pwm_stm32_init+0x138>)
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	08db      	lsrs	r3, r3, #3
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
 80053f4:	f04f 0200 	mov.w	r2, #0
 80053f8:	2101      	movs	r1, #1
 80053fa:	f361 0202 	bfi	r2, r1, #0, #3
 80053fe:	f36f 02c5 	bfc	r2, #3, #3
 8005402:	f363 128f 	bfi	r2, r3, #6, #10
 8005406:	4621      	mov	r1, r4
 8005408:	4811      	ldr	r0, [pc, #68]	; (8005450 <pwm_stm32_init+0x144>)
 800540a:	f7fe f8ff 	bl	800360c <log_1>
		return r;
 800540e:	e7c3      	b.n	8005398 <pwm_stm32_init+0x8c>
 8005410:	4b0b      	ldr	r3, [pc, #44]	; (8005440 <pwm_stm32_init+0x134>)
 8005412:	4a0c      	ldr	r2, [pc, #48]	; (8005444 <pwm_stm32_init+0x138>)
 8005414:	1a9b      	subs	r3, r3, r2
 8005416:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Could not initialize timer");
 8005418:	f04f 0100 	mov.w	r1, #0
 800541c:	2201      	movs	r2, #1
 800541e:	f362 0102 	bfi	r1, r2, #0, #3
 8005422:	f36f 01c5 	bfc	r1, #3, #3
 8005426:	f363 118f 	bfi	r1, r3, #6, #10
 800542a:	480a      	ldr	r0, [pc, #40]	; (8005454 <pwm_stm32_init+0x148>)
 800542c:	f7fe f8c4 	bl	80035b8 <log_0>
		return -EIO;
 8005430:	f06f 0404 	mvn.w	r4, #4
 8005434:	e7b0      	b.n	8005398 <pwm_stm32_init+0x8c>
 8005436:	bf00      	nop
 8005438:	0800e9d8 	.word	0x0800e9d8
 800543c:	40012c00 	.word	0x40012c00
 8005440:	0800ee00 	.word	0x0800ee00
 8005444:	0800edd8 	.word	0x0800edd8
 8005448:	0800f9f8 	.word	0x0800f9f8
 800544c:	0800fa18 	.word	0x0800fa18
 8005450:	0800fa3c 	.word	0x0800fa3c
 8005454:	0800fa5c 	.word	0x0800fa5c

08005458 <spi_stm32_configure>:
}
#endif

static int spi_stm32_configure(const struct device *dev,
			       const struct spi_config *config)
{
 8005458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800545c:	b08c      	sub	sp, #48	; 0x30
 800545e:	460d      	mov	r5, r1
	const struct spi_stm32_config *cfg = DEV_CFG(dev);
 8005460:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct spi_stm32_data *data = DEV_DATA(dev);
 8005464:	6906      	ldr	r6, [r0, #16]
	const uint32_t scaler[] = {
 8005466:	ac04      	add	r4, sp, #16
 8005468:	4f95      	ldr	r7, [pc, #596]	; (80056c0 <spi_stm32_configure+0x268>)
 800546a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800546c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800546e:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8005472:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		LL_SPI_BAUDRATEPRESCALER_DIV32,
		LL_SPI_BAUDRATEPRESCALER_DIV64,
		LL_SPI_BAUDRATEPRESCALER_DIV128,
		LL_SPI_BAUDRATEPRESCALER_DIV256
	};
	SPI_TypeDef *spi = cfg->spi;
 8005476:	f8d8 4008 	ldr.w	r4, [r8, #8]
	._ctx_name.sync = Z_SEM_INITIALIZER(_data._ctx_name.sync, 0, 1)

static inline bool spi_context_configured(struct spi_context *ctx,
					  const struct spi_config *config)
{
	return !!(ctx->config == config);
 800547a:	6833      	ldr	r3, [r6, #0]
	uint32_t clock;
	int br;

	if (spi_context_configured(&data->ctx, config)) {
 800547c:	42ab      	cmp	r3, r5
 800547e:	f000 8119 	beq.w	80056b4 <spi_stm32_configure+0x25c>
		/* Nothing to do */
		return 0;
	}

	if ((SPI_WORD_SIZE_GET(config->operation) != 8)
 8005482:	88ab      	ldrh	r3, [r5, #4]
 8005484:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8005488:	2b08      	cmp	r3, #8
 800548a:	d002      	beq.n	8005492 <spi_stm32_configure+0x3a>
	    && (SPI_WORD_SIZE_GET(config->operation) != 16)) {
 800548c:	2b10      	cmp	r3, #16
 800548e:	f040 8113 	bne.w	80056b8 <spi_stm32_configure+0x260>
 8005492:	488c      	ldr	r0, [pc, #560]	; (80056c4 <spi_stm32_configure+0x26c>)
 8005494:	f008 facb 	bl	800da2e <z_device_ready>
 8005498:	b198      	cbz	r0, 80054c2 <spi_stm32_configure+0x6a>
	const struct clock_control_driver_api *api =
 800549a:	4b8a      	ldr	r3, [pc, #552]	; (80056c4 <spi_stm32_configure+0x26c>)
 800549c:	689b      	ldr	r3, [r3, #8]
	if (api->get_rate == NULL) {
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	b193      	cbz	r3, 80054c8 <spi_stm32_configure+0x70>
	return api->get_rate(dev, sys, rate);
 80054a2:	aa03      	add	r2, sp, #12
 80054a4:	4641      	mov	r1, r8
 80054a6:	4887      	ldr	r0, [pc, #540]	; (80056c4 <spi_stm32_configure+0x26c>)
 80054a8:	4798      	blx	r3
		return -ENOTSUP;
	}

	if (clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 80054aa:	2800      	cmp	r0, #0
 80054ac:	db0f      	blt.n	80054ce <spi_stm32_configure+0x76>
			(clock_control_subsys_t) &cfg->pclken, &clock) < 0) {
		LOG_ERR("Failed call clock_control_get_rate");
		return -EIO;
	}

	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 80054ae:	2301      	movs	r3, #1
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	dc1f      	bgt.n	80054f4 <spi_stm32_configure+0x9c>
		uint32_t clk = clock >> br;
 80054b4:	9a03      	ldr	r2, [sp, #12]
 80054b6:	40da      	lsrs	r2, r3

		if (clk <= config->frequency) {
 80054b8:	6829      	ldr	r1, [r5, #0]
 80054ba:	4291      	cmp	r1, r2
 80054bc:	d21a      	bcs.n	80054f4 <spi_stm32_configure+0x9c>
	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 80054be:	3301      	adds	r3, #1
 80054c0:	e7f6      	b.n	80054b0 <spi_stm32_configure+0x58>
 80054c2:	f06f 0012 	mvn.w	r0, #18
 80054c6:	e7f0      	b.n	80054aa <spi_stm32_configure+0x52>
		return -ENOSYS;
 80054c8:	f06f 0057 	mvn.w	r0, #87	; 0x57
 80054cc:	e7ed      	b.n	80054aa <spi_stm32_configure+0x52>
 80054ce:	4b7e      	ldr	r3, [pc, #504]	; (80056c8 <spi_stm32_configure+0x270>)
 80054d0:	4a7e      	ldr	r2, [pc, #504]	; (80056cc <spi_stm32_configure+0x274>)
 80054d2:	1a9b      	subs	r3, r3, r2
 80054d4:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Failed call clock_control_get_rate");
 80054d6:	f04f 0100 	mov.w	r1, #0
 80054da:	2201      	movs	r2, #1
 80054dc:	f362 0102 	bfi	r1, r2, #0, #3
 80054e0:	f36f 01c5 	bfc	r1, #3, #3
 80054e4:	f363 118f 	bfi	r1, r3, #6, #10
 80054e8:	4879      	ldr	r0, [pc, #484]	; (80056d0 <spi_stm32_configure+0x278>)
 80054ea:	f7fe f865 	bl	80035b8 <log_0>
		return -EIO;
 80054ee:	f06f 0004 	mvn.w	r0, #4
 80054f2:	e0dc      	b.n	80056ae <spi_stm32_configure+0x256>
			break;
		}
	}

	if (br > ARRAY_SIZE(scaler)) {
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	dc75      	bgt.n	80055e4 <spi_stm32_configure+0x18c>
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 80054f8:	6822      	ldr	r2, [r4, #0]
 80054fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054fe:	6022      	str	r2, [r4, #0]
			    clock >> ARRAY_SIZE(scaler));
		return -EINVAL;
	}

	LL_SPI_Disable(spi);
	LL_SPI_SetBaudRatePrescaler(spi, scaler[br - 1]);
 8005500:	3b01      	subs	r3, #1
 8005502:	aa0c      	add	r2, sp, #48	; 0x30
 8005504:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005508:	f853 3c20 	ldr.w	r3, [r3, #-32]
  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)
{
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 800550c:	6822      	ldr	r2, [r4, #0]
 800550e:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8005512:	4313      	orrs	r3, r2
 8005514:	6023      	str	r3, [r4, #0]

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) {
 8005516:	88ab      	ldrh	r3, [r5, #4]
 8005518:	f013 0f02 	tst.w	r3, #2
 800551c:	d07b      	beq.n	8005616 <spi_stm32_configure+0x1be>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 800551e:	6823      	ldr	r3, [r4, #0]
 8005520:	f043 0302 	orr.w	r3, r3, #2
 8005524:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_HIGH);
	} else {
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_LOW);
	}

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) {
 8005526:	88ab      	ldrh	r3, [r5, #4]
 8005528:	f013 0f04 	tst.w	r3, #4
 800552c:	d078      	beq.n	8005620 <spi_stm32_configure+0x1c8>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	f043 0301 	orr.w	r3, r3, #1
 8005534:	6023      	str	r3, [r4, #0]
  *         @arg @ref LL_SPI_HALF_DUPLEX_TX
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)
{
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	f423 4344 	bic.w	r3, r3, #50176	; 0xc400
 800553c:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPhase(spi, LL_SPI_PHASE_1EDGE);
	}

	LL_SPI_SetTransferDirection(spi, LL_SPI_FULL_DUPLEX);

	if (config->operation & SPI_TRANSFER_LSB) {
 800553e:	88ab      	ldrh	r3, [r5, #4]
 8005540:	f013 0f10 	tst.w	r3, #16
 8005544:	d071      	beq.n	800562a <spi_stm32_configure+0x1d2>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800554c:	6023      	str	r3, [r4, #0]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)
{
  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005554:	6023      	str	r3, [r4, #0]
		LL_SPI_SetTransferBitOrder(spi, LL_SPI_MSB_FIRST);
	}

	LL_SPI_DisableCRC(spi);

	if (config->cs || !IS_ENABLED(CONFIG_SPI_STM32_USE_HW_SS)) {
 8005556:	68ab      	ldr	r3, [r5, #8]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d06b      	beq.n	8005634 <spi_stm32_configure+0x1dc>
  *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)
{
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 800555c:	6823      	ldr	r3, [r4, #0]
 800555e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005562:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8005564:	6863      	ldr	r3, [r4, #4]
 8005566:	f023 0304 	bic.w	r3, r3, #4
 800556a:	6063      	str	r3, [r4, #4]
		} else {
			LL_SPI_SetNSSMode(spi, LL_SPI_NSS_HARD_OUTPUT);
		}
	}

	if (config->operation & SPI_OP_MODE_SLAVE) {
 800556c:	88ab      	ldrh	r3, [r5, #4]
 800556e:	f013 0f01 	tst.w	r3, #1
 8005572:	d077      	beq.n	8005664 <spi_stm32_configure+0x20c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	f423 7382 	bic.w	r3, r3, #260	; 0x104
 800557a:	6023      	str	r3, [r4, #0]
		LL_SPI_SetMode(spi, LL_SPI_MODE_SLAVE);
	} else {
		LL_SPI_SetMode(spi, LL_SPI_MODE_MASTER);
	}

	if (SPI_WORD_SIZE_GET(config->operation) ==  8) {
 800557c:	88ab      	ldrh	r3, [r5, #4]
 800557e:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8005582:	2b08      	cmp	r3, #8
 8005584:	d073      	beq.n	800566e <spi_stm32_configure+0x216>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8005586:	6863      	ldr	r3, [r4, #4]
 8005588:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 800558c:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800558e:	6863      	ldr	r3, [r4, #4]
 8005590:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005594:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8005596:	6863      	ldr	r3, [r4, #4]
 8005598:	f023 0310 	bic.w	r3, r3, #16
 800559c:	6063      	str	r3, [r4, #4]
	&& (!defined(CONFIG_SOC_SERIES_STM32L1X) || defined(SPI_CR2_FRF))
	LL_SPI_SetStandard(spi, LL_SPI_PROTOCOL_MOTOROLA);
#endif

	/* At this point, it's mandatory to set this on the context! */
	data->ctx.config = config;
 800559e:	6035      	str	r5, [r6, #0]
	return GPIO_ACTIVE_LOW;
}

static inline void spi_context_cs_configure(struct spi_context *ctx)
{
	if (ctx->config->cs && ctx->config->cs->gpio_dev) {
 80055a0:	68ab      	ldr	r3, [r5, #8]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d072      	beq.n	800568c <spi_stm32_configure+0x234>
 80055a6:	6818      	ldr	r0, [r3, #0]
 80055a8:	2800      	cmp	r0, #0
 80055aa:	d06f      	beq.n	800568c <spi_stm32_configure+0x234>
		/* Validate CS active levels are equivalent */
		__ASSERT(spi_context_cs_active_level(ctx) ==
			 (ctx->config->cs->gpio_dt_flags & GPIO_ACTIVE_LOW),
			 "Devicetree and spi_context CS levels are not equal");
		gpio_pin_configure(ctx->config->cs->gpio_dev,
 80055ac:	7a19      	ldrb	r1, [r3, #8]
				   ctx->config->cs->gpio_pin,
				   ctx->config->cs->gpio_dt_flags |
 80055ae:	7a5b      	ldrb	r3, [r3, #9]
		gpio_pin_configure(ctx->config->cs->gpio_dev,
 80055b0:	f443 53b0 	orr.w	r3, r3, #5632	; 0x1600
	const struct gpio_driver_api *api =
 80055b4:	6885      	ldr	r5, [r0, #8]
	struct gpio_driver_data *data =
 80055b6:	6904      	ldr	r4, [r0, #16]
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 80055b8:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 80055bc:	d004      	beq.n	80055c8 <spi_stm32_configure+0x170>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 80055be:	f013 0f01 	tst.w	r3, #1
 80055c2:	d001      	beq.n	80055c8 <spi_stm32_configure+0x170>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 80055c4:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 80055c8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80055cc:	f013 0f01 	tst.w	r3, #1
 80055d0:	d054      	beq.n	800567c <spi_stm32_configure+0x224>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80055d2:	2301      	movs	r3, #1
 80055d4:	fa03 f601 	lsl.w	r6, r3, r1
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	4333      	orrs	r3, r6
 80055dc:	6023      	str	r3, [r4, #0]
	return api->pin_configure(port, pin, flags);
 80055de:	682b      	ldr	r3, [r5, #0]
 80055e0:	4798      	blx	r3
 80055e2:	e063      	b.n	80056ac <spi_stm32_configure+0x254>
 80055e4:	4b38      	ldr	r3, [pc, #224]	; (80056c8 <spi_stm32_configure+0x270>)
 80055e6:	4a39      	ldr	r2, [pc, #228]	; (80056cc <spi_stm32_configure+0x274>)
 80055e8:	1a9b      	subs	r3, r3, r2
 80055ea:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 80055ec:	f04f 0100 	mov.w	r1, #0
 80055f0:	2201      	movs	r2, #1
 80055f2:	f362 0102 	bfi	r1, r2, #0, #3
 80055f6:	f36f 01c5 	bfc	r1, #3, #3
 80055fa:	f363 118f 	bfi	r1, r3, #6, #10
 80055fe:	9a03      	ldr	r2, [sp, #12]
 8005600:	f8ad 1000 	strh.w	r1, [sp]
 8005604:	0a13      	lsrs	r3, r2, #8
 8005606:	0852      	lsrs	r2, r2, #1
 8005608:	6829      	ldr	r1, [r5, #0]
 800560a:	4832      	ldr	r0, [pc, #200]	; (80056d4 <spi_stm32_configure+0x27c>)
 800560c:	f7fd ff9a 	bl	8003544 <log_3>
		return -EINVAL;
 8005610:	f06f 0015 	mvn.w	r0, #21
 8005614:	e04b      	b.n	80056ae <spi_stm32_configure+0x256>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	f023 0302 	bic.w	r3, r3, #2
 800561c:	6023      	str	r3, [r4, #0]
}
 800561e:	e782      	b.n	8005526 <spi_stm32_configure+0xce>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	f023 0301 	bic.w	r3, r3, #1
 8005626:	6023      	str	r3, [r4, #0]
}
 8005628:	e785      	b.n	8005536 <spi_stm32_configure+0xde>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005630:	6023      	str	r3, [r4, #0]
}
 8005632:	e78c      	b.n	800554e <spi_stm32_configure+0xf6>
		if (config->operation & SPI_OP_MODE_SLAVE) {
 8005634:	88ab      	ldrh	r3, [r5, #4]
 8005636:	f013 0f01 	tst.w	r3, #1
 800563a:	d008      	beq.n	800564e <spi_stm32_configure+0x1f6>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 800563c:	6823      	ldr	r3, [r4, #0]
 800563e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005642:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8005644:	6863      	ldr	r3, [r4, #4]
 8005646:	f023 0304 	bic.w	r3, r3, #4
 800564a:	6063      	str	r3, [r4, #4]
}
 800564c:	e78e      	b.n	800556c <spi_stm32_configure+0x114>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005658:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 800565a:	6863      	ldr	r3, [r4, #4]
 800565c:	f043 0304 	orr.w	r3, r3, #4
 8005660:	6063      	str	r3, [r4, #4]
}
 8005662:	e783      	b.n	800556c <spi_stm32_configure+0x114>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 800566a:	6023      	str	r3, [r4, #0]
}
 800566c:	e786      	b.n	800557c <spi_stm32_configure+0x124>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 800566e:	6863      	ldr	r3, [r4, #4]
 8005670:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005674:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005678:	6063      	str	r3, [r4, #4]
}
 800567a:	e788      	b.n	800558e <spi_stm32_configure+0x136>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800567c:	2301      	movs	r3, #1
 800567e:	fa03 f601 	lsl.w	r6, r3, r1
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	ea23 0306 	bic.w	r3, r3, r6
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	e7a8      	b.n	80055de <spi_stm32_configure+0x186>
 800568c:	4b0e      	ldr	r3, [pc, #56]	; (80056c8 <spi_stm32_configure+0x270>)
 800568e:	4a0f      	ldr	r2, [pc, #60]	; (80056cc <spi_stm32_configure+0x274>)
 8005690:	1a9b      	subs	r3, r3, r2
 8005692:	08db      	lsrs	r3, r3, #3
				   GPIO_OUTPUT_INACTIVE);
	} else {
		LOG_INF("CS control inhibited (no GPIO device)");
 8005694:	f04f 0100 	mov.w	r1, #0
 8005698:	2203      	movs	r2, #3
 800569a:	f362 0102 	bfi	r1, r2, #0, #3
 800569e:	f36f 01c5 	bfc	r1, #3, #3
 80056a2:	f363 118f 	bfi	r1, r3, #6, #10
 80056a6:	480c      	ldr	r0, [pc, #48]	; (80056d8 <spi_stm32_configure+0x280>)
 80056a8:	f7fd ff86 	bl	80035b8 <log_0>
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_LOOP) ? 1 : 0,
		    config->slave);

	return 0;
 80056ac:	2000      	movs	r0, #0
}
 80056ae:	b00c      	add	sp, #48	; 0x30
 80056b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return 0;
 80056b4:	2000      	movs	r0, #0
 80056b6:	e7fa      	b.n	80056ae <spi_stm32_configure+0x256>
		return -ENOTSUP;
 80056b8:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80056bc:	e7f7      	b.n	80056ae <spi_stm32_configure+0x256>
 80056be:	bf00      	nop
 80056c0:	0800eed8 	.word	0x0800eed8
 80056c4:	0800e9d8 	.word	0x0800e9d8
 80056c8:	0800ee18 	.word	0x0800ee18
 80056cc:	0800edd8 	.word	0x0800edd8
 80056d0:	0800fb08 	.word	0x0800fb08
 80056d4:	0800fb2c 	.word	0x0800fb2c
 80056d8:	0800fb5c 	.word	0x0800fb5c

080056dc <spi_stm32_get_err>:
	uint32_t sr = LL_SPI_ReadReg(spi, SR);
 80056dc:	6882      	ldr	r2, [r0, #8]
	if (sr & SPI_STM32_ERR_MSK) {
 80056de:	f412 72b8 	ands.w	r2, r2, #368	; 0x170
 80056e2:	d101      	bne.n	80056e8 <spi_stm32_get_err+0xc>
	return 0;
 80056e4:	2000      	movs	r0, #0
}
 80056e6:	4770      	bx	lr
{
 80056e8:	b510      	push	{r4, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	4604      	mov	r4, r0
 80056ee:	490f      	ldr	r1, [pc, #60]	; (800572c <spi_stm32_get_err+0x50>)
 80056f0:	4b0f      	ldr	r3, [pc, #60]	; (8005730 <spi_stm32_get_err+0x54>)
 80056f2:	1ac9      	subs	r1, r1, r3
 80056f4:	08c9      	lsrs	r1, r1, #3
		LOG_ERR("%s: err=%d", __func__,
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	2001      	movs	r0, #1
 80056fc:	f360 0302 	bfi	r3, r0, #0, #3
 8005700:	f36f 03c5 	bfc	r3, #3, #3
 8005704:	f361 138f 	bfi	r3, r1, #6, #10
 8005708:	490a      	ldr	r1, [pc, #40]	; (8005734 <spi_stm32_get_err+0x58>)
 800570a:	480b      	ldr	r0, [pc, #44]	; (8005738 <spi_stm32_get_err+0x5c>)
 800570c:	f7fd ffb0 	bl	8003670 <log_2>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 8005710:	68a3      	ldr	r3, [r4, #8]
 8005712:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005716:	d005      	beq.n	8005724 <spi_stm32_get_err+0x48>
  * @retval None
  */
__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
{
  __IO uint32_t tmpreg;
  tmpreg = SPIx->DR;
 8005718:	68e3      	ldr	r3, [r4, #12]
 800571a:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 800571c:	9b01      	ldr	r3, [sp, #4]
  tmpreg = SPIx->SR;
 800571e:	68a3      	ldr	r3, [r4, #8]
 8005720:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8005722:	9b01      	ldr	r3, [sp, #4]
		return -EIO;
 8005724:	f06f 0004 	mvn.w	r0, #4
}
 8005728:	b002      	add	sp, #8
 800572a:	bd10      	pop	{r4, pc}
 800572c:	0800ee18 	.word	0x0800ee18
 8005730:	0800edd8 	.word	0x0800edd8
 8005734:	0800fc0c 	.word	0x0800fc0c
 8005738:	0800fb84 	.word	0x0800fb84

0800573c <transceive>:
static int transceive(const struct device *dev,
		      const struct spi_config *config,
		      const struct spi_buf_set *tx_bufs,
		      const struct spi_buf_set *rx_bufs,
		      bool asynchronous, struct k_poll_signal *signal)
{
 800573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005740:	4605      	mov	r5, r0
 8005742:	460e      	mov	r6, r1
 8005744:	4698      	mov	r8, r3
	const struct spi_stm32_config *cfg = DEV_CFG(dev);
 8005746:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = DEV_DATA(dev);
 8005748:	6904      	ldr	r4, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 800574a:	689f      	ldr	r7, [r3, #8]
	int ret;

	if (!tx_bufs && !rx_bufs) {
 800574c:	4691      	mov	r9, r2
 800574e:	b1fa      	cbz	r2, 8005790 <transceive+0x54>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
 8005750:	88b3      	ldrh	r3, [r6, #4]
 8005752:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005756:	d004      	beq.n	8005762 <transceive+0x26>
/**
 * @internal
 */
static inline unsigned int z_impl_k_sem_count_get(struct k_sem *sem)
{
	return sem->count;
 8005758:	6923      	ldr	r3, [r4, #16]
 800575a:	b913      	cbnz	r3, 8005762 <transceive+0x26>
		(ctx->owner == spi_cfg)) {
 800575c:	6863      	ldr	r3, [r4, #4]
		(k_sem_count_get(&ctx->lock) == 0) &&
 800575e:	429e      	cmp	r6, r3
 8005760:	d008      	beq.n	8005774 <transceive+0x38>
	k_sem_take(&ctx->lock, K_FOREVER);
 8005762:	f104 0008 	add.w	r0, r4, #8
 8005766:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800576a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800576e:	f003 fde5 	bl	800933c <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
 8005772:	6066      	str	r6, [r4, #4]
	}
#endif

	spi_context_lock(&data->ctx, asynchronous, signal, config);

	ret = spi_stm32_configure(dev, config);
 8005774:	4631      	mov	r1, r6
 8005776:	4628      	mov	r0, r5
 8005778:	f7ff fe6e 	bl	8005458 <spi_stm32_configure>
	if (ret) {
 800577c:	4606      	mov	r6, r0
 800577e:	b160      	cbz	r0, 800579a <transceive+0x5e>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	889b      	ldrh	r3, [r3, #4]
 8005784:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005788:	d07b      	beq.n	8005882 <transceive+0x146>

end:
	spi_context_release(&data->ctx, ret);

	return ret;
}
 800578a:	4630      	mov	r0, r6
 800578c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!tx_bufs && !rx_bufs) {
 8005790:	f1b8 0f00 	cmp.w	r8, #0
 8005794:	d1dc      	bne.n	8005750 <transceive+0x14>
		return 0;
 8005796:	2600      	movs	r6, #0
 8005798:	e7f7      	b.n	800578a <transceive+0x4e>
			       const struct spi_buf_set *rx_bufs,
			       uint8_t dfs)
{
	LOG_DBG("tx_bufs %p - rx_bufs %p - %u", tx_bufs, rx_bufs, dfs);

	if (tx_bufs) {
 800579a:	f1b9 0f00 	cmp.w	r9, #0
 800579e:	d01e      	beq.n	80057de <transceive+0xa2>
		ctx->current_tx = tx_bufs->buffers;
 80057a0:	f8d9 3000 	ldr.w	r3, [r9]
 80057a4:	63e3      	str	r3, [r4, #60]	; 0x3c
		ctx->tx_count = tx_bufs->count;
 80057a6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80057aa:	6422      	str	r2, [r4, #64]	; 0x40
		ctx->tx_buf = (const uint8_t *)ctx->current_tx->buf;
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	64e2      	str	r2, [r4, #76]	; 0x4c
		ctx->tx_len = ctx->current_tx->len / dfs;
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	6523      	str	r3, [r4, #80]	; 0x50
		ctx->tx_count = 0;
		ctx->tx_buf = NULL;
		ctx->tx_len = 0;
	}

	if (rx_bufs) {
 80057b4:	f1b8 0f00 	cmp.w	r8, #0
 80057b8:	d017      	beq.n	80057ea <transceive+0xae>
		ctx->current_rx = rx_bufs->buffers;
 80057ba:	f8d8 3000 	ldr.w	r3, [r8]
 80057be:	6463      	str	r3, [r4, #68]	; 0x44
		ctx->rx_count = rx_bufs->count;
 80057c0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80057c4:	64a2      	str	r2, [r4, #72]	; 0x48
		ctx->rx_buf = (uint8_t *)ctx->current_rx->buf;
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	6562      	str	r2, [r4, #84]	; 0x54
		ctx->rx_len = ctx->current_rx->len / dfs;
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	65a3      	str	r3, [r4, #88]	; 0x58
		ctx->rx_count = 0;
		ctx->rx_buf = NULL;
		ctx->rx_len = 0;
	}

	ctx->sync_status = 0;
 80057ce:	2300      	movs	r3, #0
 80057d0:	63a3      	str	r3, [r4, #56]	; 0x38
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	f013 0f01 	tst.w	r3, #1
 80057d8:	d00d      	beq.n	80057f6 <transceive+0xba>
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
  return (uint8_t)(READ_REG(SPIx->DR));
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	e7f9      	b.n	80057d2 <transceive+0x96>
		ctx->current_tx = NULL;
 80057de:	2300      	movs	r3, #0
 80057e0:	63e3      	str	r3, [r4, #60]	; 0x3c
		ctx->tx_count = 0;
 80057e2:	6423      	str	r3, [r4, #64]	; 0x40
		ctx->tx_buf = NULL;
 80057e4:	64e3      	str	r3, [r4, #76]	; 0x4c
		ctx->tx_len = 0;
 80057e6:	6523      	str	r3, [r4, #80]	; 0x50
 80057e8:	e7e4      	b.n	80057b4 <transceive+0x78>
		ctx->current_rx = NULL;
 80057ea:	2300      	movs	r3, #0
 80057ec:	6463      	str	r3, [r4, #68]	; 0x44
		ctx->rx_count = 0;
 80057ee:	64a3      	str	r3, [r4, #72]	; 0x48
		ctx->rx_buf = NULL;
 80057f0:	6563      	str	r3, [r4, #84]	; 0x54
		ctx->rx_len = 0;
 80057f2:	65a3      	str	r3, [r4, #88]	; 0x58
 80057f4:	e7eb      	b.n	80057ce <transceive+0x92>
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057fc:	603b      	str	r3, [r7, #0]
	spi_stm32_cs_control(dev, true);
 80057fe:	2101      	movs	r1, #1
 8005800:	4628      	mov	r0, r5
 8005802:	f007 fd24 	bl	800d24e <spi_stm32_cs_control>
  SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f043 0320 	orr.w	r3, r3, #32
 800580c:	607b      	str	r3, [r7, #4]
	if (rx_bufs) {
 800580e:	f1b8 0f00 	cmp.w	r8, #0
 8005812:	d003      	beq.n	800581c <transceive+0xe0>
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800581a:	607b      	str	r3, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005822:	607b      	str	r3, [r7, #4]
	timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8005824:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005826:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005828:	429a      	cmp	r2, r3
 800582a:	bf38      	it	cc
 800582c:	461a      	movcc	r2, r3
 800582e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8005832:	fb03 f202 	mul.w	r2, r3, r2
		     ctx->config->frequency;
 8005836:	4620      	mov	r0, r4
 8005838:	f850 3b20 	ldr.w	r3, [r0], #32
 800583c:	681b      	ldr	r3, [r3, #0]
	timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 800583e:	fbb2 f2f3 	udiv	r2, r2, r3
	timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
 8005842:	32c8      	adds	r2, #200	; 0xc8
 8005844:	0f91      	lsrs	r1, r2, #30
 8005846:	0093      	lsls	r3, r2, #2
 8005848:	189a      	adds	r2, r3, r2
 800584a:	f141 0300 	adc.w	r3, r1, #0
 800584e:	1892      	adds	r2, r2, r2
 8005850:	415b      	adcs	r3, r3
 8005852:	f003 fd73 	bl	800933c <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, K_MSEC(timeout_ms))) {
 8005856:	b908      	cbnz	r0, 800585c <transceive+0x120>
	status = ctx->sync_status;
 8005858:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	return status;
 800585a:	e791      	b.n	8005780 <transceive+0x44>
 800585c:	4b0c      	ldr	r3, [pc, #48]	; (8005890 <transceive+0x154>)
 800585e:	4a0d      	ldr	r2, [pc, #52]	; (8005894 <transceive+0x158>)
 8005860:	1a9b      	subs	r3, r3, r2
 8005862:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Timeout waiting for transfer complete");
 8005864:	f04f 0100 	mov.w	r1, #0
 8005868:	2201      	movs	r2, #1
 800586a:	f362 0102 	bfi	r1, r2, #0, #3
 800586e:	f36f 01c5 	bfc	r1, #3, #3
 8005872:	f363 118f 	bfi	r1, r3, #6, #10
 8005876:	4808      	ldr	r0, [pc, #32]	; (8005898 <transceive+0x15c>)
 8005878:	f7fd fe9e 	bl	80035b8 <log_0>
		return -ETIMEDOUT;
 800587c:	f06f 0673 	mvn.w	r6, #115	; 0x73
 8005880:	e77e      	b.n	8005780 <transceive+0x44>
		ctx->owner = NULL;
 8005882:	2300      	movs	r3, #0
 8005884:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 8005886:	f104 0008 	add.w	r0, r4, #8
	z_impl_k_sem_give(sem);
 800588a:	f003 fd2f 	bl	80092ec <z_impl_k_sem_give>
}
 800588e:	e77c      	b.n	800578a <transceive+0x4e>
 8005890:	0800ee18 	.word	0x0800ee18
 8005894:	0800edd8 	.word	0x0800edd8
 8005898:	0800fb90 	.word	0x0800fb90

0800589c <spi_stm32_init>:
#endif
	.release = spi_stm32_release,
};

static int spi_stm32_init(const struct device *dev)
{
 800589c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058a0:	4604      	mov	r4, r0
	struct spi_stm32_data *data __attribute__((unused)) = dev->data;
 80058a2:	6907      	ldr	r7, [r0, #16]
	const struct spi_stm32_config *cfg = dev->config;
 80058a4:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80058a8:	4839      	ldr	r0, [pc, #228]	; (8005990 <spi_stm32_init+0xf4>)
 80058aa:	f008 f8c0 	bl	800da2e <z_device_ready>
 80058ae:	2800      	cmp	r0, #0
 80058b0:	d035      	beq.n	800591e <spi_stm32_init+0x82>
	const struct clock_control_driver_api *api =
 80058b2:	4837      	ldr	r0, [pc, #220]	; (8005990 <spi_stm32_init+0xf4>)
 80058b4:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4641      	mov	r1, r8
 80058ba:	4798      	blx	r3
 80058bc:	4605      	mov	r5, r0
	int err;

	if (clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 80058be:	2d00      	cmp	r5, #0
 80058c0:	d130      	bne.n	8005924 <spi_stm32_init+0x88>
		LOG_ERR("Could not enable SPI clock");
		return -EIO;
	}

	/* Configure dt provided device signals when available */
	err = stm32_dt_pinctrl_configure(cfg->pinctrl_list,
 80058c2:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80058c6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80058ca:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80058ce:	f007 f84f 	bl	800c970 <stm32_dt_pinctrl_configure>
					 cfg->pinctrl_list_size,
					 (uint32_t)cfg->spi);
	if (err < 0) {
 80058d2:	1e06      	subs	r6, r0, #0
 80058d4:	db39      	blt.n	800594a <spi_stm32_init+0xae>
		LOG_ERR("SPI pinctrl setup failed (%d)", err);
		return err;
	}

#ifdef CONFIG_SPI_STM32_INTERRUPT
	cfg->irq_config(dev);
 80058d6:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80058da:	4620      	mov	r0, r4
 80058dc:	4798      	blx	r3
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio_dev) {
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	b1c3      	cbz	r3, 8005914 <spi_stm32_init+0x78>
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	b1b3      	cbz	r3, 8005914 <spi_stm32_init+0x78>
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	b1a2      	cbz	r2, 8005914 <spi_stm32_init+0x78>
			k_busy_wait(ctx->config->cs->delay);
 80058ea:	6858      	ldr	r0, [r3, #4]
	z_impl_k_busy_wait(usec_to_wait);
 80058ec:	f004 fc1c 	bl	800a128 <z_impl_k_busy_wait>
			gpio_pin_set(ctx->config->cs->gpio_dev,
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	6818      	ldr	r0, [r3, #0]
 80058f6:	7a19      	ldrb	r1, [r3, #8]
	const struct gpio_driver_data *const data =
 80058f8:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	2301      	movs	r3, #1
 80058fe:	408b      	lsls	r3, r1
 8005900:	421a      	tst	r2, r3
 8005902:	d135      	bne.n	8005970 <spi_stm32_init+0xd4>
 8005904:	462b      	mov	r3, r5
	if (value != 0)	{
 8005906:	b3ab      	cbz	r3, 8005974 <spi_stm32_init+0xd8>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8005908:	2301      	movs	r3, #1
 800590a:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800590e:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	4798      	blx	r3
 8005914:	693b      	ldr	r3, [r7, #16]
	if (!k_sem_count_get(&ctx->lock)) {
 8005916:	b3a3      	cbz	r3, 8005982 <spi_stm32_init+0xe6>
	}
#endif /* CONFIG_SPI_STM32_DMA */
	spi_context_unlock_unconditionally(&data->ctx);

	return 0;
}
 8005918:	4628      	mov	r0, r5
 800591a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800591e:	f06f 0512 	mvn.w	r5, #18
 8005922:	e7cc      	b.n	80058be <spi_stm32_init+0x22>
 8005924:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <spi_stm32_init+0xf8>)
 8005926:	4a1c      	ldr	r2, [pc, #112]	; (8005998 <spi_stm32_init+0xfc>)
 8005928:	1a9b      	subs	r3, r3, r2
 800592a:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Could not enable SPI clock");
 800592c:	f04f 0100 	mov.w	r1, #0
 8005930:	2201      	movs	r2, #1
 8005932:	f362 0102 	bfi	r1, r2, #0, #3
 8005936:	f36f 01c5 	bfc	r1, #3, #3
 800593a:	f363 118f 	bfi	r1, r3, #6, #10
 800593e:	4817      	ldr	r0, [pc, #92]	; (800599c <spi_stm32_init+0x100>)
 8005940:	f7fd fe3a 	bl	80035b8 <log_0>
		return -EIO;
 8005944:	f06f 0504 	mvn.w	r5, #4
 8005948:	e7e6      	b.n	8005918 <spi_stm32_init+0x7c>
 800594a:	4b12      	ldr	r3, [pc, #72]	; (8005994 <spi_stm32_init+0xf8>)
 800594c:	4a12      	ldr	r2, [pc, #72]	; (8005998 <spi_stm32_init+0xfc>)
 800594e:	1a9b      	subs	r3, r3, r2
 8005950:	08db      	lsrs	r3, r3, #3
		LOG_ERR("SPI pinctrl setup failed (%d)", err);
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	2101      	movs	r1, #1
 8005958:	f361 0202 	bfi	r2, r1, #0, #3
 800595c:	f36f 02c5 	bfc	r2, #3, #3
 8005960:	f363 128f 	bfi	r2, r3, #6, #10
 8005964:	4631      	mov	r1, r6
 8005966:	480e      	ldr	r0, [pc, #56]	; (80059a0 <spi_stm32_init+0x104>)
 8005968:	f7fd fe50 	bl	800360c <log_1>
		return err;
 800596c:	4635      	mov	r5, r6
 800596e:	e7d3      	b.n	8005918 <spi_stm32_init+0x7c>
		value = (value != 0) ? 0 : 1;
 8005970:	2301      	movs	r3, #1
 8005972:	e7c8      	b.n	8005906 <spi_stm32_init+0x6a>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8005974:	2301      	movs	r3, #1
 8005976:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800597a:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	4798      	blx	r3
	}

	return gpio_pin_set_raw(port, pin, value);
 8005980:	e7c8      	b.n	8005914 <spi_stm32_init+0x78>
		ctx->owner = NULL;
 8005982:	607b      	str	r3, [r7, #4]
		k_sem_give(&ctx->lock);
 8005984:	f107 0008 	add.w	r0, r7, #8
	z_impl_k_sem_give(sem);
 8005988:	f003 fcb0 	bl	80092ec <z_impl_k_sem_give>
}
 800598c:	e7c4      	b.n	8005918 <spi_stm32_init+0x7c>
 800598e:	bf00      	nop
 8005990:	0800e9d8 	.word	0x0800e9d8
 8005994:	0800ee18 	.word	0x0800ee18
 8005998:	0800edd8 	.word	0x0800edd8
 800599c:	0800fbb8 	.word	0x0800fbb8
 80059a0:	0800fbd4 	.word	0x0800fbd4

080059a4 <timer_callback>:
{
	TimerIrqHandler();
}

static void timer_callback(struct k_timer *_timer)
{
 80059a4:	b508      	push	{r3, lr}
	ARG_UNUSED(_timer);

	k_work_submit(&timer_work);
 80059a6:	4802      	ldr	r0, [pc, #8]	; (80059b0 <timer_callback+0xc>)
 80059a8:	f003 fe12 	bl	80095d0 <k_work_submit>
}
 80059ac:	bd08      	pop	{r3, pc}
 80059ae:	bf00      	nop
 80059b0:	20000090 	.word	0x20000090

080059b4 <RtcGetTimerElapsedTime>:
{
	return k_uptime_get_32();
}

uint32_t RtcGetTimerElapsedTime(void)
{
 80059b4:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 80059b6:	f008 fbaf 	bl	800e118 <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 80059ba:	220a      	movs	r2, #10
 80059bc:	2300      	movs	r3, #0
 80059be:	f7fb f80d 	bl	80009dc <__aeabi_uldivmod>
	return (k_uptime_get_32() - saved_time);
 80059c2:	4b02      	ldr	r3, [pc, #8]	; (80059cc <RtcGetTimerElapsedTime+0x18>)
 80059c4:	681b      	ldr	r3, [r3, #0]
}
 80059c6:	1ac0      	subs	r0, r0, r3
 80059c8:	bd08      	pop	{r3, pc}
 80059ca:	bf00      	nop
 80059cc:	20000a30 	.word	0x20000a30

080059d0 <RtcStopAlarm>:
{
	return 1;
}

void RtcStopAlarm(void)
{
 80059d0:	b508      	push	{r3, lr}
	z_impl_k_timer_stop(timer);
 80059d2:	4802      	ldr	r0, [pc, #8]	; (80059dc <RtcStopAlarm+0xc>)
 80059d4:	f008 fbb0 	bl	800e138 <z_impl_k_timer_stop>
	k_timer_stop(&lora_timer);
}
 80059d8:	bd08      	pop	{r3, pc}
 80059da:	bf00      	nop
 80059dc:	20000340 	.word	0x20000340

080059e0 <RtcSetAlarm>:

void RtcSetAlarm(uint32_t timeout)
{
 80059e0:	b500      	push	{lr}
 80059e2:	b083      	sub	sp, #12
			return t * ((uint64_t)to_hz / from_hz);
 80059e4:	0f83      	lsrs	r3, r0, #30
 80059e6:	0082      	lsls	r2, r0, #2
 80059e8:	1812      	adds	r2, r2, r0
 80059ea:	f143 0300 	adc.w	r3, r3, #0
 80059ee:	1892      	adds	r2, r2, r2
 80059f0:	415b      	adcs	r3, r3
	z_impl_k_timer_start(timer, duration, period);
 80059f2:	2000      	movs	r0, #0
 80059f4:	2100      	movs	r1, #0
 80059f6:	e9cd 0100 	strd	r0, r1, [sp]
 80059fa:	4803      	ldr	r0, [pc, #12]	; (8005a08 <RtcSetAlarm+0x28>)
 80059fc:	f004 fbea 	bl	800a1d4 <z_impl_k_timer_start>
	k_timer_start(&lora_timer, K_MSEC(timeout), K_NO_WAIT);
}
 8005a00:	b003      	add	sp, #12
 8005a02:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a06:	bf00      	nop
 8005a08:	20000340 	.word	0x20000340

08005a0c <RtcSetTimerContext>:

uint32_t RtcSetTimerContext(void)
{
 8005a0c:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 8005a0e:	f008 fb83 	bl	800e118 <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 8005a12:	220a      	movs	r2, #10
 8005a14:	2300      	movs	r3, #0
 8005a16:	f7fa ffe1 	bl	80009dc <__aeabi_uldivmod>
	saved_time = k_uptime_get_32();
 8005a1a:	4b01      	ldr	r3, [pc, #4]	; (8005a20 <RtcSetTimerContext+0x14>)
 8005a1c:	6018      	str	r0, [r3, #0]

	return saved_time;
}
 8005a1e:	bd08      	pop	{r3, pc}
 8005a20:	20000a30 	.word	0x20000a30

08005a24 <RtcGetTimerContext>:

/* For us, 1 tick = 1 milli second. So no need to do any conversion here */
uint32_t RtcGetTimerContext(void)
{
	return saved_time;
}
 8005a24:	4b01      	ldr	r3, [pc, #4]	; (8005a2c <RtcGetTimerContext+0x8>)
 8005a26:	6818      	ldr	r0, [r3, #0]
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	20000a30 	.word	0x20000a30

08005a30 <modem_release>:
 *
 * @retval true if modem was released by this function
 * @retval false otherwise
 */
static bool modem_release(struct sx12xx_data *data)
{
 8005a30:	b570      	push	{r4, r5, r6, lr}
 8005a32:	4604      	mov	r4, r0
	/* Increment atomic so both acquire and release will fail */
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005a34:	f100 0534 	add.w	r5, r0, #52	; 0x34
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005a38:	2302      	movs	r3, #2
 8005a3a:	f3bf 8f5b 	dmb	ish
 8005a3e:	e855 2f00 	ldrex	r2, [r5]
 8005a42:	2a01      	cmp	r2, #1
 8005a44:	d103      	bne.n	8005a4e <modem_release+0x1e>
 8005a46:	e845 3100 	strex	r1, r3, [r5]
 8005a4a:	2900      	cmp	r1, #0
 8005a4c:	d1f7      	bne.n	8005a3e <modem_release+0xe>
 8005a4e:	f3bf 8f5b 	dmb	ish
 8005a52:	bf0c      	ite	eq
 8005a54:	2601      	moveq	r6, #1
 8005a56:	2600      	movne	r6, #0
 8005a58:	d10e      	bne.n	8005a78 <modem_release+0x48>
		return false;
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 8005a5a:	4b08      	ldr	r3, [pc, #32]	; (8005a7c <modem_release+0x4c>)
 8005a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a5e:	4798      	blx	r3
	/* Completely release modem */
	data->operation_done = NULL;
 8005a60:	2300      	movs	r3, #0
 8005a62:	6023      	str	r3, [r4, #0]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005a64:	f3bf 8f5b 	dmb	ish
 8005a68:	e855 2f00 	ldrex	r2, [r5]
 8005a6c:	e845 3100 	strex	r1, r3, [r5]
 8005a70:	2900      	cmp	r1, #0
 8005a72:	d1f9      	bne.n	8005a68 <modem_release+0x38>
 8005a74:	f3bf 8f5b 	dmb	ish
	atomic_clear(&data->modem_usage);
	return true;
}
 8005a78:	4630      	mov	r0, r6
 8005a7a:	bd70      	pop	{r4, r5, r6, pc}
 8005a7c:	0800fe08 	.word	0x0800fe08

08005a80 <sx12xx_ev_rx_done>:

static void sx12xx_ev_rx_done(uint8_t *payload, uint16_t size, int16_t rssi,
			      int8_t snr)
{
 8005a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a82:	4617      	mov	r7, r2
 8005a84:	461d      	mov	r5, r3
	struct k_poll_signal *sig = dev_data.operation_done;
 8005a86:	4c1d      	ldr	r4, [pc, #116]	; (8005afc <sx12xx_ev_rx_done+0x7c>)
 8005a88:	f854 6b34 	ldr.w	r6, [r4], #52
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	f3bf 8f5b 	dmb	ish
 8005a92:	e854 2f00 	ldrex	r2, [r4]
 8005a96:	2a01      	cmp	r2, #1
 8005a98:	d104      	bne.n	8005aa4 <sx12xx_ev_rx_done+0x24>
 8005a9a:	e844 3c00 	strex	ip, r3, [r4]
 8005a9e:	f1bc 0f00 	cmp.w	ip, #0
 8005aa2:	d1f6      	bne.n	8005a92 <sx12xx_ev_rx_done+0x12>
 8005aa4:	f3bf 8f5b 	dmb	ish

	/* Manually release the modem instead of just calling modem_release
	 * as we need to perform cleanup operations while still ensuring
	 * others can't use the modem.
	 */
	if (!atomic_cas(&dev_data.modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005aa8:	d127      	bne.n	8005afa <sx12xx_ev_rx_done+0x7a>
	 * This lets us guarantee that the operation_done signal and pointers
	 * in rx_params are always valid in this function.
	 */

	/* Store actual size */
	if (size < *dev_data.rx_params.size) {
 8005aaa:	4b14      	ldr	r3, [pc, #80]	; (8005afc <sx12xx_ev_rx_done+0x7c>)
 8005aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aae:	781a      	ldrb	r2, [r3, #0]
 8005ab0:	428a      	cmp	r2, r1
 8005ab2:	d900      	bls.n	8005ab6 <sx12xx_ev_rx_done+0x36>
		*dev_data.rx_params.size = size;
 8005ab4:	7019      	strb	r1, [r3, #0]
	}
	/* Copy received data to output buffer */
	memcpy(dev_data.rx_params.buf, payload,
 8005ab6:	4c11      	ldr	r4, [pc, #68]	; (8005afc <sx12xx_ev_rx_done+0x7c>)
 8005ab8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 8005aba:	781a      	ldrb	r2, [r3, #0]
 8005abc:	4601      	mov	r1, r0
 8005abe:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005ac0:	f008 fbdd 	bl	800e27e <memcpy>
	       *dev_data.rx_params.size);
	/* Output RSSI and SNR */
	if (dev_data.rx_params.rssi) {
 8005ac4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ac6:	b103      	cbz	r3, 8005aca <sx12xx_ev_rx_done+0x4a>
		*dev_data.rx_params.rssi = rssi;
 8005ac8:	801f      	strh	r7, [r3, #0]
	}
	if (dev_data.rx_params.snr) {
 8005aca:	4b0c      	ldr	r3, [pc, #48]	; (8005afc <sx12xx_ev_rx_done+0x7c>)
 8005acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ace:	b103      	cbz	r3, 8005ad2 <sx12xx_ev_rx_done+0x52>
		*dev_data.rx_params.snr = snr;
 8005ad0:	701d      	strb	r5, [r3, #0]
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 8005ad2:	4b0b      	ldr	r3, [pc, #44]	; (8005b00 <sx12xx_ev_rx_done+0x80>)
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	4798      	blx	r3
	/* Completely release modem */
	dev_data.operation_done = NULL;
 8005ad8:	2100      	movs	r1, #0
 8005ada:	4b08      	ldr	r3, [pc, #32]	; (8005afc <sx12xx_ev_rx_done+0x7c>)
 8005adc:	f843 1b34 	str.w	r1, [r3], #52
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005ae0:	f3bf 8f5b 	dmb	ish
 8005ae4:	e853 2f00 	ldrex	r2, [r3]
 8005ae8:	e843 1000 	strex	r0, r1, [r3]
 8005aec:	2800      	cmp	r0, #0
 8005aee:	d1f9      	bne.n	8005ae4 <sx12xx_ev_rx_done+0x64>
 8005af0:	f3bf 8f5b 	dmb	ish
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
 8005af4:	4630      	mov	r0, r6
 8005af6:	f004 fe69 	bl	800a7cc <z_impl_k_poll_signal_raise>
	atomic_clear(&dev_data.modem_usage);
	/* Notify caller RX is complete */
	k_poll_signal_raise(sig, 0);
}
 8005afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005afc:	20000a34 	.word	0x20000a34
 8005b00:	0800fe08 	.word	0x0800fe08

08005b04 <sx12xx_ev_tx_done>:

static void sx12xx_ev_tx_done(void)
{
 8005b04:	b510      	push	{r4, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 8005b06:	4805      	ldr	r0, [pc, #20]	; (8005b1c <sx12xx_ev_tx_done+0x18>)
 8005b08:	6804      	ldr	r4, [r0, #0]

	if (modem_release(&dev_data)) {
 8005b0a:	f7ff ff91 	bl	8005a30 <modem_release>
 8005b0e:	b120      	cbz	r0, 8005b1a <sx12xx_ev_tx_done+0x16>
		/* Raise signal if provided */
		if (sig) {
 8005b10:	b11c      	cbz	r4, 8005b1a <sx12xx_ev_tx_done+0x16>
 8005b12:	2100      	movs	r1, #0
 8005b14:	4620      	mov	r0, r4
 8005b16:	f004 fe59 	bl	800a7cc <z_impl_k_poll_signal_raise>
			k_poll_signal_raise(sig, 0);
		}
	}
}
 8005b1a:	bd10      	pop	{r4, pc}
 8005b1c:	20000a34 	.word	0x20000a34

08005b20 <__sx12xx_configure_pin>:
{
 8005b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b22:	b083      	sub	sp, #12
 8005b24:	4604      	mov	r4, r0
 8005b26:	460f      	mov	r7, r1
 8005b28:	4616      	mov	r6, r2
 8005b2a:	461d      	mov	r5, r3
 8005b2c:	4608      	mov	r0, r1
 8005b2e:	f002 ffb7 	bl	8008aa0 <z_impl_device_get_binding>
	*dev = device_get_binding(controller);
 8005b32:	6020      	str	r0, [r4, #0]
	if (!(*dev)) {
 8005b34:	b1f8      	cbz	r0, 8005b76 <__sx12xx_configure_pin+0x56>
	const struct gpio_driver_api *api =
 8005b36:	6883      	ldr	r3, [r0, #8]
	struct gpio_driver_data *data =
 8005b38:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 8005b3a:	f415 5f80 	tst.w	r5, #4096	; 0x1000
 8005b3e:	d007      	beq.n	8005b50 <__sx12xx_configure_pin+0x30>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8005b40:	f415 6f40 	tst.w	r5, #3072	; 0xc00
 8005b44:	d004      	beq.n	8005b50 <__sx12xx_configure_pin+0x30>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8005b46:	f015 0f01 	tst.w	r5, #1
 8005b4a:	d001      	beq.n	8005b50 <__sx12xx_configure_pin+0x30>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8005b4c:	f485 6540 	eor.w	r5, r5, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8005b50:	f425 5280 	bic.w	r2, r5, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8005b54:	f015 0f01 	tst.w	r5, #1
 8005b58:	d021      	beq.n	8005b9e <__sx12xx_configure_pin+0x7e>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	fa01 f506 	lsl.w	r5, r1, r6
 8005b60:	6821      	ldr	r1, [r4, #0]
 8005b62:	4329      	orrs	r1, r5
 8005b64:	6021      	str	r1, [r4, #0]
	return api->pin_configure(port, pin, flags);
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4631      	mov	r1, r6
 8005b6a:	4798      	blx	r3
	if (err) {
 8005b6c:	4604      	mov	r4, r0
 8005b6e:	b9f0      	cbnz	r0, 8005bae <__sx12xx_configure_pin+0x8e>
}
 8005b70:	4620      	mov	r0, r4
 8005b72:	b003      	add	sp, #12
 8005b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b76:	4b19      	ldr	r3, [pc, #100]	; (8005bdc <__sx12xx_configure_pin+0xbc>)
 8005b78:	4a19      	ldr	r2, [pc, #100]	; (8005be0 <__sx12xx_configure_pin+0xc0>)
 8005b7a:	1a9b      	subs	r3, r3, r2
 8005b7c:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Cannot get pointer to %s device", controller);
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	2101      	movs	r1, #1
 8005b84:	f361 0202 	bfi	r2, r1, #0, #3
 8005b88:	f36f 02c5 	bfc	r2, #3, #3
 8005b8c:	f363 128f 	bfi	r2, r3, #6, #10
 8005b90:	4639      	mov	r1, r7
 8005b92:	4814      	ldr	r0, [pc, #80]	; (8005be4 <__sx12xx_configure_pin+0xc4>)
 8005b94:	f7fd fd3a 	bl	800360c <log_1>
		return -EIO;
 8005b98:	f06f 0404 	mvn.w	r4, #4
 8005b9c:	e7e8      	b.n	8005b70 <__sx12xx_configure_pin+0x50>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	fa01 f506 	lsl.w	r5, r1, r6
 8005ba4:	6821      	ldr	r1, [r4, #0]
 8005ba6:	ea21 0105 	bic.w	r1, r1, r5
 8005baa:	6021      	str	r1, [r4, #0]
 8005bac:	e7db      	b.n	8005b66 <__sx12xx_configure_pin+0x46>
 8005bae:	4b0b      	ldr	r3, [pc, #44]	; (8005bdc <__sx12xx_configure_pin+0xbc>)
 8005bb0:	4a0b      	ldr	r2, [pc, #44]	; (8005be0 <__sx12xx_configure_pin+0xc0>)
 8005bb2:	1a9b      	subs	r3, r3, r2
 8005bb4:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Cannot configure gpio %s %d: %d", controller, pin,
 8005bb6:	f04f 0200 	mov.w	r2, #0
 8005bba:	2101      	movs	r1, #1
 8005bbc:	f361 0202 	bfi	r2, r1, #0, #3
 8005bc0:	f36f 02c5 	bfc	r2, #3, #3
 8005bc4:	f363 128f 	bfi	r2, r3, #6, #10
 8005bc8:	f8ad 2000 	strh.w	r2, [sp]
 8005bcc:	4603      	mov	r3, r0
 8005bce:	4632      	mov	r2, r6
 8005bd0:	4639      	mov	r1, r7
 8005bd2:	4805      	ldr	r0, [pc, #20]	; (8005be8 <__sx12xx_configure_pin+0xc8>)
 8005bd4:	f7fd fcb6 	bl	8003544 <log_3>
		return err;
 8005bd8:	e7ca      	b.n	8005b70 <__sx12xx_configure_pin+0x50>
 8005bda:	bf00      	nop
 8005bdc:	0800ee28 	.word	0x0800ee28
 8005be0:	0800edd8 	.word	0x0800edd8
 8005be4:	0800fc58 	.word	0x0800fc58
 8005be8:	0800fc78 	.word	0x0800fc78

08005bec <sx12xx_lora_send_async>:
	return 0;
}

int sx12xx_lora_send_async(const struct device *dev, uint8_t *data,
			   uint32_t data_len, struct k_poll_signal *async)
{
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	460d      	mov	r5, r1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005bf0:	490f      	ldr	r1, [pc, #60]	; (8005c30 <sx12xx_lora_send_async+0x44>)
 8005bf2:	2001      	movs	r0, #1
 8005bf4:	f3bf 8f5b 	dmb	ish
 8005bf8:	e851 4f00 	ldrex	r4, [r1]
 8005bfc:	2c00      	cmp	r4, #0
 8005bfe:	d103      	bne.n	8005c08 <sx12xx_lora_send_async+0x1c>
 8005c00:	e841 0600 	strex	r6, r0, [r1]
 8005c04:	2e00      	cmp	r6, #0
 8005c06:	d1f7      	bne.n	8005bf8 <sx12xx_lora_send_async+0xc>
 8005c08:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed by sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8005c0c:	d10c      	bne.n	8005c28 <sx12xx_lora_send_async+0x3c>
		return -EBUSY;
	}

	/* Store signal */
	dev_data.operation_done = async;
 8005c0e:	3934      	subs	r1, #52	; 0x34
 8005c10:	600b      	str	r3, [r1, #0]

	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 8005c12:	4e08      	ldr	r6, [pc, #32]	; (8005c34 <sx12xx_lora_send_async+0x48>)
 8005c14:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005c16:	b2d4      	uxtb	r4, r2
 8005c18:	4621      	mov	r1, r4
 8005c1a:	4798      	blx	r3

	Radio.Send(data, data_len);
 8005c1c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8005c1e:	4621      	mov	r1, r4
 8005c20:	4628      	mov	r0, r5
 8005c22:	4798      	blx	r3

	return 0;
 8005c24:	2000      	movs	r0, #0
}
 8005c26:	bd70      	pop	{r4, r5, r6, pc}
		return -EBUSY;
 8005c28:	f06f 000f 	mvn.w	r0, #15
 8005c2c:	e7fb      	b.n	8005c26 <sx12xx_lora_send_async+0x3a>
 8005c2e:	bf00      	nop
 8005c30:	20000a68 	.word	0x20000a68
 8005c34:	0800fe08 	.word	0x0800fe08

08005c38 <sx12xx_lora_send>:
{
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	b08e      	sub	sp, #56	; 0x38
 8005c3c:	4614      	mov	r4, r2
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005c3e:	aa0a      	add	r2, sp, #40	; 0x28
 8005c40:	920a      	str	r2, [sp, #40]	; 0x28
 8005c42:	920b      	str	r2, [sp, #44]	; 0x2c
 8005c44:	2300      	movs	r3, #0
 8005c46:	930c      	str	r3, [sp, #48]	; 0x30
 8005c48:	930d      	str	r3, [sp, #52]	; 0x34
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005c4a:	9305      	str	r3, [sp, #20]
 8005c4c:	9306      	str	r3, [sp, #24]
 8005c4e:	9307      	str	r3, [sp, #28]
 8005c50:	9308      	str	r3, [sp, #32]
 8005c52:	9309      	str	r3, [sp, #36]	; 0x24
 8005c54:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 8005c58:	2501      	movs	r5, #1
 8005c5a:	f365 0304 	bfi	r3, r5, #0, #5
 8005c5e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
 8005c62:	9209      	str	r2, [sp, #36]	; 0x24
	if (!dev_data.tx_cfg.frequency) {
 8005c64:	4b28      	ldr	r3, [pc, #160]	; (8005d08 <sx12xx_lora_send+0xd0>)
 8005c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d049      	beq.n	8005d00 <sx12xx_lora_send+0xc8>
	ret = sx12xx_lora_send_async(dev, data, data_len, &done);
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	4622      	mov	r2, r4
 8005c70:	f7ff ffbc 	bl	8005bec <sx12xx_lora_send_async>
	if (ret < 0) {
 8005c74:	2800      	cmp	r0, #0
 8005c76:	db22      	blt.n	8005cbe <sx12xx_lora_send+0x86>
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8005c78:	4b24      	ldr	r3, [pc, #144]	; (8005d0c <sx12xx_lora_send+0xd4>)
 8005c7a:	6a5e      	ldr	r6, [r3, #36]	; 0x24
				   dev_data.tx_cfg.bandwidth,
 8005c7c:	4922      	ldr	r1, [pc, #136]	; (8005d08 <sx12xx_lora_send+0xd0>)
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8005c7e:	9503      	str	r5, [sp, #12]
 8005c80:	b2e4      	uxtb	r4, r4
 8005c82:	9402      	str	r4, [sp, #8]
 8005c84:	2300      	movs	r3, #0
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	8e0b      	ldrh	r3, [r1, #48]	; 0x30
 8005c8a:	9300      	str	r3, [sp, #0]
 8005c8c:	f891 302e 	ldrb.w	r3, [r1, #46]	; 0x2e
 8005c90:	f891 202d 	ldrb.w	r2, [r1, #45]	; 0x2d
 8005c94:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 8005c98:	4628      	mov	r0, r5
 8005c9a:	47b0      	blx	r6
	ret = k_poll(&evt, 1, K_MSEC(2 * air_time));
 8005c9c:	fa00 f105 	lsl.w	r1, r0, r5
			return t * ((uint64_t)to_hz / from_hz);
 8005ca0:	f3c0 7341 	ubfx	r3, r0, #29, #2
 8005ca4:	00c2      	lsls	r2, r0, #3
 8005ca6:	1852      	adds	r2, r2, r1
 8005ca8:	f143 0300 	adc.w	r3, r3, #0
 8005cac:	1892      	adds	r2, r2, r2
 8005cae:	415b      	adcs	r3, r3
	return z_impl_k_poll(events, num_events, timeout);
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	a805      	add	r0, sp, #20
 8005cb4:	f004 fcde 	bl	800a674 <z_impl_k_poll>
	if (ret < 0) {
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	db02      	blt.n	8005cc2 <sx12xx_lora_send+0x8a>
	return 0;
 8005cbc:	2000      	movs	r0, #0
}
 8005cbe:	b00e      	add	sp, #56	; 0x38
 8005cc0:	bd70      	pop	{r4, r5, r6, pc}
 8005cc2:	4b13      	ldr	r3, [pc, #76]	; (8005d10 <sx12xx_lora_send+0xd8>)
 8005cc4:	4a13      	ldr	r2, [pc, #76]	; (8005d14 <sx12xx_lora_send+0xdc>)
 8005cc6:	1a9b      	subs	r3, r3, r2
 8005cc8:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Packet transmission failed!");
 8005cca:	f04f 0100 	mov.w	r1, #0
 8005cce:	f365 0102 	bfi	r1, r5, #0, #3
 8005cd2:	f36f 01c5 	bfc	r1, #3, #3
 8005cd6:	f363 118f 	bfi	r1, r3, #6, #10
 8005cda:	480f      	ldr	r0, [pc, #60]	; (8005d18 <sx12xx_lora_send+0xe0>)
 8005cdc:	f7fd fc6c 	bl	80035b8 <log_0>
		if (!modem_release(&dev_data)) {
 8005ce0:	4809      	ldr	r0, [pc, #36]	; (8005d08 <sx12xx_lora_send+0xd0>)
 8005ce2:	f7ff fea5 	bl	8005a30 <modem_release>
 8005ce6:	b108      	cbz	r0, 8005cec <sx12xx_lora_send+0xb4>
	return 0;
 8005ce8:	2000      	movs	r0, #0
 8005cea:	e7e8      	b.n	8005cbe <sx12xx_lora_send+0x86>
 8005cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cf0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cf4:	4629      	mov	r1, r5
 8005cf6:	a805      	add	r0, sp, #20
 8005cf8:	f004 fcbc 	bl	800a674 <z_impl_k_poll>
 8005cfc:	2000      	movs	r0, #0
 8005cfe:	e7de      	b.n	8005cbe <sx12xx_lora_send+0x86>
		return -EINVAL;
 8005d00:	f06f 0015 	mvn.w	r0, #21
 8005d04:	e7db      	b.n	8005cbe <sx12xx_lora_send+0x86>
 8005d06:	bf00      	nop
 8005d08:	20000a34 	.word	0x20000a34
 8005d0c:	0800fe08 	.word	0x0800fe08
 8005d10:	0800ee28 	.word	0x0800ee28
 8005d14:	0800edd8 	.word	0x0800edd8
 8005d18:	0800fc98 	.word	0x0800fc98

08005d1c <sx12xx_lora_recv>:

int sx12xx_lora_recv(const struct device *dev, uint8_t *data, uint8_t size,
		     k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	b08c      	sub	sp, #48	; 0x30
 8005d20:	f88d 2007 	strb.w	r2, [sp, #7]
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005d24:	aa08      	add	r2, sp, #32
 8005d26:	9208      	str	r2, [sp, #32]
 8005d28:	9209      	str	r2, [sp, #36]	; 0x24
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	930a      	str	r3, [sp, #40]	; 0x28
 8005d2e:	930b      	str	r3, [sp, #44]	; 0x2c
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005d30:	9303      	str	r3, [sp, #12]
 8005d32:	9304      	str	r3, [sp, #16]
 8005d34:	9305      	str	r3, [sp, #20]
 8005d36:	9306      	str	r3, [sp, #24]
 8005d38:	9307      	str	r3, [sp, #28]
 8005d3a:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8005d3e:	2001      	movs	r0, #1
 8005d40:	f360 0304 	bfi	r3, r0, #0, #5
 8005d44:	f88d 3019 	strb.w	r3, [sp, #25]
 8005d48:	9207      	str	r2, [sp, #28]
 8005d4a:	4b28      	ldr	r3, [pc, #160]	; (8005dec <sx12xx_lora_recv+0xd0>)
 8005d4c:	f3bf 8f5b 	dmb	ish
 8005d50:	e853 2f00 	ldrex	r2, [r3]
 8005d54:	2a00      	cmp	r2, #0
 8005d56:	d103      	bne.n	8005d60 <sx12xx_lora_recv+0x44>
 8005d58:	e843 0400 	strex	r4, r0, [r3]
 8005d5c:	2c00      	cmp	r4, #0
 8005d5e:	d1f7      	bne.n	8005d50 <sx12xx_lora_recv+0x34>
 8005d60:	f3bf 8f5b 	dmb	ish
		K_POLL_MODE_NOTIFY_ONLY,
		&done);
	int ret;

	/* Ensure available, decremented by sx12xx_ev_rx_done or on timeout */
	if (!modem_acquire(&dev_data)) {
 8005d64:	d13e      	bne.n	8005de4 <sx12xx_lora_recv+0xc8>
		return -EBUSY;
	}

	/* Store operation signal */
	dev_data.operation_done = &done;
 8005d66:	3b34      	subs	r3, #52	; 0x34
 8005d68:	aa08      	add	r2, sp, #32
 8005d6a:	601a      	str	r2, [r3, #0]
	/* Set data output location */
	dev_data.rx_params.buf = data;
 8005d6c:	6399      	str	r1, [r3, #56]	; 0x38
	dev_data.rx_params.size = &size;
 8005d6e:	f10d 0207 	add.w	r2, sp, #7
 8005d72:	63da      	str	r2, [r3, #60]	; 0x3c
	dev_data.rx_params.rssi = rssi;
 8005d74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d76:	641a      	str	r2, [r3, #64]	; 0x40
	dev_data.rx_params.snr = snr;
 8005d78:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005d7a:	645a      	str	r2, [r3, #68]	; 0x44

	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8005d7c:	4c1c      	ldr	r4, [pc, #112]	; (8005df0 <sx12xx_lora_recv+0xd4>)
 8005d7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005d80:	21ff      	movs	r1, #255	; 0xff
 8005d82:	4798      	blx	r3
	Radio.Rx(0);
 8005d84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d86:	2000      	movs	r0, #0
 8005d88:	4798      	blx	r3
 8005d8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005d8e:	2101      	movs	r1, #1
 8005d90:	a803      	add	r0, sp, #12
 8005d92:	f004 fc6f 	bl	800a674 <z_impl_k_poll>

	ret = k_poll(&evt, 1, timeout);
	if (ret < 0) {
 8005d96:	1e04      	subs	r4, r0, #0
 8005d98:	db04      	blt.n	8005da4 <sx12xx_lora_recv+0x88>
		}
		LOG_INF("Receive timeout");
		return ret;
	}

	return size;
 8005d9a:	f89d 4007 	ldrb.w	r4, [sp, #7]
}
 8005d9e:	4620      	mov	r0, r4
 8005da0:	b00c      	add	sp, #48	; 0x30
 8005da2:	bd10      	pop	{r4, pc}
		if (!modem_release(&dev_data)) {
 8005da4:	4813      	ldr	r0, [pc, #76]	; (8005df4 <sx12xx_lora_recv+0xd8>)
 8005da6:	f7ff fe43 	bl	8005a30 <modem_release>
 8005daa:	b950      	cbnz	r0, 8005dc2 <sx12xx_lora_recv+0xa6>
 8005dac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005db0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005db4:	2101      	movs	r1, #1
 8005db6:	a803      	add	r0, sp, #12
 8005db8:	f004 fc5c 	bl	800a674 <z_impl_k_poll>
			return size;
 8005dbc:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8005dc0:	e7ed      	b.n	8005d9e <sx12xx_lora_recv+0x82>
 8005dc2:	4b0d      	ldr	r3, [pc, #52]	; (8005df8 <sx12xx_lora_recv+0xdc>)
 8005dc4:	4a0d      	ldr	r2, [pc, #52]	; (8005dfc <sx12xx_lora_recv+0xe0>)
 8005dc6:	1a9b      	subs	r3, r3, r2
 8005dc8:	08db      	lsrs	r3, r3, #3
		LOG_INF("Receive timeout");
 8005dca:	f04f 0100 	mov.w	r1, #0
 8005dce:	2203      	movs	r2, #3
 8005dd0:	f362 0102 	bfi	r1, r2, #0, #3
 8005dd4:	f36f 01c5 	bfc	r1, #3, #3
 8005dd8:	f363 118f 	bfi	r1, r3, #6, #10
 8005ddc:	4808      	ldr	r0, [pc, #32]	; (8005e00 <sx12xx_lora_recv+0xe4>)
 8005dde:	f7fd fbeb 	bl	80035b8 <log_0>
		return ret;
 8005de2:	e7dc      	b.n	8005d9e <sx12xx_lora_recv+0x82>
		return -EBUSY;
 8005de4:	f06f 040f 	mvn.w	r4, #15
 8005de8:	e7d9      	b.n	8005d9e <sx12xx_lora_recv+0x82>
 8005dea:	bf00      	nop
 8005dec:	20000a68 	.word	0x20000a68
 8005df0:	0800fe08 	.word	0x0800fe08
 8005df4:	20000a34 	.word	0x20000a34
 8005df8:	0800ee28 	.word	0x0800ee28
 8005dfc:	0800edd8 	.word	0x0800edd8
 8005e00:	0800fcb4 	.word	0x0800fcb4

08005e04 <sx12xx_lora_config>:

int sx12xx_lora_config(const struct device *dev,
		       struct lora_modem_config *config)
{
 8005e04:	b570      	push	{r4, r5, r6, lr}
 8005e06:	b08a      	sub	sp, #40	; 0x28
 8005e08:	460c      	mov	r4, r1
 8005e0a:	4b27      	ldr	r3, [pc, #156]	; (8005ea8 <sx12xx_lora_config+0xa4>)
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	f3bf 8f5b 	dmb	ish
 8005e12:	e853 1f00 	ldrex	r1, [r3]
 8005e16:	2900      	cmp	r1, #0
 8005e18:	d103      	bne.n	8005e22 <sx12xx_lora_config+0x1e>
 8005e1a:	e843 2000 	strex	r0, r2, [r3]
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	d1f7      	bne.n	8005e12 <sx12xx_lora_config+0xe>
 8005e22:	f3bf 8f5b 	dmb	ish
	/* Ensure available, decremented after configuration */
	if (!modem_acquire(&dev_data)) {
 8005e26:	d13b      	bne.n	8005ea0 <sx12xx_lora_config+0x9c>
		return -EBUSY;
	}

	Radio.SetChannel(config->frequency);
 8005e28:	4b20      	ldr	r3, [pc, #128]	; (8005eac <sx12xx_lora_config+0xa8>)
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	6820      	ldr	r0, [r4, #0]
 8005e2e:	4798      	blx	r3

	if (config->tx) {
 8005e30:	7ae3      	ldrb	r3, [r4, #11]
 8005e32:	b9cb      	cbnz	r3, 8005e68 <sx12xx_lora_config+0x64>
				  config->bandwidth, config->datarate,
				  config->coding_rate, config->preamble_len,
				  false, true, 0, 0, false, 4000);
	} else {
		/* TODO: Get symbol timeout value from config parameters */
		Radio.SetRxConfig(MODEM_LORA, config->bandwidth,
 8005e34:	4b1d      	ldr	r3, [pc, #116]	; (8005eac <sx12xx_lora_config+0xa8>)
 8005e36:	699d      	ldr	r5, [r3, #24]
 8005e38:	2001      	movs	r0, #1
 8005e3a:	9009      	str	r0, [sp, #36]	; 0x24
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	9308      	str	r3, [sp, #32]
 8005e40:	9307      	str	r3, [sp, #28]
 8005e42:	9306      	str	r3, [sp, #24]
 8005e44:	9305      	str	r3, [sp, #20]
 8005e46:	9304      	str	r3, [sp, #16]
 8005e48:	9303      	str	r3, [sp, #12]
 8005e4a:	220a      	movs	r2, #10
 8005e4c:	9202      	str	r2, [sp, #8]
 8005e4e:	8922      	ldrh	r2, [r4, #8]
 8005e50:	9201      	str	r2, [sp, #4]
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	79a3      	ldrb	r3, [r4, #6]
 8005e56:	7962      	ldrb	r2, [r4, #5]
 8005e58:	7921      	ldrb	r1, [r4, #4]
 8005e5a:	47a8      	blx	r5
				  config->datarate, config->coding_rate,
				  0, config->preamble_len, 10, false, 0,
				  false, 0, 0, false, true);
	}

	modem_release(&dev_data);
 8005e5c:	4814      	ldr	r0, [pc, #80]	; (8005eb0 <sx12xx_lora_config+0xac>)
 8005e5e:	f7ff fde7 	bl	8005a30 <modem_release>
	return 0;
 8005e62:	2000      	movs	r0, #0
}
 8005e64:	b00a      	add	sp, #40	; 0x28
 8005e66:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(&dev_data.tx_cfg, config, sizeof(dev_data.tx_cfg));
 8005e68:	4b12      	ldr	r3, [pc, #72]	; (8005eb4 <sx12xx_lora_config+0xb0>)
 8005e6a:	6820      	ldr	r0, [r4, #0]
 8005e6c:	6861      	ldr	r1, [r4, #4]
 8005e6e:	68a2      	ldr	r2, [r4, #8]
 8005e70:	c307      	stmia	r3!, {r0, r1, r2}
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 8005e72:	4b0e      	ldr	r3, [pc, #56]	; (8005eac <sx12xx_lora_config+0xa8>)
 8005e74:	69dd      	ldr	r5, [r3, #28]
				  config->bandwidth, config->datarate,
 8005e76:	7963      	ldrb	r3, [r4, #5]
				  config->coding_rate, config->preamble_len,
 8005e78:	79a1      	ldrb	r1, [r4, #6]
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 8005e7a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8005e7e:	9208      	str	r2, [sp, #32]
 8005e80:	2200      	movs	r2, #0
 8005e82:	9207      	str	r2, [sp, #28]
 8005e84:	9206      	str	r2, [sp, #24]
 8005e86:	9205      	str	r2, [sp, #20]
 8005e88:	2001      	movs	r0, #1
 8005e8a:	9004      	str	r0, [sp, #16]
 8005e8c:	9203      	str	r2, [sp, #12]
 8005e8e:	8926      	ldrh	r6, [r4, #8]
 8005e90:	9602      	str	r6, [sp, #8]
 8005e92:	9101      	str	r1, [sp, #4]
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	7923      	ldrb	r3, [r4, #4]
 8005e98:	f994 100a 	ldrsb.w	r1, [r4, #10]
 8005e9c:	47a8      	blx	r5
 8005e9e:	e7dd      	b.n	8005e5c <sx12xx_lora_config+0x58>
		return -EBUSY;
 8005ea0:	f06f 000f 	mvn.w	r0, #15
 8005ea4:	e7de      	b.n	8005e64 <sx12xx_lora_config+0x60>
 8005ea6:	bf00      	nop
 8005ea8:	20000a68 	.word	0x20000a68
 8005eac:	0800fe08 	.word	0x0800fe08
 8005eb0:	20000a34 	.word	0x20000a34
 8005eb4:	20000a5c 	.word	0x20000a5c

08005eb8 <sx12xx_lora_test_cw>:

int sx12xx_lora_test_cw(const struct device *dev, uint32_t frequency,
			int8_t tx_power,
			uint16_t duration)
{
 8005eb8:	b510      	push	{r4, lr}
 8005eba:	4608      	mov	r0, r1
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4b0c      	ldr	r3, [pc, #48]	; (8005ef4 <sx12xx_lora_test_cw+0x3c>)
 8005ec2:	f04f 0c01 	mov.w	ip, #1
 8005ec6:	f3bf 8f5b 	dmb	ish
 8005eca:	e853 ef00 	ldrex	lr, [r3]
 8005ece:	f1be 0f00 	cmp.w	lr, #0
 8005ed2:	d103      	bne.n	8005edc <sx12xx_lora_test_cw+0x24>
 8005ed4:	e843 c400 	strex	r4, ip, [r3]
 8005ed8:	2c00      	cmp	r4, #0
 8005eda:	d1f6      	bne.n	8005eca <sx12xx_lora_test_cw+0x12>
 8005edc:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed in sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8005ee0:	d104      	bne.n	8005eec <sx12xx_lora_test_cw+0x34>
		return -EBUSY;
	}

	Radio.SetTxContinuousWave(frequency, tx_power, duration);
 8005ee2:	4b05      	ldr	r3, [pc, #20]	; (8005ef8 <sx12xx_lora_test_cw+0x40>)
 8005ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee6:	4798      	blx	r3
	return 0;
 8005ee8:	2000      	movs	r0, #0
}
 8005eea:	bd10      	pop	{r4, pc}
		return -EBUSY;
 8005eec:	f06f 000f 	mvn.w	r0, #15
 8005ef0:	e7fb      	b.n	8005eea <sx12xx_lora_test_cw+0x32>
 8005ef2:	bf00      	nop
 8005ef4:	20000a68 	.word	0x20000a68
 8005ef8:	0800fe08 	.word	0x0800fe08

08005efc <sx12xx_init>:

int sx12xx_init(const struct device *dev)
{
 8005efc:	b538      	push	{r3, r4, r5, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005efe:	480d      	ldr	r0, [pc, #52]	; (8005f34 <sx12xx_init+0x38>)
 8005f00:	f100 0334 	add.w	r3, r0, #52	; 0x34
 8005f04:	2400      	movs	r4, #0
 8005f06:	f3bf 8f5b 	dmb	ish
 8005f0a:	e853 2f00 	ldrex	r2, [r3]
 8005f0e:	e843 4100 	strex	r1, r4, [r3]
 8005f12:	2900      	cmp	r1, #0
 8005f14:	d1f9      	bne.n	8005f0a <sx12xx_init+0xe>
 8005f16:	f3bf 8f5b 	dmb	ish
	atomic_set(&dev_data.modem_usage, 0);

	dev_data.events.TxDone = sx12xx_ev_tx_done;
 8005f1a:	4b07      	ldr	r3, [pc, #28]	; (8005f38 <sx12xx_init+0x3c>)
 8005f1c:	6043      	str	r3, [r0, #4]
	dev_data.events.RxDone = sx12xx_ev_rx_done;
 8005f1e:	4b07      	ldr	r3, [pc, #28]	; (8005f3c <sx12xx_init+0x40>)
 8005f20:	60c3      	str	r3, [r0, #12]
	Radio.Init(&dev_data.events);
 8005f22:	4d07      	ldr	r5, [pc, #28]	; (8005f40 <sx12xx_init+0x44>)
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	3004      	adds	r0, #4
 8005f28:	4798      	blx	r3
	 * The required `lora_config` call before transmission or reception
	 * will bring the radio out of sleep mode before it is used. The radio
	 * is automatically placed back into sleep mode upon TX or RX
	 * completion.
	 */
	Radio.Sleep();
 8005f2a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005f2c:	4798      	blx	r3

	return 0;
}
 8005f2e:	4620      	mov	r0, r4
 8005f30:	bd38      	pop	{r3, r4, r5, pc}
 8005f32:	bf00      	nop
 8005f34:	20000a34 	.word	0x20000a34
 8005f38:	08005b05 	.word	0x08005b05
 8005f3c:	08005a81 	.word	0x08005a81
 8005f40:	0800fe08 	.word	0x0800fe08

08005f44 <sx127x_dio_work_handle>:

	k_sleep(K_MSEC(6));
}

static void sx127x_dio_work_handle(struct k_work *work)
{
 8005f44:	b508      	push	{r3, lr}
	int dio = work - dev_data.dio_work;
 8005f46:	4b04      	ldr	r3, [pc, #16]	; (8005f58 <sx127x_dio_work_handle+0x14>)
 8005f48:	1ac0      	subs	r0, r0, r3
 8005f4a:	1100      	asrs	r0, r0, #4

	(*DioIrq[dio])(NULL);
 8005f4c:	4b03      	ldr	r3, [pc, #12]	; (8005f5c <sx127x_dio_work_handle+0x18>)
 8005f4e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8005f52:	2000      	movs	r0, #0
 8005f54:	4798      	blx	r3
}
 8005f56:	bd08      	pop	{r3, pc}
 8005f58:	20000ad0 	.word	0x20000ad0
 8005f5c:	200000a0 	.word	0x200000a0

08005f60 <sx127x_transceive>:
	}

}

static int sx127x_transceive(uint8_t reg, bool write, void *data, size_t length)
{
 8005f60:	b510      	push	{r4, lr}
 8005f62:	b08a      	sub	sp, #40	; 0x28
 8005f64:	f88d 0007 	strb.w	r0, [sp, #7]
	const struct spi_buf buf[2] = {
 8005f68:	f10d 0007 	add.w	r0, sp, #7
 8005f6c:	9006      	str	r0, [sp, #24]
 8005f6e:	2001      	movs	r0, #1
 8005f70:	9007      	str	r0, [sp, #28]
 8005f72:	9208      	str	r2, [sp, #32]
 8005f74:	9309      	str	r3, [sp, #36]	; 0x24
			.buf = data,
			.len = length
		}
	};

	struct spi_buf_set tx = {
 8005f76:	ab06      	add	r3, sp, #24
 8005f78:	9304      	str	r3, [sp, #16]
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	9305      	str	r3, [sp, #20]
		.buffers = buf,
		.count = ARRAY_SIZE(buf),
	};

	if (!write) {
 8005f7e:	b149      	cbz	r1, 8005f94 <sx127x_transceive+0x34>
		};

		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
	}

	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 8005f80:	490b      	ldr	r1, [pc, #44]	; (8005fb0 <sx127x_transceive+0x50>)
 8005f82:	6848      	ldr	r0, [r1, #4]
static inline int z_impl_spi_transceive(const struct device *dev,
					const struct spi_config *config,
					const struct spi_buf_set *tx_bufs,
					const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
 8005f84:	6883      	ldr	r3, [r0, #8]
		(const struct spi_driver_api *)dev->api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8005f86:	681c      	ldr	r4, [r3, #0]
 8005f88:	2300      	movs	r3, #0
 8005f8a:	aa04      	add	r2, sp, #16
 8005f8c:	3108      	adds	r1, #8
 8005f8e:	47a0      	blx	r4
}
 8005f90:	b00a      	add	sp, #40	; 0x28
 8005f92:	bd10      	pop	{r4, pc}
		const struct spi_buf_set rx = {
 8005f94:	ab06      	add	r3, sp, #24
 8005f96:	9302      	str	r3, [sp, #8]
 8005f98:	2302      	movs	r3, #2
 8005f9a:	9303      	str	r3, [sp, #12]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 8005f9c:	4904      	ldr	r1, [pc, #16]	; (8005fb0 <sx127x_transceive+0x50>)
 8005f9e:	6848      	ldr	r0, [r1, #4]
	const struct spi_driver_api *api =
 8005fa0:	6883      	ldr	r3, [r0, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8005fa2:	681c      	ldr	r4, [r3, #0]
 8005fa4:	ab02      	add	r3, sp, #8
 8005fa6:	aa04      	add	r2, sp, #16
 8005fa8:	3108      	adds	r1, #8
 8005faa:	47a0      	blx	r4
 8005fac:	e7f0      	b.n	8005f90 <sx127x_transceive+0x30>
 8005fae:	bf00      	nop
 8005fb0:	20000aac 	.word	0x20000aac

08005fb4 <sx127x_irq_callback>:
{
 8005fb4:	b570      	push	{r4, r5, r6, lr}
 8005fb6:	4605      	mov	r5, r0
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
 8005fb8:	fa92 f6a2 	rbit	r6, r2
 8005fbc:	fab6 f686 	clz	r6, r6
 8005fc0:	b90a      	cbnz	r2, 8005fc6 <sx127x_irq_callback+0x12>
 8005fc2:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8005fc6:	2400      	movs	r4, #0
 8005fc8:	e000      	b.n	8005fcc <sx127x_irq_callback+0x18>
 8005fca:	3401      	adds	r4, #1
 8005fcc:	2c03      	cmp	r4, #3
 8005fce:	d813      	bhi.n	8005ff8 <sx127x_irq_callback+0x44>
		if (dev == dev_data.dio_dev[i] &&
 8005fd0:	1d23      	adds	r3, r4, #4
 8005fd2:	4a0a      	ldr	r2, [pc, #40]	; (8005ffc <sx127x_irq_callback+0x48>)
 8005fd4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	42ab      	cmp	r3, r5
 8005fdc:	d1f5      	bne.n	8005fca <sx127x_irq_callback+0x16>
		    pin == sx127x_dios[i].pin) {
 8005fde:	4b08      	ldr	r3, [pc, #32]	; (8006000 <sx127x_irq_callback+0x4c>)
 8005fe0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005fe4:	791b      	ldrb	r3, [r3, #4]
		if (dev == dev_data.dio_dev[i] &&
 8005fe6:	42b3      	cmp	r3, r6
 8005fe8:	d1ef      	bne.n	8005fca <sx127x_irq_callback+0x16>
			k_work_submit(&dev_data.dio_work[i]);
 8005fea:	1ca0      	adds	r0, r4, #2
 8005fec:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8005ff0:	3004      	adds	r0, #4
 8005ff2:	f003 faed 	bl	80095d0 <k_work_submit>
 8005ff6:	e7e8      	b.n	8005fca <sx127x_irq_callback+0x16>
}
 8005ff8:	bd70      	pop	{r4, r5, r6, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000aac 	.word	0x20000aac
 8006000:	0800fe74 	.word	0x0800fe74

08006004 <SX1276Reset>:
{
 8006004:	b508      	push	{r3, lr}
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 1);
 8006006:	4b18      	ldr	r3, [pc, #96]	; (8006068 <SX1276Reset+0x64>)
 8006008:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 800600a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f013 0f01 	tst.w	r3, #1
 8006012:	d11b      	bne.n	800604c <SX1276Reset+0x48>
 8006014:	2301      	movs	r3, #1
	if (value != 0)	{
 8006016:	b1db      	cbz	r3, 8006050 <SX1276Reset+0x4c>
	const struct gpio_driver_api *api =
 8006018:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	2101      	movs	r1, #1
 800601e:	4798      	blx	r3
	return z_impl_k_sleep(timeout);
 8006020:	200a      	movs	r0, #10
 8006022:	2100      	movs	r1, #0
 8006024:	f003 fea4 	bl	8009d70 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8006028:	4b0f      	ldr	r3, [pc, #60]	; (8006068 <SX1276Reset+0x64>)
 800602a:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 800602c:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f013 0f01 	tst.w	r3, #1
 8006034:	d111      	bne.n	800605a <SX1276Reset+0x56>
 8006036:	2300      	movs	r3, #0
	if (value != 0)	{
 8006038:	b18b      	cbz	r3, 800605e <SX1276Reset+0x5a>
	const struct gpio_driver_api *api =
 800603a:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	2101      	movs	r1, #1
 8006040:	4798      	blx	r3
 8006042:	203c      	movs	r0, #60	; 0x3c
 8006044:	2100      	movs	r1, #0
 8006046:	f003 fe93 	bl	8009d70 <z_impl_k_sleep>
}
 800604a:	bd08      	pop	{r3, pc}
		value = (value != 0) ? 0 : 1;
 800604c:	2300      	movs	r3, #0
 800604e:	e7e2      	b.n	8006016 <SX1276Reset+0x12>
	const struct gpio_driver_api *api =
 8006050:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	2101      	movs	r1, #1
 8006056:	4798      	blx	r3
 8006058:	e7e2      	b.n	8006020 <SX1276Reset+0x1c>
		value = (value != 0) ? 0 : 1;
 800605a:	2301      	movs	r3, #1
 800605c:	e7ec      	b.n	8006038 <SX1276Reset+0x34>
	const struct gpio_driver_api *api =
 800605e:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	2101      	movs	r1, #1
 8006064:	4798      	blx	r3
 8006066:	e7ec      	b.n	8006042 <SX1276Reset+0x3e>
 8006068:	20000aac 	.word	0x20000aac

0800606c <SX1276IoIrqInit>:
{
 800606c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800606e:	4605      	mov	r5, r0
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8006070:	2400      	movs	r4, #0
 8006072:	e052      	b.n	800611a <SX1276IoIrqInit+0xae>
 8006074:	4b53      	ldr	r3, [pc, #332]	; (80061c4 <SX1276IoIrqInit+0x158>)
 8006076:	4a54      	ldr	r2, [pc, #336]	; (80061c8 <SX1276IoIrqInit+0x15c>)
 8006078:	1a9b      	subs	r3, r3, r2
 800607a:	08db      	lsrs	r3, r3, #3
			LOG_ERR("Cannot get pointer to %s device",
 800607c:	f04f 0200 	mov.w	r2, #0
 8006080:	2101      	movs	r1, #1
 8006082:	f361 0202 	bfi	r2, r1, #0, #3
 8006086:	f36f 02c5 	bfc	r2, #3, #3
 800608a:	f363 128f 	bfi	r2, r3, #6, #10
 800608e:	4b4f      	ldr	r3, [pc, #316]	; (80061cc <SX1276IoIrqInit+0x160>)
 8006090:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
 8006094:	484e      	ldr	r0, [pc, #312]	; (80061d0 <SX1276IoIrqInit+0x164>)
 8006096:	f7fd fab9 	bl	800360c <log_1>
}
 800609a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 800609c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80060a0:	f013 0f01 	tst.w	r3, #1
 80060a4:	d06f      	beq.n	8006186 <SX1276IoIrqInit+0x11a>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80060a6:	2301      	movs	r3, #1
 80060a8:	fa03 fc01 	lsl.w	ip, r3, r1
 80060ac:	6833      	ldr	r3, [r6, #0]
 80060ae:	ea43 030c 	orr.w	r3, r3, ip
 80060b2:	6033      	str	r3, [r6, #0]
	return api->pin_configure(port, pin, flags);
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	4798      	blx	r3
		gpio_init_callback(&callbacks[i],
 80060b8:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80060bc:	4b45      	ldr	r3, [pc, #276]	; (80061d4 <SX1276IoIrqInit+0x168>)
 80060be:	eb03 0181 	add.w	r1, r3, r1, lsl #2
				   BIT(sx127x_dios[i].pin));
 80060c2:	4b42      	ldr	r3, [pc, #264]	; (80061cc <SX1276IoIrqInit+0x160>)
 80060c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060c8:	791e      	ldrb	r6, [r3, #4]
 80060ca:	2301      	movs	r3, #1
 80060cc:	40b3      	lsls	r3, r6
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
 80060ce:	4a42      	ldr	r2, [pc, #264]	; (80061d8 <SX1276IoIrqInit+0x16c>)
 80060d0:	604a      	str	r2, [r1, #4]
	callback->pin_mask = pin_mask;
 80060d2:	608b      	str	r3, [r1, #8]
		if (gpio_add_callback(dev_data.dio_dev[i], &callbacks[i]) < 0) {
 80060d4:	1d23      	adds	r3, r4, #4
 80060d6:	4a41      	ldr	r2, [pc, #260]	; (80061dc <SX1276IoIrqInit+0x170>)
 80060d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80060dc:	6858      	ldr	r0, [r3, #4]
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
 80060de:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d057      	beq.n	8006196 <SX1276IoIrqInit+0x12a>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
 80060e6:	2201      	movs	r2, #1
 80060e8:	4798      	blx	r3
 80060ea:	2800      	cmp	r0, #0
 80060ec:	db56      	blt.n	800619c <SX1276IoIrqInit+0x130>
		gpio_pin_interrupt_configure(dev_data.dio_dev[i],
 80060ee:	1d23      	adds	r3, r4, #4
 80060f0:	4a3a      	ldr	r2, [pc, #232]	; (80061dc <SX1276IoIrqInit+0x170>)
 80060f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80060f6:	6858      	ldr	r0, [r3, #4]
	const struct gpio_driver_api *api =
 80060f8:	6881      	ldr	r1, [r0, #8]
	const struct gpio_driver_data *const data =
 80060fa:	6903      	ldr	r3, [r0, #16]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	2301      	movs	r3, #1
 8006100:	40b3      	lsls	r3, r6
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 8006102:	421a      	tst	r2, r3
 8006104:	d15b      	bne.n	80061be <SX1276IoIrqInit+0x152>
 8006106:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
	return api->pin_interrupt_configure(port, pin, mode, trig);
 800610a:	698f      	ldr	r7, [r1, #24]
 800610c:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
 8006110:	f402 32a0 	and.w	r2, r2, #81920	; 0x14000
 8006114:	4631      	mov	r1, r6
 8006116:	47b8      	blx	r7
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8006118:	3401      	adds	r4, #1
 800611a:	2c03      	cmp	r4, #3
 800611c:	d8bd      	bhi.n	800609a <SX1276IoIrqInit+0x2e>
		if (!irqHandlers[i]) {
 800611e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d0f8      	beq.n	8006118 <SX1276IoIrqInit+0xac>
		dev_data.dio_dev[i] = device_get_binding(sx127x_dios[i].port);
 8006126:	4b29      	ldr	r3, [pc, #164]	; (80061cc <SX1276IoIrqInit+0x160>)
 8006128:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 800612c:	f002 fcb8 	bl	8008aa0 <z_impl_device_get_binding>
 8006130:	1d23      	adds	r3, r4, #4
 8006132:	4a2a      	ldr	r2, [pc, #168]	; (80061dc <SX1276IoIrqInit+0x170>)
 8006134:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006138:	6058      	str	r0, [r3, #4]
		if (dev_data.dio_dev[i] == NULL) {
 800613a:	2800      	cmp	r0, #0
 800613c:	d09a      	beq.n	8006074 <SX1276IoIrqInit+0x8>
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 800613e:	4e27      	ldr	r6, [pc, #156]	; (80061dc <SX1276IoIrqInit+0x170>)
 8006140:	1ca0      	adds	r0, r4, #2
 8006142:	eb06 1000 	add.w	r0, r6, r0, lsl #4
 8006146:	4926      	ldr	r1, [pc, #152]	; (80061e0 <SX1276IoIrqInit+0x174>)
 8006148:	3004      	adds	r0, #4
 800614a:	f007 fd4b 	bl	800dbe4 <k_work_init>
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 800614e:	1d23      	adds	r3, r4, #4
 8006150:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 8006154:	6870      	ldr	r0, [r6, #4]
 8006156:	4b1d      	ldr	r3, [pc, #116]	; (80061cc <SX1276IoIrqInit+0x160>)
 8006158:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800615c:	7919      	ldrb	r1, [r3, #4]
				   | sx127x_dios[i].flags);
 800615e:	795b      	ldrb	r3, [r3, #5]
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 8006160:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 8006168:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
 800616a:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 800616c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006170:	2a00      	cmp	r2, #0
 8006172:	d093      	beq.n	800609c <SX1276IoIrqInit+0x30>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8006174:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8006178:	d090      	beq.n	800609c <SX1276IoIrqInit+0x30>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 800617a:	f013 0f01 	tst.w	r3, #1
 800617e:	d08d      	beq.n	800609c <SX1276IoIrqInit+0x30>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8006180:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 8006184:	e78a      	b.n	800609c <SX1276IoIrqInit+0x30>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8006186:	2301      	movs	r3, #1
 8006188:	fa03 fc01 	lsl.w	ip, r3, r1
 800618c:	6833      	ldr	r3, [r6, #0]
 800618e:	ea23 030c 	bic.w	r3, r3, ip
 8006192:	6033      	str	r3, [r6, #0]
 8006194:	e78e      	b.n	80060b4 <SX1276IoIrqInit+0x48>
		return -ENOTSUP;
 8006196:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800619a:	e7a6      	b.n	80060ea <SX1276IoIrqInit+0x7e>
 800619c:	4b09      	ldr	r3, [pc, #36]	; (80061c4 <SX1276IoIrqInit+0x158>)
 800619e:	4a0a      	ldr	r2, [pc, #40]	; (80061c8 <SX1276IoIrqInit+0x15c>)
 80061a0:	1a9b      	subs	r3, r3, r2
 80061a2:	08db      	lsrs	r3, r3, #3
			LOG_ERR("Could not set gpio callback.");
 80061a4:	f04f 0100 	mov.w	r1, #0
 80061a8:	2201      	movs	r2, #1
 80061aa:	f362 0102 	bfi	r1, r2, #0, #3
 80061ae:	f36f 01c5 	bfc	r1, #3, #3
 80061b2:	f363 118f 	bfi	r1, r3, #6, #10
 80061b6:	480b      	ldr	r0, [pc, #44]	; (80061e4 <SX1276IoIrqInit+0x178>)
 80061b8:	f7fd f9fe 	bl	80035b8 <log_0>
			return;
 80061bc:	e76d      	b.n	800609a <SX1276IoIrqInit+0x2e>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
 80061be:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
 80061c2:	e7a2      	b.n	800610a <SX1276IoIrqInit+0x9e>
 80061c4:	0800ee20 	.word	0x0800ee20
 80061c8:	0800edd8 	.word	0x0800edd8
 80061cc:	0800fe74 	.word	0x0800fe74
 80061d0:	0800fc58 	.word	0x0800fc58
 80061d4:	20000a7c 	.word	0x20000a7c
 80061d8:	08005fb5 	.word	0x08005fb5
 80061dc:	20000aac 	.word	0x20000aac
 80061e0:	08005f45 	.word	0x08005f45
 80061e4:	0800fcd4 	.word	0x0800fcd4

080061e8 <SX1276ReadBuffer>:
		LOG_ERR("Unable to write address: 0x%x", addr);
	}
}

void SX127xReadBuffer(uint32_t addr, uint8_t *buffer, uint8_t size)
{
 80061e8:	b510      	push	{r4, lr}
 80061ea:	4604      	mov	r4, r0
	int ret;

	ret = sx127x_read(addr, buffer, size);
 80061ec:	b2c0      	uxtb	r0, r0
 80061ee:	f007 f94f 	bl	800d490 <sx127x_read>
	if (ret < 0) {
 80061f2:	2800      	cmp	r0, #0
 80061f4:	db00      	blt.n	80061f8 <SX1276ReadBuffer+0x10>
		LOG_ERR("Unable to read address: 0x%x", addr);
	}
}
 80061f6:	bd10      	pop	{r4, pc}
 80061f8:	4b08      	ldr	r3, [pc, #32]	; (800621c <SX1276ReadBuffer+0x34>)
 80061fa:	4a09      	ldr	r2, [pc, #36]	; (8006220 <SX1276ReadBuffer+0x38>)
 80061fc:	1a9b      	subs	r3, r3, r2
 80061fe:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to read address: 0x%x", addr);
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	2101      	movs	r1, #1
 8006206:	f361 0202 	bfi	r2, r1, #0, #3
 800620a:	f36f 02c5 	bfc	r2, #3, #3
 800620e:	f363 128f 	bfi	r2, r3, #6, #10
 8006212:	4621      	mov	r1, r4
 8006214:	4803      	ldr	r0, [pc, #12]	; (8006224 <SX1276ReadBuffer+0x3c>)
 8006216:	f7fd f9f9 	bl	800360c <log_1>
}
 800621a:	e7ec      	b.n	80061f6 <SX1276ReadBuffer+0xe>
 800621c:	0800ee20 	.word	0x0800ee20
 8006220:	0800edd8 	.word	0x0800edd8
 8006224:	0800fcf4 	.word	0x0800fcf4

08006228 <sx127x_lora_init>:

	return 0;
}

static int sx127x_lora_init(const struct device *dev)
{
 8006228:	b530      	push	{r4, r5, lr}
 800622a:	b083      	sub	sp, #12
 800622c:	4604      	mov	r4, r0
 800622e:	4864      	ldr	r0, [pc, #400]	; (80063c0 <sx127x_lora_init+0x198>)
 8006230:	f002 fc36 	bl	8008aa0 <z_impl_device_get_binding>
	static struct spi_cs_control spi_cs;
#endif
	int ret;
	uint8_t regval;

	dev_data.spi = device_get_binding(DT_INST_BUS_LABEL(0));
 8006234:	4b63      	ldr	r3, [pc, #396]	; (80063c4 <sx127x_lora_init+0x19c>)
 8006236:	6058      	str	r0, [r3, #4]
	if (!dev_data.spi) {
 8006238:	b300      	cbz	r0, 800627c <sx127x_lora_init+0x54>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_BUS_LABEL(0));
		return -EINVAL;
	}

	dev_data.spi_cfg.operation = SPI_WORD_SET(8) | SPI_TRANSFER_MSB;
 800623a:	4b62      	ldr	r3, [pc, #392]	; (80063c4 <sx127x_lora_init+0x19c>)
 800623c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006240:	819a      	strh	r2, [r3, #12]
	dev_data.spi_cfg.frequency = DT_INST_PROP(0, spi_max_frequency);
 8006242:	4a61      	ldr	r2, [pc, #388]	; (80063c8 <sx127x_lora_init+0x1a0>)
 8006244:	609a      	str	r2, [r3, #8]
	dev_data.spi_cfg.slave = DT_INST_REG_ADDR(0);
 8006246:	2200      	movs	r2, #0
 8006248:	81da      	strh	r2, [r3, #14]
 800624a:	4860      	ldr	r0, [pc, #384]	; (80063cc <sx127x_lora_init+0x1a4>)
 800624c:	f002 fc28 	bl	8008aa0 <z_impl_device_get_binding>

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
	spi_cs.gpio_dev = device_get_binding(DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
 8006250:	4b5f      	ldr	r3, [pc, #380]	; (80063d0 <sx127x_lora_init+0x1a8>)
 8006252:	6018      	str	r0, [r3, #0]
	if (!spi_cs.gpio_dev) {
 8006254:	b330      	cbz	r0, 80062a4 <sx127x_lora_init+0x7c>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
		return -EIO;
	}

	spi_cs.gpio_pin = GPIO_CS_PIN;
 8006256:	4b5e      	ldr	r3, [pc, #376]	; (80063d0 <sx127x_lora_init+0x1a8>)
 8006258:	2206      	movs	r2, #6
 800625a:	721a      	strb	r2, [r3, #8]
	spi_cs.gpio_dt_flags = GPIO_CS_FLAGS;
 800625c:	2201      	movs	r2, #1
 800625e:	725a      	strb	r2, [r3, #9]
	spi_cs.delay = 0U;
 8006260:	2200      	movs	r2, #0
 8006262:	605a      	str	r2, [r3, #4]

	dev_data.spi_cfg.cs = &spi_cs;
 8006264:	4857      	ldr	r0, [pc, #348]	; (80063c4 <sx127x_lora_init+0x19c>)
 8006266:	6103      	str	r3, [r0, #16]
	if (ret) {
		return ret;
	}

	/* Setup Reset gpio and perform soft reset */
	ret = sx12xx_configure_pin(reset, GPIO_OUTPUT_ACTIVE);
 8006268:	f641 2307 	movw	r3, #6663	; 0x1a07
 800626c:	4957      	ldr	r1, [pc, #348]	; (80063cc <sx127x_lora_init+0x1a4>)
 800626e:	f7ff fc57 	bl	8005b20 <__sx12xx_configure_pin>
	if (ret) {
 8006272:	4605      	mov	r5, r0
 8006274:	b350      	cbz	r0, 80062cc <sx127x_lora_init+0xa4>
		LOG_ERR("Failed to initialize SX12xx common");
		return ret;
	}

	return 0;
}
 8006276:	4628      	mov	r0, r5
 8006278:	b003      	add	sp, #12
 800627a:	bd30      	pop	{r4, r5, pc}
 800627c:	4b55      	ldr	r3, [pc, #340]	; (80063d4 <sx127x_lora_init+0x1ac>)
 800627e:	4a56      	ldr	r2, [pc, #344]	; (80063d8 <sx127x_lora_init+0x1b0>)
 8006280:	1a9b      	subs	r3, r3, r2
 8006282:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Cannot get pointer to %s device",
 8006284:	f04f 0200 	mov.w	r2, #0
 8006288:	2101      	movs	r1, #1
 800628a:	f361 0202 	bfi	r2, r1, #0, #3
 800628e:	f36f 02c5 	bfc	r2, #3, #3
 8006292:	f363 128f 	bfi	r2, r3, #6, #10
 8006296:	494a      	ldr	r1, [pc, #296]	; (80063c0 <sx127x_lora_init+0x198>)
 8006298:	4850      	ldr	r0, [pc, #320]	; (80063dc <sx127x_lora_init+0x1b4>)
 800629a:	f7fd f9b7 	bl	800360c <log_1>
		return -EINVAL;
 800629e:	f06f 0515 	mvn.w	r5, #21
 80062a2:	e7e8      	b.n	8006276 <sx127x_lora_init+0x4e>
 80062a4:	4b4b      	ldr	r3, [pc, #300]	; (80063d4 <sx127x_lora_init+0x1ac>)
 80062a6:	4a4c      	ldr	r2, [pc, #304]	; (80063d8 <sx127x_lora_init+0x1b0>)
 80062a8:	1a9b      	subs	r3, r3, r2
 80062aa:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Cannot get pointer to %s device",
 80062ac:	f04f 0200 	mov.w	r2, #0
 80062b0:	2101      	movs	r1, #1
 80062b2:	f361 0202 	bfi	r2, r1, #0, #3
 80062b6:	f36f 02c5 	bfc	r2, #3, #3
 80062ba:	f363 128f 	bfi	r2, r3, #6, #10
 80062be:	4943      	ldr	r1, [pc, #268]	; (80063cc <sx127x_lora_init+0x1a4>)
 80062c0:	4846      	ldr	r0, [pc, #280]	; (80063dc <sx127x_lora_init+0x1b4>)
 80062c2:	f7fd f9a3 	bl	800360c <log_1>
		return -EIO;
 80062c6:	f06f 0504 	mvn.w	r5, #4
 80062ca:	e7d4      	b.n	8006276 <sx127x_lora_init+0x4e>
 80062cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80062d0:	2100      	movs	r1, #0
 80062d2:	f003 fd4d 	bl	8009d70 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 80062d6:	4b3b      	ldr	r3, [pc, #236]	; (80063c4 <sx127x_lora_init+0x19c>)
 80062d8:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 80062da:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f013 0f01 	tst.w	r3, #1
 80062e2:	d140      	bne.n	8006366 <sx127x_lora_init+0x13e>
 80062e4:	462b      	mov	r3, r5
	if (value != 0)	{
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d03f      	beq.n	800636a <sx127x_lora_init+0x142>
	const struct gpio_driver_api *api =
 80062ea:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	2101      	movs	r1, #1
 80062f0:	4798      	blx	r3
 80062f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80062f6:	2100      	movs	r1, #0
 80062f8:	f003 fd3a 	bl	8009d70 <z_impl_k_sleep>
	ret = sx127x_read(REG_VERSION, &regval, 1);
 80062fc:	2201      	movs	r2, #1
 80062fe:	f10d 0107 	add.w	r1, sp, #7
 8006302:	2042      	movs	r0, #66	; 0x42
 8006304:	f007 f8c4 	bl	800d490 <sx127x_read>
	if (ret < 0) {
 8006308:	2800      	cmp	r0, #0
 800630a:	db33      	blt.n	8006374 <sx127x_lora_init+0x14c>
 800630c:	4b31      	ldr	r3, [pc, #196]	; (80063d4 <sx127x_lora_init+0x1ac>)
 800630e:	4a32      	ldr	r2, [pc, #200]	; (80063d8 <sx127x_lora_init+0x1b0>)
 8006310:	1a9b      	subs	r3, r3, r2
 8006312:	08db      	lsrs	r3, r3, #3
	LOG_INF("SX127x version 0x%02x found", regval);
 8006314:	f04f 0200 	mov.w	r2, #0
 8006318:	2103      	movs	r1, #3
 800631a:	f361 0202 	bfi	r2, r1, #0, #3
 800631e:	f36f 02c5 	bfc	r2, #3, #3
 8006322:	f363 128f 	bfi	r2, r3, #6, #10
 8006326:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800632a:	482d      	ldr	r0, [pc, #180]	; (80063e0 <sx127x_lora_init+0x1b8>)
 800632c:	f7fd f96e 	bl	800360c <log_1>
	ret = sx127x_antenna_configure();
 8006330:	f007 f8a7 	bl	800d482 <sx127x_antenna_configure>
	if (ret < 0) {
 8006334:	2800      	cmp	r0, #0
 8006336:	db30      	blt.n	800639a <sx127x_lora_init+0x172>
	ret = sx12xx_init(dev);
 8006338:	4620      	mov	r0, r4
 800633a:	f7ff fddf 	bl	8005efc <sx12xx_init>
	if (ret < 0) {
 800633e:	1e04      	subs	r4, r0, #0
 8006340:	da99      	bge.n	8006276 <sx127x_lora_init+0x4e>
 8006342:	4b24      	ldr	r3, [pc, #144]	; (80063d4 <sx127x_lora_init+0x1ac>)
 8006344:	4a24      	ldr	r2, [pc, #144]	; (80063d8 <sx127x_lora_init+0x1b0>)
 8006346:	1a9b      	subs	r3, r3, r2
 8006348:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Failed to initialize SX12xx common");
 800634a:	f04f 0100 	mov.w	r1, #0
 800634e:	2201      	movs	r2, #1
 8006350:	f362 0102 	bfi	r1, r2, #0, #3
 8006354:	f36f 01c5 	bfc	r1, #3, #3
 8006358:	f363 118f 	bfi	r1, r3, #6, #10
 800635c:	4821      	ldr	r0, [pc, #132]	; (80063e4 <sx127x_lora_init+0x1bc>)
 800635e:	f7fd f92b 	bl	80035b8 <log_0>
		return ret;
 8006362:	4625      	mov	r5, r4
 8006364:	e787      	b.n	8006276 <sx127x_lora_init+0x4e>
		value = (value != 0) ? 0 : 1;
 8006366:	2301      	movs	r3, #1
 8006368:	e7bd      	b.n	80062e6 <sx127x_lora_init+0xbe>
	const struct gpio_driver_api *api =
 800636a:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	2101      	movs	r1, #1
 8006370:	4798      	blx	r3
 8006372:	e7be      	b.n	80062f2 <sx127x_lora_init+0xca>
 8006374:	4b17      	ldr	r3, [pc, #92]	; (80063d4 <sx127x_lora_init+0x1ac>)
 8006376:	4a18      	ldr	r2, [pc, #96]	; (80063d8 <sx127x_lora_init+0x1b0>)
 8006378:	1a9b      	subs	r3, r3, r2
 800637a:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to read version info");
 800637c:	f04f 0100 	mov.w	r1, #0
 8006380:	2201      	movs	r2, #1
 8006382:	f362 0102 	bfi	r1, r2, #0, #3
 8006386:	f36f 01c5 	bfc	r1, #3, #3
 800638a:	f363 118f 	bfi	r1, r3, #6, #10
 800638e:	4816      	ldr	r0, [pc, #88]	; (80063e8 <sx127x_lora_init+0x1c0>)
 8006390:	f7fd f912 	bl	80035b8 <log_0>
		return -EIO;
 8006394:	f06f 0504 	mvn.w	r5, #4
 8006398:	e76d      	b.n	8006276 <sx127x_lora_init+0x4e>
 800639a:	4b0e      	ldr	r3, [pc, #56]	; (80063d4 <sx127x_lora_init+0x1ac>)
 800639c:	4a0e      	ldr	r2, [pc, #56]	; (80063d8 <sx127x_lora_init+0x1b0>)
 800639e:	1a9b      	subs	r3, r3, r2
 80063a0:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to configure antenna");
 80063a2:	f04f 0100 	mov.w	r1, #0
 80063a6:	2201      	movs	r2, #1
 80063a8:	f362 0102 	bfi	r1, r2, #0, #3
 80063ac:	f36f 01c5 	bfc	r1, #3, #3
 80063b0:	f363 118f 	bfi	r1, r3, #6, #10
 80063b4:	480d      	ldr	r0, [pc, #52]	; (80063ec <sx127x_lora_init+0x1c4>)
 80063b6:	f7fd f8ff 	bl	80035b8 <log_0>
		return -EIO;
 80063ba:	f06f 0504 	mvn.w	r5, #4
 80063be:	e75a      	b.n	8006276 <sx127x_lora_init+0x4e>
 80063c0:	0800fbf4 	.word	0x0800fbf4
 80063c4:	20000aac 	.word	0x20000aac
 80063c8:	0007a120 	.word	0x0007a120
 80063cc:	0800f8e0 	.word	0x0800f8e0
 80063d0:	20000b10 	.word	0x20000b10
 80063d4:	0800ee20 	.word	0x0800ee20
 80063d8:	0800edd8 	.word	0x0800edd8
 80063dc:	0800fc58 	.word	0x0800fc58
 80063e0:	0800fd30 	.word	0x0800fd30
 80063e4:	0800fd68 	.word	0x0800fd68
 80063e8:	0800fd14 	.word	0x0800fd14
 80063ec:	0800fd4c 	.word	0x0800fd4c

080063f0 <SX1276WriteBuffer>:
{
 80063f0:	b510      	push	{r4, lr}
 80063f2:	4604      	mov	r4, r0
	ret = sx127x_write(addr, buffer, size);
 80063f4:	b2c0      	uxtb	r0, r0
 80063f6:	f007 f852 	bl	800d49e <sx127x_write>
	if (ret < 0) {
 80063fa:	2800      	cmp	r0, #0
 80063fc:	db00      	blt.n	8006400 <SX1276WriteBuffer+0x10>
}
 80063fe:	bd10      	pop	{r4, pc}
 8006400:	4b08      	ldr	r3, [pc, #32]	; (8006424 <SX1276WriteBuffer+0x34>)
 8006402:	4a09      	ldr	r2, [pc, #36]	; (8006428 <SX1276WriteBuffer+0x38>)
 8006404:	1a9b      	subs	r3, r3, r2
 8006406:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to write address: 0x%x", addr);
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	2101      	movs	r1, #1
 800640e:	f361 0202 	bfi	r2, r1, #0, #3
 8006412:	f36f 02c5 	bfc	r2, #3, #3
 8006416:	f363 128f 	bfi	r2, r3, #6, #10
 800641a:	4621      	mov	r1, r4
 800641c:	4803      	ldr	r0, [pc, #12]	; (800642c <SX1276WriteBuffer+0x3c>)
 800641e:	f7fd f8f5 	bl	800360c <log_1>
}
 8006422:	e7ec      	b.n	80063fe <SX1276WriteBuffer+0xe>
 8006424:	0800ee20 	.word	0x0800ee20
 8006428:	0800edd8 	.word	0x0800edd8
 800642c:	0800fd8c 	.word	0x0800fd8c

08006430 <SX1276SetRfTxPower>:
{
 8006430:	b530      	push	{r4, r5, lr}
 8006432:	b083      	sub	sp, #12
 8006434:	4605      	mov	r5, r0
	uint8_t pa_config = 0;
 8006436:	2300      	movs	r3, #0
 8006438:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t pa_dac = 0;
 800643c:	f88d 3006 	strb.w	r3, [sp, #6]
	ret = sx127x_read(REG_PADAC, &pa_dac, 1);
 8006440:	2201      	movs	r2, #1
 8006442:	f10d 0106 	add.w	r1, sp, #6
 8006446:	204d      	movs	r0, #77	; 0x4d
 8006448:	f007 f822 	bl	800d490 <sx127x_read>
	if (ret < 0) {
 800644c:	2800      	cmp	r0, #0
 800644e:	db2e      	blt.n	80064ae <SX1276SetRfTxPower+0x7e>
	pa_dac &= ~SX127X_PADAC_20DBM_MASK;
 8006450:	f89d 4006 	ldrb.w	r4, [sp, #6]
 8006454:	f004 04f8 	and.w	r4, r4, #248	; 0xf8
 8006458:	f88d 4006 	strb.w	r4, [sp, #6]
		power = clamp_int8(power, 2, 20);
 800645c:	2214      	movs	r2, #20
 800645e:	2102      	movs	r1, #2
 8006460:	4628      	mov	r0, r5
 8006462:	f007 f804 	bl	800d46e <clamp_int8>
		pa_config |= SX127X_PACONFIG_PASELECT_PABOOST;
 8006466:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800646a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800646e:	f88d 3007 	strb.w	r3, [sp, #7]
		if (power > 17) {
 8006472:	2811      	cmp	r0, #17
 8006474:	dd2c      	ble.n	80064d0 <SX1276SetRfTxPower+0xa0>
			pa_dac |= SX127X_PADAC_20DBM_ON;
 8006476:	f044 0407 	orr.w	r4, r4, #7
 800647a:	f88d 4006 	strb.w	r4, [sp, #6]
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 800647e:	3805      	subs	r0, #5
 8006480:	f000 000f 	and.w	r0, r0, #15
 8006484:	4318      	orrs	r0, r3
 8006486:	f88d 0007 	strb.w	r0, [sp, #7]
	ret = sx127x_write(REG_PACONFIG, &pa_config, 1);
 800648a:	2201      	movs	r2, #1
 800648c:	f10d 0107 	add.w	r1, sp, #7
 8006490:	2009      	movs	r0, #9
 8006492:	f007 f804 	bl	800d49e <sx127x_write>
	if (ret < 0) {
 8006496:	2800      	cmp	r0, #0
 8006498:	db25      	blt.n	80064e6 <SX1276SetRfTxPower+0xb6>
	ret = sx127x_write(REG_PADAC, &pa_dac, 1);
 800649a:	2201      	movs	r2, #1
 800649c:	f10d 0106 	add.w	r1, sp, #6
 80064a0:	204d      	movs	r0, #77	; 0x4d
 80064a2:	f006 fffc 	bl	800d49e <sx127x_write>
	if (ret < 0) {
 80064a6:	2800      	cmp	r0, #0
 80064a8:	db2e      	blt.n	8006508 <SX1276SetRfTxPower+0xd8>
}
 80064aa:	b003      	add	sp, #12
 80064ac:	bd30      	pop	{r4, r5, pc}
 80064ae:	4b1f      	ldr	r3, [pc, #124]	; (800652c <SX1276SetRfTxPower+0xfc>)
 80064b0:	4a1f      	ldr	r2, [pc, #124]	; (8006530 <SX1276SetRfTxPower+0x100>)
 80064b2:	1a9b      	subs	r3, r3, r2
 80064b4:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to read PA dac");
 80064b6:	f04f 0100 	mov.w	r1, #0
 80064ba:	2201      	movs	r2, #1
 80064bc:	f362 0102 	bfi	r1, r2, #0, #3
 80064c0:	f36f 01c5 	bfc	r1, #3, #3
 80064c4:	f363 118f 	bfi	r1, r3, #6, #10
 80064c8:	481a      	ldr	r0, [pc, #104]	; (8006534 <SX1276SetRfTxPower+0x104>)
 80064ca:	f7fd f875 	bl	80035b8 <log_0>
		return;
 80064ce:	e7ec      	b.n	80064aa <SX1276SetRfTxPower+0x7a>
			pa_dac |= SX127X_PADAC_20DBM_OFF;
 80064d0:	f044 0404 	orr.w	r4, r4, #4
 80064d4:	f88d 4006 	strb.w	r4, [sp, #6]
			pa_config |= (power - 2) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 80064d8:	3802      	subs	r0, #2
 80064da:	f000 000f 	and.w	r0, r0, #15
 80064de:	4318      	orrs	r0, r3
 80064e0:	f88d 0007 	strb.w	r0, [sp, #7]
 80064e4:	e7d1      	b.n	800648a <SX1276SetRfTxPower+0x5a>
 80064e6:	4b11      	ldr	r3, [pc, #68]	; (800652c <SX1276SetRfTxPower+0xfc>)
 80064e8:	4a11      	ldr	r2, [pc, #68]	; (8006530 <SX1276SetRfTxPower+0x100>)
 80064ea:	1a9b      	subs	r3, r3, r2
 80064ec:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to write PA config");
 80064ee:	f04f 0100 	mov.w	r1, #0
 80064f2:	2201      	movs	r2, #1
 80064f4:	f362 0102 	bfi	r1, r2, #0, #3
 80064f8:	f36f 01c5 	bfc	r1, #3, #3
 80064fc:	f363 118f 	bfi	r1, r3, #6, #10
 8006500:	480d      	ldr	r0, [pc, #52]	; (8006538 <SX1276SetRfTxPower+0x108>)
 8006502:	f7fd f859 	bl	80035b8 <log_0>
		return;
 8006506:	e7d0      	b.n	80064aa <SX1276SetRfTxPower+0x7a>
 8006508:	4b08      	ldr	r3, [pc, #32]	; (800652c <SX1276SetRfTxPower+0xfc>)
 800650a:	4a09      	ldr	r2, [pc, #36]	; (8006530 <SX1276SetRfTxPower+0x100>)
 800650c:	1a9b      	subs	r3, r3, r2
 800650e:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Unable to write PA dac");
 8006510:	f04f 0100 	mov.w	r1, #0
 8006514:	2201      	movs	r2, #1
 8006516:	f362 0102 	bfi	r1, r2, #0, #3
 800651a:	f36f 01c5 	bfc	r1, #3, #3
 800651e:	f363 118f 	bfi	r1, r3, #6, #10
 8006522:	4806      	ldr	r0, [pc, #24]	; (800653c <SX1276SetRfTxPower+0x10c>)
 8006524:	f7fd f848 	bl	80035b8 <log_0>
		return;
 8006528:	e7bf      	b.n	80064aa <SX1276SetRfTxPower+0x7a>
 800652a:	bf00      	nop
 800652c:	0800ee20 	.word	0x0800ee20
 8006530:	0800edd8 	.word	0x0800edd8
 8006534:	0800fdac 	.word	0x0800fdac
 8006538:	0800fdc4 	.word	0x0800fdc4
 800653c:	0800fde0 	.word	0x0800fde0

08006540 <SX1276GetDio1PinState>:
{
 8006540:	b510      	push	{r4, lr}
 8006542:	b082      	sub	sp, #8
	if (gpio_pin_get(dev_data.dio_dev[1], sx127x_dios[1].pin) > 0) {
 8006544:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <SX1276GetDio1PinState+0x34>)
 8006546:	6998      	ldr	r0, [r3, #24]
	const struct gpio_driver_data *const data =
 8006548:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
 800654a:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	a901      	add	r1, sp, #4
 8006550:	4798      	blx	r3
	if (ret == 0) {
 8006552:	4603      	mov	r3, r0
 8006554:	b918      	cbnz	r0, 800655e <SX1276GetDio1PinState+0x1e>
		*value ^= data->invert;
 8006556:	6821      	ldr	r1, [r4, #0]
 8006558:	9a01      	ldr	r2, [sp, #4]
 800655a:	404a      	eors	r2, r1
 800655c:	9201      	str	r2, [sp, #4]
	if (ret == 0) {
 800655e:	b913      	cbnz	r3, 8006566 <SX1276GetDio1PinState+0x26>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 8006560:	9b01      	ldr	r3, [sp, #4]
 8006562:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	dc02      	bgt.n	8006570 <SX1276GetDio1PinState+0x30>
	return 0U;
 800656a:	2000      	movs	r0, #0
}
 800656c:	b002      	add	sp, #8
 800656e:	bd10      	pop	{r4, pc}
		return 1U;
 8006570:	2001      	movs	r0, #1
 8006572:	e7fb      	b.n	800656c <SX1276GetDio1PinState+0x2c>
 8006574:	20000aac 	.word	0x20000aac

08006578 <TimerInsertTimer>:
    CRITICAL_SECTION_END( );
}

static void TimerInsertTimer( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8006578:	4b09      	ldr	r3, [pc, #36]	; (80065a0 <TimerInsertTimer+0x28>)
 800657a:	681a      	ldr	r2, [r3, #0]
    TimerEvent_t* next = TimerListHead->Next;
 800657c:	6953      	ldr	r3, [r2, #20]

    while( cur->Next != NULL )
 800657e:	e001      	b.n	8006584 <TimerInsertTimer+0xc>
    {
        if( obj->Timestamp > next->Timestamp )
        {
            cur = next;
 8006580:	461a      	mov	r2, r3
            next = next->Next;
 8006582:	695b      	ldr	r3, [r3, #20]
    while( cur->Next != NULL )
 8006584:	6951      	ldr	r1, [r2, #20]
 8006586:	b139      	cbz	r1, 8006598 <TimerInsertTimer+0x20>
        if( obj->Timestamp > next->Timestamp )
 8006588:	6819      	ldr	r1, [r3, #0]
 800658a:	f8d0 c000 	ldr.w	ip, [r0]
 800658e:	458c      	cmp	ip, r1
 8006590:	d8f6      	bhi.n	8006580 <TimerInsertTimer+0x8>
        }
        else
        {
            cur->Next = obj;
 8006592:	6150      	str	r0, [r2, #20]
            obj->Next = next;
 8006594:	6143      	str	r3, [r0, #20]
            return;
 8006596:	4770      	bx	lr
        }
    }
    cur->Next = obj;
 8006598:	6150      	str	r0, [r2, #20]
    obj->Next = NULL;
 800659a:	2300      	movs	r3, #0
 800659c:	6143      	str	r3, [r0, #20]
}
 800659e:	4770      	bx	lr
 80065a0:	20000b1c 	.word	0x20000b1c

080065a4 <TimerExists>:
    CRITICAL_SECTION_END( );
}

static bool TimerExists( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 80065a4:	4b05      	ldr	r3, [pc, #20]	; (80065bc <TimerExists+0x18>)
 80065a6:	681b      	ldr	r3, [r3, #0]

    while( cur != NULL )
 80065a8:	e000      	b.n	80065ac <TimerExists+0x8>
    {
        if( cur == obj )
        {
            return true;
        }
        cur = cur->Next;
 80065aa:	695b      	ldr	r3, [r3, #20]
    while( cur != NULL )
 80065ac:	b11b      	cbz	r3, 80065b6 <TimerExists+0x12>
        if( cur == obj )
 80065ae:	4283      	cmp	r3, r0
 80065b0:	d1fb      	bne.n	80065aa <TimerExists+0x6>
            return true;
 80065b2:	2001      	movs	r0, #1
    }
    return false;
}
 80065b4:	4770      	bx	lr
    return false;
 80065b6:	2000      	movs	r0, #0
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	20000b1c 	.word	0x20000b1c

080065c0 <TimerInsertNewHeadTimer>:
{
 80065c0:	b508      	push	{r3, lr}
    TimerEvent_t* cur = TimerListHead;
 80065c2:	4b05      	ldr	r3, [pc, #20]	; (80065d8 <TimerInsertNewHeadTimer+0x18>)
 80065c4:	681b      	ldr	r3, [r3, #0]
    if( cur != NULL )
 80065c6:	b10b      	cbz	r3, 80065cc <TimerInsertNewHeadTimer+0xc>
        cur->IsNext2Expire = false;
 80065c8:	2200      	movs	r2, #0
 80065ca:	725a      	strb	r2, [r3, #9]
    obj->Next = cur;
 80065cc:	6143      	str	r3, [r0, #20]
    TimerListHead = obj;
 80065ce:	4b02      	ldr	r3, [pc, #8]	; (80065d8 <TimerInsertNewHeadTimer+0x18>)
 80065d0:	6018      	str	r0, [r3, #0]
    TimerSetTimeout( TimerListHead );
 80065d2:	f006 ff78 	bl	800d4c6 <TimerSetTimeout>
}
 80065d6:	bd08      	pop	{r3, pc}
 80065d8:	20000b1c 	.word	0x20000b1c

080065dc <TimerStart>:
{
 80065dc:	b510      	push	{r4, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 80065e2:	a801      	add	r0, sp, #4
 80065e4:	f006 ff33 	bl	800d44e <BoardCriticalSectionBegin>
    if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 80065e8:	b1f4      	cbz	r4, 8006628 <TimerStart+0x4c>
 80065ea:	4620      	mov	r0, r4
 80065ec:	f7ff ffda 	bl	80065a4 <TimerExists>
 80065f0:	b9d0      	cbnz	r0, 8006628 <TimerStart+0x4c>
    obj->Timestamp = obj->ReloadValue;
 80065f2:	6863      	ldr	r3, [r4, #4]
 80065f4:	6023      	str	r3, [r4, #0]
    obj->IsStarted = true;
 80065f6:	2301      	movs	r3, #1
 80065f8:	7223      	strb	r3, [r4, #8]
    obj->IsNext2Expire = false;
 80065fa:	2300      	movs	r3, #0
 80065fc:	7263      	strb	r3, [r4, #9]
    if( TimerListHead == NULL )
 80065fe:	4b11      	ldr	r3, [pc, #68]	; (8006644 <TimerStart+0x68>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	b1ab      	cbz	r3, 8006630 <TimerStart+0x54>
        elapsedTime = RtcGetTimerElapsedTime( );
 8006604:	f7ff f9d6 	bl	80059b4 <RtcGetTimerElapsedTime>
        obj->Timestamp += elapsedTime;
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	4418      	add	r0, r3
 800660c:	6020      	str	r0, [r4, #0]
        if( obj->Timestamp < TimerListHead->Timestamp )
 800660e:	4b0d      	ldr	r3, [pc, #52]	; (8006644 <TimerStart+0x68>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4298      	cmp	r0, r3
 8006616:	d211      	bcs.n	800663c <TimerStart+0x60>
            TimerInsertNewHeadTimer( obj );
 8006618:	4620      	mov	r0, r4
 800661a:	f7ff ffd1 	bl	80065c0 <TimerInsertNewHeadTimer>
    CRITICAL_SECTION_END( );
 800661e:	a801      	add	r0, sp, #4
 8006620:	f006 ff1f 	bl	800d462 <BoardCriticalSectionEnd>
}
 8006624:	b002      	add	sp, #8
 8006626:	bd10      	pop	{r4, pc}
        CRITICAL_SECTION_END( );
 8006628:	a801      	add	r0, sp, #4
 800662a:	f006 ff1a 	bl	800d462 <BoardCriticalSectionEnd>
        return;
 800662e:	e7f9      	b.n	8006624 <TimerStart+0x48>
        RtcSetTimerContext( );
 8006630:	f7ff f9ec 	bl	8005a0c <RtcSetTimerContext>
        TimerInsertNewHeadTimer( obj );
 8006634:	4620      	mov	r0, r4
 8006636:	f7ff ffc3 	bl	80065c0 <TimerInsertNewHeadTimer>
 800663a:	e7f0      	b.n	800661e <TimerStart+0x42>
            TimerInsertTimer( obj );
 800663c:	4620      	mov	r0, r4
 800663e:	f7ff ff9b 	bl	8006578 <TimerInsertTimer>
 8006642:	e7ec      	b.n	800661e <TimerStart+0x42>
 8006644:	20000b1c 	.word	0x20000b1c

08006648 <TimerIrqHandler>:
{
 8006648:	b570      	push	{r4, r5, r6, lr}
    uint32_t old =  RtcGetTimerContext( );
 800664a:	f7ff f9eb 	bl	8005a24 <RtcGetTimerContext>
 800664e:	4605      	mov	r5, r0
    uint32_t now =  RtcSetTimerContext( );
 8006650:	f7ff f9dc 	bl	8005a0c <RtcSetTimerContext>
    uint32_t deltaContext = now - old; // intentional wrap around
 8006654:	eba0 0c05 	sub.w	ip, r0, r5
    if( TimerListHead != NULL )
 8006658:	4b1c      	ldr	r3, [pc, #112]	; (80066cc <TimerIrqHandler+0x84>)
 800665a:	681e      	ldr	r6, [r3, #0]
 800665c:	b16e      	cbz	r6, 800667a <TimerIrqHandler+0x32>
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 800665e:	4632      	mov	r2, r6
 8006660:	e002      	b.n	8006668 <TimerIrqHandler+0x20>
                next->Timestamp = 0;
 8006662:	2100      	movs	r1, #0
 8006664:	6019      	str	r1, [r3, #0]
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006666:	6952      	ldr	r2, [r2, #20]
 8006668:	6953      	ldr	r3, [r2, #20]
 800666a:	b133      	cbz	r3, 800667a <TimerIrqHandler+0x32>
            if( next->Timestamp > deltaContext )
 800666c:	6819      	ldr	r1, [r3, #0]
 800666e:	4561      	cmp	r1, ip
 8006670:	d9f7      	bls.n	8006662 <TimerIrqHandler+0x1a>
                next->Timestamp -= deltaContext;
 8006672:	1a2c      	subs	r4, r5, r0
 8006674:	4421      	add	r1, r4
 8006676:	6019      	str	r1, [r3, #0]
 8006678:	e7f5      	b.n	8006666 <TimerIrqHandler+0x1e>
    if ( TimerListHead != NULL )
 800667a:	b146      	cbz	r6, 800668e <TimerIrqHandler+0x46>
        TimerListHead = TimerListHead->Next;
 800667c:	6972      	ldr	r2, [r6, #20]
 800667e:	4b13      	ldr	r3, [pc, #76]	; (80066cc <TimerIrqHandler+0x84>)
 8006680:	601a      	str	r2, [r3, #0]
        cur->IsStarted = false;
 8006682:	2300      	movs	r3, #0
 8006684:	7233      	strb	r3, [r6, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006686:	68f3      	ldr	r3, [r6, #12]
 8006688:	b1a3      	cbz	r3, 80066b4 <TimerIrqHandler+0x6c>
 800668a:	6930      	ldr	r0, [r6, #16]
 800668c:	4798      	blx	r3
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 800668e:	4b0f      	ldr	r3, [pc, #60]	; (80066cc <TimerIrqHandler+0x84>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	b18b      	cbz	r3, 80066b8 <TimerIrqHandler+0x70>
 8006694:	681c      	ldr	r4, [r3, #0]
 8006696:	f7ff f98d 	bl	80059b4 <RtcGetTimerElapsedTime>
 800669a:	4284      	cmp	r4, r0
 800669c:	d20c      	bcs.n	80066b8 <TimerIrqHandler+0x70>
        cur = TimerListHead;
 800669e:	4a0b      	ldr	r2, [pc, #44]	; (80066cc <TimerIrqHandler+0x84>)
 80066a0:	6813      	ldr	r3, [r2, #0]
        TimerListHead = TimerListHead->Next;
 80066a2:	6959      	ldr	r1, [r3, #20]
 80066a4:	6011      	str	r1, [r2, #0]
        cur->IsStarted = false;
 80066a6:	2200      	movs	r2, #0
 80066a8:	721a      	strb	r2, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	b11a      	cbz	r2, 80066b6 <TimerIrqHandler+0x6e>
 80066ae:	6918      	ldr	r0, [r3, #16]
 80066b0:	4790      	blx	r2
 80066b2:	e7ec      	b.n	800668e <TimerIrqHandler+0x46>
        ExecuteCallBack( cur->Callback, cur->Context );
 80066b4:	e7fe      	b.n	80066b4 <TimerIrqHandler+0x6c>
        ExecuteCallBack( cur->Callback, cur->Context );
 80066b6:	e7fe      	b.n	80066b6 <TimerIrqHandler+0x6e>
    if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 80066b8:	4b04      	ldr	r3, [pc, #16]	; (80066cc <TimerIrqHandler+0x84>)
 80066ba:	6818      	ldr	r0, [r3, #0]
 80066bc:	b108      	cbz	r0, 80066c2 <TimerIrqHandler+0x7a>
 80066be:	7a43      	ldrb	r3, [r0, #9]
 80066c0:	b103      	cbz	r3, 80066c4 <TimerIrqHandler+0x7c>
}
 80066c2:	bd70      	pop	{r4, r5, r6, pc}
        TimerSetTimeout( TimerListHead );
 80066c4:	f006 feff 	bl	800d4c6 <TimerSetTimeout>
}
 80066c8:	e7fb      	b.n	80066c2 <TimerIrqHandler+0x7a>
 80066ca:	bf00      	nop
 80066cc:	20000b1c 	.word	0x20000b1c

080066d0 <TimerStop>:
{
 80066d0:	b510      	push	{r4, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 80066d6:	a801      	add	r0, sp, #4
 80066d8:	f006 feb9 	bl	800d44e <BoardCriticalSectionBegin>
    TimerEvent_t* prev = TimerListHead;
 80066dc:	4b1b      	ldr	r3, [pc, #108]	; (800674c <TimerStop+0x7c>)
 80066de:	681a      	ldr	r2, [r3, #0]
    if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 80066e0:	b15a      	cbz	r2, 80066fa <TimerStop+0x2a>
 80066e2:	b154      	cbz	r4, 80066fa <TimerStop+0x2a>
    obj->IsStarted = false;
 80066e4:	2300      	movs	r3, #0
 80066e6:	7223      	strb	r3, [r4, #8]
    if( TimerListHead == obj ) // Stop the Head
 80066e8:	42a2      	cmp	r2, r4
 80066ea:	d00a      	beq.n	8006702 <TimerStop+0x32>
    TimerEvent_t* cur = TimerListHead;
 80066ec:	4613      	mov	r3, r2
        while( cur != NULL )
 80066ee:	b32b      	cbz	r3, 800673c <TimerStop+0x6c>
            if( cur == obj )
 80066f0:	42a3      	cmp	r3, r4
 80066f2:	d020      	beq.n	8006736 <TimerStop+0x66>
                prev = cur;
 80066f4:	461a      	mov	r2, r3
                cur = cur->Next;
 80066f6:	695b      	ldr	r3, [r3, #20]
 80066f8:	e7f9      	b.n	80066ee <TimerStop+0x1e>
        CRITICAL_SECTION_END( );
 80066fa:	a801      	add	r0, sp, #4
 80066fc:	f006 feb1 	bl	800d462 <BoardCriticalSectionEnd>
        return;
 8006700:	e01f      	b.n	8006742 <TimerStop+0x72>
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 8006702:	7a53      	ldrb	r3, [r2, #9]
 8006704:	b173      	cbz	r3, 8006724 <TimerStop+0x54>
            TimerListHead->IsNext2Expire = false;
 8006706:	2300      	movs	r3, #0
 8006708:	7253      	strb	r3, [r2, #9]
            if( TimerListHead->Next != NULL )
 800670a:	6950      	ldr	r0, [r2, #20]
 800670c:	b120      	cbz	r0, 8006718 <TimerStop+0x48>
                TimerListHead = TimerListHead->Next;
 800670e:	4b0f      	ldr	r3, [pc, #60]	; (800674c <TimerStop+0x7c>)
 8006710:	6018      	str	r0, [r3, #0]
                TimerSetTimeout( TimerListHead );
 8006712:	f006 fed8 	bl	800d4c6 <TimerSetTimeout>
 8006716:	e011      	b.n	800673c <TimerStop+0x6c>
                RtcStopAlarm( );
 8006718:	f7ff f95a 	bl	80059d0 <RtcStopAlarm>
                TimerListHead = NULL;
 800671c:	4b0b      	ldr	r3, [pc, #44]	; (800674c <TimerStop+0x7c>)
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]
 8006722:	e00b      	b.n	800673c <TimerStop+0x6c>
            if( TimerListHead->Next != NULL )
 8006724:	6953      	ldr	r3, [r2, #20]
 8006726:	b113      	cbz	r3, 800672e <TimerStop+0x5e>
                TimerListHead = TimerListHead->Next;
 8006728:	4a08      	ldr	r2, [pc, #32]	; (800674c <TimerStop+0x7c>)
 800672a:	6013      	str	r3, [r2, #0]
 800672c:	e006      	b.n	800673c <TimerStop+0x6c>
                TimerListHead = NULL;
 800672e:	4b07      	ldr	r3, [pc, #28]	; (800674c <TimerStop+0x7c>)
 8006730:	2200      	movs	r2, #0
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	e002      	b.n	800673c <TimerStop+0x6c>
                if( cur->Next != NULL )
 8006736:	695b      	ldr	r3, [r3, #20]
 8006738:	b12b      	cbz	r3, 8006746 <TimerStop+0x76>
                    prev->Next = cur;
 800673a:	6153      	str	r3, [r2, #20]
    CRITICAL_SECTION_END( );
 800673c:	a801      	add	r0, sp, #4
 800673e:	f006 fe90 	bl	800d462 <BoardCriticalSectionEnd>
}
 8006742:	b002      	add	sp, #8
 8006744:	bd10      	pop	{r4, pc}
                    prev->Next = cur;
 8006746:	2300      	movs	r3, #0
 8006748:	6153      	str	r3, [r2, #20]
 800674a:	e7f7      	b.n	800673c <TimerStop+0x6c>
 800674c:	20000b1c 	.word	0x20000b1c

08006750 <SX1276ConvertFreqInHzToPllStep>:
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX1276_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8006750:	4908      	ldr	r1, [pc, #32]	; (8006774 <SX1276ConvertFreqInHzToPllStep+0x24>)
 8006752:	fba1 3200 	umull	r3, r2, r1, r0
 8006756:	0b12      	lsrs	r2, r2, #12
    stepsFrac = freqInHz - ( stepsInt * SX1276_PLL_STEP_SCALED );
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8006758:	f643 5309 	movw	r3, #15625	; 0x3d09
 800675c:	fb03 0012 	mls	r0, r3, r2, r0
 8006760:	f641 6384 	movw	r3, #7812	; 0x1e84
 8006764:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8006768:	fba1 1303 	umull	r1, r3, r1, r3
 800676c:	0b1b      	lsrs	r3, r3, #12
             SX1276_PLL_STEP_SCALED );
}
 800676e:	eb03 2002 	add.w	r0, r3, r2, lsl #8
 8006772:	4770      	bx	lr
 8006774:	431bde83 	.word	0x431bde83

08006778 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8006778:	2300      	movs	r3, #0
 800677a:	e008      	b.n	800678e <GetFskBandwidthRegValue+0x16>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 800677c:	e7fe      	b.n	800677c <GetFskBandwidthRegValue+0x4>
            return FskBandwidths[i].RegValue;
 800677e:	4b11      	ldr	r3, [pc, #68]	; (80067c4 <GetFskBandwidthRegValue+0x4c>)
 8006780:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006784:	7908      	ldrb	r0, [r1, #4]
}
 8006786:	bc10      	pop	{r4}
 8006788:	4770      	bx	lr
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800678a:	3301      	adds	r3, #1
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b14      	cmp	r3, #20
 8006790:	d817      	bhi.n	80067c2 <GetFskBandwidthRegValue+0x4a>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8006792:	4619      	mov	r1, r3
 8006794:	4a0b      	ldr	r2, [pc, #44]	; (80067c4 <GetFskBandwidthRegValue+0x4c>)
 8006796:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800679a:	4282      	cmp	r2, r0
 800679c:	d8f5      	bhi.n	800678a <GetFskBandwidthRegValue+0x12>
{
 800679e:	b410      	push	{r4}
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	4c08      	ldr	r4, [pc, #32]	; (80067c4 <GetFskBandwidthRegValue+0x4c>)
 80067a4:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 80067a8:	4282      	cmp	r2, r0
 80067aa:	d8e8      	bhi.n	800677e <GetFskBandwidthRegValue+0x6>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80067ac:	3301      	adds	r3, #1
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b14      	cmp	r3, #20
 80067b2:	d8e3      	bhi.n	800677c <GetFskBandwidthRegValue+0x4>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 80067b4:	4619      	mov	r1, r3
 80067b6:	4a03      	ldr	r2, [pc, #12]	; (80067c4 <GetFskBandwidthRegValue+0x4c>)
 80067b8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80067bc:	4282      	cmp	r2, r0
 80067be:	d8f5      	bhi.n	80067ac <GetFskBandwidthRegValue+0x34>
 80067c0:	e7ee      	b.n	80067a0 <GetFskBandwidthRegValue+0x28>
    while( 1 );
 80067c2:	e7fe      	b.n	80067c2 <GetFskBandwidthRegValue+0x4a>
 80067c4:	0800fea8 	.word	0x0800fea8

080067c8 <SX1276GetLoRaBandwidthInHz>:

static uint32_t SX1276GetLoRaBandwidthInHz( uint32_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 80067c8:	2801      	cmp	r0, #1
 80067ca:	d006      	beq.n	80067da <SX1276GetLoRaBandwidthInHz+0x12>
 80067cc:	2802      	cmp	r0, #2
 80067ce:	d006      	beq.n	80067de <SX1276GetLoRaBandwidthInHz+0x16>
 80067d0:	b108      	cbz	r0, 80067d6 <SX1276GetLoRaBandwidthInHz+0xe>
 80067d2:	2000      	movs	r0, #0
        bandwidthInHz = 500000UL;
        break;
    }

    return bandwidthInHz;
}
 80067d4:	4770      	bx	lr
        bandwidthInHz = 125000UL;
 80067d6:	4803      	ldr	r0, [pc, #12]	; (80067e4 <SX1276GetLoRaBandwidthInHz+0x1c>)
 80067d8:	4770      	bx	lr
        bandwidthInHz = 250000UL;
 80067da:	4803      	ldr	r0, [pc, #12]	; (80067e8 <SX1276GetLoRaBandwidthInHz+0x20>)
 80067dc:	4770      	bx	lr
        bandwidthInHz = 500000UL;
 80067de:	4803      	ldr	r0, [pc, #12]	; (80067ec <SX1276GetLoRaBandwidthInHz+0x24>)
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	0001e848 	.word	0x0001e848
 80067e8:	0003d090 	.word	0x0003d090
 80067ec:	0007a120 	.word	0x0007a120

080067f0 <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 80067f0:	4b06      	ldr	r3, [pc, #24]	; (800680c <SX1276OnDio4Irq+0x1c>)
 80067f2:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80067f6:	b93b      	cbnz	r3, 8006808 <SX1276OnDio4Irq+0x18>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 80067f8:	4b04      	ldr	r3, [pc, #16]	; (800680c <SX1276OnDio4Irq+0x1c>)
 80067fa:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80067fe:	b91b      	cbnz	r3, 8006808 <SX1276OnDio4Irq+0x18>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8006800:	4b02      	ldr	r3, [pc, #8]	; (800680c <SX1276OnDio4Irq+0x1c>)
 8006802:	2201      	movs	r2, #1
 8006804:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	20000c54 	.word	0x20000c54

08006810 <SX1276GetStatus>:
}
 8006810:	4b01      	ldr	r3, [pc, #4]	; (8006818 <SX1276GetStatus+0x8>)
 8006812:	f893 00e0 	ldrb.w	r0, [r3, #224]	; 0xe0
 8006816:	4770      	bx	lr
 8006818:	20000c54 	.word	0x20000c54

0800681c <SX1276SetChannel>:
{
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4605      	mov	r5, r0
    uint32_t freqInPllSteps = SX1276ConvertFreqInHzToPllStep( freq );
 8006820:	f7ff ff96 	bl	8006750 <SX1276ConvertFreqInHzToPllStep>
 8006824:	4604      	mov	r4, r0
    SX1276.Settings.Channel = freq;
 8006826:	4b09      	ldr	r3, [pc, #36]	; (800684c <SX1276SetChannel+0x30>)
 8006828:	f8c3 50e4 	str.w	r5, [r3, #228]	; 0xe4
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 800682c:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8006830:	2006      	movs	r0, #6
 8006832:	f006 ff3f 	bl	800d6b4 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 8006836:	f3c4 2107 	ubfx	r1, r4, #8, #8
 800683a:	2007      	movs	r0, #7
 800683c:	f006 ff3a 	bl	800d6b4 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8006840:	b2e1      	uxtb	r1, r4
 8006842:	2008      	movs	r0, #8
 8006844:	f006 ff36 	bl	800d6b4 <SX1276Write>
}
 8006848:	bd38      	pop	{r3, r4, r5, pc}
 800684a:	bf00      	nop
 800684c:	20000c54 	.word	0x20000c54

08006850 <SX1276OnDio3Irq>:
{
 8006850:	b508      	push	{r3, lr}
    switch( SX1276.Settings.Modem )
 8006852:	4b14      	ldr	r3, [pc, #80]	; (80068a4 <SX1276OnDio3Irq+0x54>)
 8006854:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006858:	2b01      	cmp	r3, #1
 800685a:	d000      	beq.n	800685e <SX1276OnDio3Irq+0xe>
}
 800685c:	bd08      	pop	{r3, pc}
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 800685e:	2012      	movs	r0, #18
 8006860:	f006 ff34 	bl	800d6cc <SX1276Read>
 8006864:	f010 0f01 	tst.w	r0, #1
 8006868:	d00d      	beq.n	8006886 <SX1276OnDio3Irq+0x36>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 800686a:	2105      	movs	r1, #5
 800686c:	2012      	movs	r0, #18
 800686e:	f006 ff21 	bl	800d6b4 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8006872:	4b0d      	ldr	r3, [pc, #52]	; (80068a8 <SX1276OnDio3Irq+0x58>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d0f0      	beq.n	800685c <SX1276OnDio3Irq+0xc>
 800687a:	699b      	ldr	r3, [r3, #24]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d0ed      	beq.n	800685c <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( true );
 8006880:	2001      	movs	r0, #1
 8006882:	4798      	blx	r3
 8006884:	e7ea      	b.n	800685c <SX1276OnDio3Irq+0xc>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8006886:	2104      	movs	r1, #4
 8006888:	2012      	movs	r0, #18
 800688a:	f006 ff13 	bl	800d6b4 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800688e:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <SX1276OnDio3Irq+0x58>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d0e2      	beq.n	800685c <SX1276OnDio3Irq+0xc>
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d0df      	beq.n	800685c <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( false );
 800689c:	2000      	movs	r0, #0
 800689e:	4798      	blx	r3
}
 80068a0:	e7dc      	b.n	800685c <SX1276OnDio3Irq+0xc>
 80068a2:	bf00      	nop
 80068a4:	20000c54 	.word	0x20000c54
 80068a8:	20000b20 	.word	0x20000b20

080068ac <SX1276OnDio2Irq>:
{
 80068ac:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 80068ae:	4b3a      	ldr	r3, [pc, #232]	; (8006998 <SX1276OnDio2Irq+0xec>)
 80068b0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d002      	beq.n	80068be <SX1276OnDio2Irq+0x12>
 80068b8:	2b02      	cmp	r3, #2
 80068ba:	d051      	beq.n	8006960 <SX1276OnDio2Irq+0xb4>
}
 80068bc:	bd38      	pop	{r3, r4, r5, pc}
            switch( SX1276.Settings.Modem )
 80068be:	4b36      	ldr	r3, [pc, #216]	; (8006998 <SX1276OnDio2Irq+0xec>)
 80068c0:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80068c4:	b1c3      	cbz	r3, 80068f8 <SX1276OnDio2Irq+0x4c>
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d1f8      	bne.n	80068bc <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80068ca:	4b33      	ldr	r3, [pc, #204]	; (8006998 <SX1276OnDio2Irq+0xec>)
 80068cc:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d0f3      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 80068d4:	2102      	movs	r1, #2
 80068d6:	2012      	movs	r0, #18
 80068d8:	f006 feec 	bl	800d6b4 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 80068dc:	4b2f      	ldr	r3, [pc, #188]	; (800699c <SX1276OnDio2Irq+0xf0>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0eb      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
 80068e4:	695c      	ldr	r4, [r3, #20]
 80068e6:	2c00      	cmp	r4, #0
 80068e8:	d0e8      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 80068ea:	201c      	movs	r0, #28
 80068ec:	f006 feee 	bl	800d6cc <SX1276Read>
 80068f0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80068f4:	47a0      	blx	r4
 80068f6:	e7e1      	b.n	80068bc <SX1276OnDio2Irq+0x10>
                if( SX1276.DIO4.port == NULL )
 80068f8:	4b27      	ldr	r3, [pc, #156]	; (8006998 <SX1276OnDio2Irq+0xec>)
 80068fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068fc:	b35b      	cbz	r3, 8006956 <SX1276OnDio2Irq+0xaa>
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 80068fe:	4b26      	ldr	r3, [pc, #152]	; (8006998 <SX1276OnDio2Irq+0xec>)
 8006900:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8006904:	2b00      	cmp	r3, #0
 8006906:	d0d9      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
 8006908:	4b23      	ldr	r3, [pc, #140]	; (8006998 <SX1276OnDio2Irq+0xec>)
 800690a:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1d4      	bne.n	80068bc <SX1276OnDio2Irq+0x10>
                    TimerStop( &RxTimeoutSyncWord );
 8006912:	4823      	ldr	r0, [pc, #140]	; (80069a0 <SX1276OnDio2Irq+0xf4>)
 8006914:	f7ff fedc 	bl	80066d0 <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8006918:	4c1f      	ldr	r4, [pc, #124]	; (8006998 <SX1276OnDio2Irq+0xec>)
 800691a:	2301      	movs	r3, #1
 800691c:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8006920:	2011      	movs	r0, #17
 8006922:	f006 fed3 	bl	800d6cc <SX1276Read>
 8006926:	0843      	lsrs	r3, r0, #1
 8006928:	425b      	negs	r3, r3
 800692a:	f884 310e 	strb.w	r3, [r4, #270]	; 0x10e
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 800692e:	201b      	movs	r0, #27
 8006930:	f006 fecc 	bl	800d6cc <SX1276Read>
 8006934:	0205      	lsls	r5, r0, #8
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8006936:	201c      	movs	r0, #28
 8006938:	f006 fec8 	bl	800d6cc <SX1276Read>
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 800693c:	4328      	orrs	r0, r5
 800693e:	f006 fe0c 	bl	800d55a <SX1276ConvertPllStepToFreqInHz>
 8006942:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8006946:	200c      	movs	r0, #12
 8006948:	f006 fec0 	bl	800d6cc <SX1276Read>
 800694c:	f3c0 1047 	ubfx	r0, r0, #5, #8
 8006950:	f884 0114 	strb.w	r0, [r4, #276]	; 0x114
 8006954:	e7b2      	b.n	80068bc <SX1276OnDio2Irq+0x10>
                    SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8006956:	4b10      	ldr	r3, [pc, #64]	; (8006998 <SX1276OnDio2Irq+0xec>)
 8006958:	2201      	movs	r2, #1
 800695a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 800695e:	e7ce      	b.n	80068fe <SX1276OnDio2Irq+0x52>
            switch( SX1276.Settings.Modem )
 8006960:	4b0d      	ldr	r3, [pc, #52]	; (8006998 <SX1276OnDio2Irq+0xec>)
 8006962:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006966:	2b01      	cmp	r3, #1
 8006968:	d1a8      	bne.n	80068bc <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 800696a:	4b0b      	ldr	r3, [pc, #44]	; (8006998 <SX1276OnDio2Irq+0xec>)
 800696c:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0a3      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8006974:	2102      	movs	r1, #2
 8006976:	2012      	movs	r0, #18
 8006978:	f006 fe9c 	bl	800d6b4 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 800697c:	4b07      	ldr	r3, [pc, #28]	; (800699c <SX1276OnDio2Irq+0xf0>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d09b      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
 8006984:	695c      	ldr	r4, [r3, #20]
 8006986:	2c00      	cmp	r4, #0
 8006988:	d098      	beq.n	80068bc <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 800698a:	201c      	movs	r0, #28
 800698c:	f006 fe9e 	bl	800d6cc <SX1276Read>
 8006990:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8006994:	47a0      	blx	r4
}
 8006996:	e791      	b.n	80068bc <SX1276OnDio2Irq+0x10>
 8006998:	20000c54 	.word	0x20000c54
 800699c:	20000b20 	.word	0x20000b20
 80069a0:	20000b24 	.word	0x20000b24

080069a4 <SX1276OnDio1Irq>:
{
 80069a4:	b508      	push	{r3, lr}
    switch( SX1276.Settings.State )
 80069a6:	4b4c      	ldr	r3, [pc, #304]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 80069a8:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d002      	beq.n	80069b6 <SX1276OnDio1Irq+0x12>
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d063      	beq.n	8006a7c <SX1276OnDio1Irq+0xd8>
}
 80069b4:	bd08      	pop	{r3, pc}
            switch( SX1276.Settings.Modem )
 80069b6:	4b48      	ldr	r3, [pc, #288]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 80069b8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80069bc:	b1cb      	cbz	r3, 80069f2 <SX1276OnDio1Irq+0x4e>
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d1f8      	bne.n	80069b4 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 0 )
 80069c2:	f7ff fdbd 	bl	8006540 <SX1276GetDio1PinState>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	d0f4      	beq.n	80069b4 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 80069ca:	4844      	ldr	r0, [pc, #272]	; (8006adc <SX1276OnDio1Irq+0x138>)
 80069cc:	f7ff fe80 	bl	80066d0 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80069d0:	2180      	movs	r1, #128	; 0x80
 80069d2:	2012      	movs	r0, #18
 80069d4:	f006 fe6e 	bl	800d6b4 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80069d8:	4b3f      	ldr	r3, [pc, #252]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80069e0:	4b3f      	ldr	r3, [pc, #252]	; (8006ae0 <SX1276OnDio1Irq+0x13c>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0e5      	beq.n	80069b4 <SX1276OnDio1Irq+0x10>
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d0e2      	beq.n	80069b4 <SX1276OnDio1Irq+0x10>
                    RadioEvents->RxTimeout( );
 80069ee:	4798      	blx	r3
 80069f0:	e7e0      	b.n	80069b4 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 0 )
 80069f2:	f7ff fda5 	bl	8006540 <SX1276GetDio1PinState>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d0dc      	beq.n	80069b4 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutSyncWord );
 80069fa:	483a      	ldr	r0, [pc, #232]	; (8006ae4 <SX1276OnDio1Irq+0x140>)
 80069fc:	f7ff fe68 	bl	80066d0 <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8006a00:	4b35      	ldr	r3, [pc, #212]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a02:	f8b3 3116 	ldrh.w	r3, [r3, #278]	; 0x116
 8006a06:	b95b      	cbnz	r3, 8006a20 <SX1276OnDio1Irq+0x7c>
 8006a08:	4b33      	ldr	r3, [pc, #204]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a0a:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8006a0e:	b93b      	cbnz	r3, 8006a20 <SX1276OnDio1Irq+0x7c>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8006a10:	4b31      	ldr	r3, [pc, #196]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a12:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8006a16:	b9f3      	cbnz	r3, 8006a56 <SX1276OnDio1Irq+0xb2>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8006a18:	2101      	movs	r1, #1
 8006a1a:	4833      	ldr	r0, [pc, #204]	; (8006ae8 <SX1276OnDio1Irq+0x144>)
 8006a1c:	f006 fe0a 	bl	800d634 <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8006a20:	4b2d      	ldr	r3, [pc, #180]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a22:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 8006a26:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 8006a2a:	1a88      	subs	r0, r1, r2
 8006a2c:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8006a30:	4298      	cmp	r0, r3
 8006a32:	db17      	blt.n	8006a64 <SX1276OnDio1Irq+0xc0>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8006a34:	b25b      	sxtb	r3, r3
 8006a36:	1e59      	subs	r1, r3, #1
 8006a38:	b2c9      	uxtb	r1, r1
 8006a3a:	482c      	ldr	r0, [pc, #176]	; (8006aec <SX1276OnDio1Irq+0x148>)
 8006a3c:	4410      	add	r0, r2
 8006a3e:	f006 fdf9 	bl	800d634 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 8006a42:	4a25      	ldr	r2, [pc, #148]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a44:	f892 311a 	ldrb.w	r3, [r2, #282]	; 0x11a
 8006a48:	f8b2 1118 	ldrh.w	r1, [r2, #280]	; 0x118
 8006a4c:	440b      	add	r3, r1
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	f8a2 3118 	strh.w	r3, [r2, #280]	; 0x118
 8006a54:	e7ae      	b.n	80069b4 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006a56:	2032      	movs	r0, #50	; 0x32
 8006a58:	f006 fe38 	bl	800d6cc <SX1276Read>
 8006a5c:	4b1e      	ldr	r3, [pc, #120]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a5e:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 8006a62:	e7dd      	b.n	8006a20 <SX1276OnDio1Irq+0x7c>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006a64:	1a89      	subs	r1, r1, r2
 8006a66:	b2c9      	uxtb	r1, r1
 8006a68:	4820      	ldr	r0, [pc, #128]	; (8006aec <SX1276OnDio1Irq+0x148>)
 8006a6a:	4410      	add	r0, r2
 8006a6c:	f006 fde2 	bl	800d634 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006a70:	4b19      	ldr	r3, [pc, #100]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a72:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 8006a76:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8006a7a:	e79b      	b.n	80069b4 <SX1276OnDio1Irq+0x10>
            switch( SX1276.Settings.Modem )
 8006a7c:	4b16      	ldr	r3, [pc, #88]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a7e:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d196      	bne.n	80069b4 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 1 )
 8006a86:	f7ff fd5b 	bl	8006540 <SX1276GetDio1PinState>
 8006a8a:	2801      	cmp	r0, #1
 8006a8c:	d092      	beq.n	80069b4 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8006a8e:	4b12      	ldr	r3, [pc, #72]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006a90:	f8b3 0116 	ldrh.w	r0, [r3, #278]	; 0x116
 8006a94:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 8006a98:	eba0 0c02 	sub.w	ip, r0, r2
 8006a9c:	f893 111b 	ldrb.w	r1, [r3, #283]	; 0x11b
 8006aa0:	458c      	cmp	ip, r1
 8006aa2:	dd0c      	ble.n	8006abe <SX1276OnDio1Irq+0x11a>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8006aa4:	4811      	ldr	r0, [pc, #68]	; (8006aec <SX1276OnDio1Irq+0x148>)
 8006aa6:	4410      	add	r0, r2
 8006aa8:	f006 fdcb 	bl	800d642 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8006aac:	4b0a      	ldr	r3, [pc, #40]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006aae:	f893 211b 	ldrb.w	r2, [r3, #283]	; 0x11b
 8006ab2:	f8b3 1118 	ldrh.w	r1, [r3, #280]	; 0x118
 8006ab6:	440a      	add	r2, r1
 8006ab8:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8006abc:	e77a      	b.n	80069b4 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006abe:	1a81      	subs	r1, r0, r2
 8006ac0:	b2c9      	uxtb	r1, r1
 8006ac2:	480a      	ldr	r0, [pc, #40]	; (8006aec <SX1276OnDio1Irq+0x148>)
 8006ac4:	4410      	add	r0, r2
 8006ac6:	f006 fdbc 	bl	800d642 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8006aca:	4b03      	ldr	r3, [pc, #12]	; (8006ad8 <SX1276OnDio1Irq+0x134>)
 8006acc:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 8006ad0:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
}
 8006ad4:	e76e      	b.n	80069b4 <SX1276OnDio1Irq+0x10>
 8006ad6:	bf00      	nop
 8006ad8:	20000c54 	.word	0x20000c54
 8006adc:	20000b3c 	.word	0x20000b3c
 8006ae0:	20000b20 	.word	0x20000b20
 8006ae4:	20000b24 	.word	0x20000b24
 8006ae8:	20000d6a 	.word	0x20000d6a
 8006aec:	20000b54 	.word	0x20000b54

08006af0 <SX1276OnDio0Irq>:
{
 8006af0:	b510      	push	{r4, lr}
 8006af2:	b082      	sub	sp, #8
    volatile uint8_t irqFlags = 0;
 8006af4:	2300      	movs	r3, #0
 8006af6:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 8006afa:	4bb0      	ldr	r3, [pc, #704]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006afc:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d004      	beq.n	8006b0e <SX1276OnDio0Irq+0x1e>
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	f000 813c 	beq.w	8006d82 <SX1276OnDio0Irq+0x292>
}
 8006b0a:	b002      	add	sp, #8
 8006b0c:	bd10      	pop	{r4, pc}
            switch( SX1276.Settings.Modem )
 8006b0e:	4bab      	ldr	r3, [pc, #684]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b10:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006b14:	b343      	cbz	r3, 8006b68 <SX1276OnDio0Irq+0x78>
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d1f7      	bne.n	8006b0a <SX1276OnDio0Irq+0x1a>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8006b1a:	2140      	movs	r1, #64	; 0x40
 8006b1c:	2012      	movs	r0, #18
 8006b1e:	f006 fdc9 	bl	800d6b4 <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8006b22:	2012      	movs	r0, #18
 8006b24:	f006 fdd2 	bl	800d6cc <SX1276Read>
 8006b28:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8006b2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006b30:	f013 0f20 	tst.w	r3, #32
 8006b34:	f000 80bd 	beq.w	8006cb2 <SX1276OnDio0Irq+0x1c2>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8006b38:	2120      	movs	r1, #32
 8006b3a:	2012      	movs	r0, #18
 8006b3c:	f006 fdba 	bl	800d6b4 <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 8006b40:	4b9e      	ldr	r3, [pc, #632]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b42:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 8006b46:	b91b      	cbnz	r3, 8006b50 <SX1276OnDio0Irq+0x60>
                            SX1276.Settings.State = RF_IDLE;
 8006b48:	4b9c      	ldr	r3, [pc, #624]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        TimerStop( &RxTimeoutTimer );
 8006b50:	489b      	ldr	r0, [pc, #620]	; (8006dc0 <SX1276OnDio0Irq+0x2d0>)
 8006b52:	f7ff fdbd 	bl	80066d0 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8006b56:	4b9b      	ldr	r3, [pc, #620]	; (8006dc4 <SX1276OnDio0Irq+0x2d4>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d0d5      	beq.n	8006b0a <SX1276OnDio0Irq+0x1a>
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d0d2      	beq.n	8006b0a <SX1276OnDio0Irq+0x1a>
                            RadioEvents->RxError( );
 8006b64:	4798      	blx	r3
 8006b66:	e7d0      	b.n	8006b0a <SX1276OnDio0Irq+0x1a>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8006b68:	4b94      	ldr	r3, [pc, #592]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b6a:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8006b6e:	bb0b      	cbnz	r3, 8006bb4 <SX1276OnDio0Irq+0xc4>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8006b70:	4b92      	ldr	r3, [pc, #584]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b72:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 8006b76:	2900      	cmp	r1, #0
 8006b78:	d15e      	bne.n	8006c38 <SX1276OnDio0Irq+0x148>
 8006b7a:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d15a      	bne.n	8006c38 <SX1276OnDio0Irq+0x148>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8006b82:	4b8e      	ldr	r3, [pc, #568]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b84:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d14e      	bne.n	8006c2a <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8006b8c:	2101      	movs	r1, #1
 8006b8e:	488e      	ldr	r0, [pc, #568]	; (8006dc8 <SX1276OnDio0Irq+0x2d8>)
 8006b90:	f006 fd50 	bl	800d634 <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006b94:	4c89      	ldr	r4, [pc, #548]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006b96:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 8006b9a:	f8b4 1116 	ldrh.w	r1, [r4, #278]	; 0x116
 8006b9e:	1ac9      	subs	r1, r1, r3
 8006ba0:	b2c9      	uxtb	r1, r1
 8006ba2:	488a      	ldr	r0, [pc, #552]	; (8006dcc <SX1276OnDio0Irq+0x2dc>)
 8006ba4:	4418      	add	r0, r3
 8006ba6:	f006 fd45 	bl	800d634 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006baa:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8006bae:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 8006bb2:	e04e      	b.n	8006c52 <SX1276OnDio0Irq+0x162>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8006bb4:	203f      	movs	r0, #63	; 0x3f
 8006bb6:	f006 fd89 	bl	800d6cc <SX1276Read>
 8006bba:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8006bbe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006bc2:	f013 0f02 	tst.w	r3, #2
 8006bc6:	d1d3      	bne.n	8006b70 <SX1276OnDio0Irq+0x80>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8006bc8:	210b      	movs	r1, #11
 8006bca:	203e      	movs	r0, #62	; 0x3e
 8006bcc:	f006 fd72 	bl	800d6b4 <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8006bd0:	2110      	movs	r1, #16
 8006bd2:	203f      	movs	r0, #63	; 0x3f
 8006bd4:	f006 fd6e 	bl	800d6b4 <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8006bd8:	4879      	ldr	r0, [pc, #484]	; (8006dc0 <SX1276OnDio0Irq+0x2d0>)
 8006bda:	f7ff fd79 	bl	80066d0 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8006bde:	4b77      	ldr	r3, [pc, #476]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006be0:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 8006be4:	b9bb      	cbnz	r3, 8006c16 <SX1276OnDio0Irq+0x126>
                            TimerStop( &RxTimeoutSyncWord );
 8006be6:	487a      	ldr	r0, [pc, #488]	; (8006dd0 <SX1276OnDio0Irq+0x2e0>)
 8006be8:	f7ff fd72 	bl	80066d0 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8006bec:	4b73      	ldr	r3, [pc, #460]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8006bf4:	4b73      	ldr	r3, [pc, #460]	; (8006dc4 <SX1276OnDio0Irq+0x2d4>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	b113      	cbz	r3, 8006c00 <SX1276OnDio0Irq+0x110>
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	b103      	cbz	r3, 8006c00 <SX1276OnDio0Irq+0x110>
                            RadioEvents->RxError( );
 8006bfe:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8006c00:	4b6e      	ldr	r3, [pc, #440]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8006c08:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8006c0c:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8006c10:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                        break;
 8006c14:	e779      	b.n	8006b0a <SX1276OnDio0Irq+0x1a>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8006c16:	200d      	movs	r0, #13
 8006c18:	f006 fd58 	bl	800d6cc <SX1276Read>
 8006c1c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8006c20:	b2c9      	uxtb	r1, r1
 8006c22:	200d      	movs	r0, #13
 8006c24:	f006 fd46 	bl	800d6b4 <SX1276Write>
 8006c28:	e7e4      	b.n	8006bf4 <SX1276OnDio0Irq+0x104>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006c2a:	2032      	movs	r0, #50	; 0x32
 8006c2c:	f006 fd4e 	bl	800d6cc <SX1276Read>
 8006c30:	4b62      	ldr	r3, [pc, #392]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c32:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 8006c36:	e7ad      	b.n	8006b94 <SX1276OnDio0Irq+0xa4>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006c38:	4c60      	ldr	r4, [pc, #384]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c3a:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 8006c3e:	1ac9      	subs	r1, r1, r3
 8006c40:	b2c9      	uxtb	r1, r1
 8006c42:	4862      	ldr	r0, [pc, #392]	; (8006dcc <SX1276OnDio0Irq+0x2dc>)
 8006c44:	4418      	add	r0, r3
 8006c46:	f006 fcf5 	bl	800d634 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006c4a:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8006c4e:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
                TimerStop( &RxTimeoutTimer );
 8006c52:	485b      	ldr	r0, [pc, #364]	; (8006dc0 <SX1276OnDio0Irq+0x2d0>)
 8006c54:	f7ff fd3c 	bl	80066d0 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8006c58:	4b58      	ldr	r3, [pc, #352]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c5a:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 8006c5e:	b9f3      	cbnz	r3, 8006c9e <SX1276OnDio0Irq+0x1ae>
                    SX1276.Settings.State = RF_IDLE;
 8006c60:	4b56      	ldr	r3, [pc, #344]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                    TimerStop( &RxTimeoutSyncWord );
 8006c68:	4859      	ldr	r0, [pc, #356]	; (8006dd0 <SX1276OnDio0Irq+0x2e0>)
 8006c6a:	f7ff fd31 	bl	80066d0 <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006c6e:	4b55      	ldr	r3, [pc, #340]	; (8006dc4 <SX1276OnDio0Irq+0x2d4>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	b14b      	cbz	r3, 8006c88 <SX1276OnDio0Irq+0x198>
 8006c74:	689c      	ldr	r4, [r3, #8]
 8006c76:	b13c      	cbz	r4, 8006c88 <SX1276OnDio0Irq+0x198>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8006c78:	4950      	ldr	r1, [pc, #320]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f991 210e 	ldrsb.w	r2, [r1, #270]	; 0x10e
 8006c80:	f8b1 1116 	ldrh.w	r1, [r1, #278]	; 0x116
 8006c84:	4851      	ldr	r0, [pc, #324]	; (8006dcc <SX1276OnDio0Irq+0x2dc>)
 8006c86:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8006c88:	4b4c      	ldr	r3, [pc, #304]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8006c90:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8006c94:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                SX1276.Settings.FskPacketHandler.Size = 0;
 8006c98:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                break;
 8006c9c:	e735      	b.n	8006b0a <SX1276OnDio0Irq+0x1a>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8006c9e:	200d      	movs	r0, #13
 8006ca0:	f006 fd14 	bl	800d6cc <SX1276Read>
 8006ca4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8006ca8:	b2c9      	uxtb	r1, r1
 8006caa:	200d      	movs	r0, #13
 8006cac:	f006 fd02 	bl	800d6b4 <SX1276Write>
 8006cb0:	e7dd      	b.n	8006c6e <SX1276OnDio0Irq+0x17e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8006cb2:	2019      	movs	r0, #25
 8006cb4:	f006 fd0a 	bl	800d6cc <SX1276Read>
 8006cb8:	b243      	sxtb	r3, r0
 8006cba:	3302      	adds	r3, #2
 8006cbc:	109b      	asrs	r3, r3, #2
 8006cbe:	4c3f      	ldr	r4, [pc, #252]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006cc0:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 8006cc4:	201a      	movs	r0, #26
 8006cc6:	f006 fd01 	bl	800d6cc <SX1276Read>
 8006cca:	b200      	sxth	r0, r0
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8006ccc:	f994 313c 	ldrsb.w	r3, [r4, #316]	; 0x13c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	db39      	blt.n	8006d48 <SX1276OnDio0Irq+0x258>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006cd4:	4b39      	ldr	r3, [pc, #228]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006cd6:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8006cda:	4b3e      	ldr	r3, [pc, #248]	; (8006dd4 <SX1276OnDio0Irq+0x2e4>)
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d949      	bls.n	8006d74 <SX1276OnDio0Irq+0x284>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8006ce0:	eb00 1020 	add.w	r0, r0, r0, asr #4
 8006ce4:	389d      	subs	r0, #157	; 0x9d
 8006ce6:	4b35      	ldr	r3, [pc, #212]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006ce8:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8006cec:	2013      	movs	r0, #19
 8006cee:	f006 fced 	bl	800d6cc <SX1276Read>
 8006cf2:	4c32      	ldr	r4, [pc, #200]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006cf4:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 8006cf8:	2010      	movs	r0, #16
 8006cfa:	f006 fce7 	bl	800d6cc <SX1276Read>
 8006cfe:	4601      	mov	r1, r0
 8006d00:	200d      	movs	r0, #13
 8006d02:	f006 fcd7 	bl	800d6b4 <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 8006d06:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 8006d0a:	4830      	ldr	r0, [pc, #192]	; (8006dcc <SX1276OnDio0Irq+0x2dc>)
 8006d0c:	f006 fc92 	bl	800d634 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8006d10:	f894 3132 	ldrb.w	r3, [r4, #306]	; 0x132
 8006d14:	b913      	cbnz	r3, 8006d1c <SX1276OnDio0Irq+0x22c>
                        SX1276.Settings.State = RF_IDLE;
 8006d16:	2200      	movs	r2, #0
 8006d18:	f884 20e0 	strb.w	r2, [r4, #224]	; 0xe0
                    TimerStop( &RxTimeoutTimer );
 8006d1c:	4828      	ldr	r0, [pc, #160]	; (8006dc0 <SX1276OnDio0Irq+0x2d0>)
 8006d1e:	f7ff fcd7 	bl	80066d0 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006d22:	4b28      	ldr	r3, [pc, #160]	; (8006dc4 <SX1276OnDio0Irq+0x2d4>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f43f aeef 	beq.w	8006b0a <SX1276OnDio0Irq+0x1a>
 8006d2c:	689c      	ldr	r4, [r3, #8]
 8006d2e:	2c00      	cmp	r4, #0
 8006d30:	f43f aeeb 	beq.w	8006b0a <SX1276OnDio0Irq+0x1a>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8006d34:	4921      	ldr	r1, [pc, #132]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006d36:	f991 313c 	ldrsb.w	r3, [r1, #316]	; 0x13c
 8006d3a:	f9b1 213e 	ldrsh.w	r2, [r1, #318]	; 0x13e
 8006d3e:	f891 1140 	ldrb.w	r1, [r1, #320]	; 0x140
 8006d42:	4822      	ldr	r0, [pc, #136]	; (8006dcc <SX1276OnDio0Irq+0x2dc>)
 8006d44:	47a0      	blx	r4
 8006d46:	e6e0      	b.n	8006b0a <SX1276OnDio0Irq+0x1a>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006d48:	f8d4 10e4 	ldr.w	r1, [r4, #228]	; 0xe4
 8006d4c:	4a21      	ldr	r2, [pc, #132]	; (8006dd4 <SX1276OnDio0Irq+0x2e4>)
 8006d4e:	4291      	cmp	r1, r2
 8006d50:	d907      	bls.n	8006d62 <SX1276OnDio0Irq+0x272>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006d52:	eb00 1020 	add.w	r0, r0, r0, asr #4
 8006d56:	fa03 f380 	sxtah	r3, r3, r0
 8006d5a:	3b9d      	subs	r3, #157	; 0x9d
 8006d5c:	f8a4 313e 	strh.w	r3, [r4, #318]	; 0x13e
 8006d60:	e7c4      	b.n	8006cec <SX1276OnDio0Irq+0x1fc>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8006d62:	eb00 1020 	add.w	r0, r0, r0, asr #4
 8006d66:	fa03 f380 	sxtah	r3, r3, r0
 8006d6a:	3ba4      	subs	r3, #164	; 0xa4
 8006d6c:	4a13      	ldr	r2, [pc, #76]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006d6e:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 8006d72:	e7bb      	b.n	8006cec <SX1276OnDio0Irq+0x1fc>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8006d74:	eb00 1020 	add.w	r0, r0, r0, asr #4
 8006d78:	38a4      	subs	r0, #164	; 0xa4
 8006d7a:	4b10      	ldr	r3, [pc, #64]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006d7c:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
 8006d80:	e7b4      	b.n	8006cec <SX1276OnDio0Irq+0x1fc>
            TimerStop( &TxTimeoutTimer );
 8006d82:	4815      	ldr	r0, [pc, #84]	; (8006dd8 <SX1276OnDio0Irq+0x2e8>)
 8006d84:	f7ff fca4 	bl	80066d0 <TimerStop>
            switch( SX1276.Settings.Modem )
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006d8a:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d00e      	beq.n	8006db0 <SX1276OnDio0Irq+0x2c0>
                SX1276.Settings.State = RF_IDLE;
 8006d92:	4b0a      	ldr	r3, [pc, #40]	; (8006dbc <SX1276OnDio0Irq+0x2cc>)
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8006d9a:	4b0a      	ldr	r3, [pc, #40]	; (8006dc4 <SX1276OnDio0Irq+0x2d4>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f43f aeb3 	beq.w	8006b0a <SX1276OnDio0Irq+0x1a>
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f43f aeaf 	beq.w	8006b0a <SX1276OnDio0Irq+0x1a>
                    RadioEvents->TxDone( );
 8006dac:	4798      	blx	r3
}
 8006dae:	e6ac      	b.n	8006b0a <SX1276OnDio0Irq+0x1a>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8006db0:	2108      	movs	r1, #8
 8006db2:	2012      	movs	r0, #18
 8006db4:	f006 fc7e 	bl	800d6b4 <SX1276Write>
 8006db8:	e7eb      	b.n	8006d92 <SX1276OnDio0Irq+0x2a2>
 8006dba:	bf00      	nop
 8006dbc:	20000c54 	.word	0x20000c54
 8006dc0:	20000b3c 	.word	0x20000b3c
 8006dc4:	20000b20 	.word	0x20000b20
 8006dc8:	20000d6a 	.word	0x20000d6a
 8006dcc:	20000b54 	.word	0x20000b54
 8006dd0:	20000b24 	.word	0x20000b24
 8006dd4:	1f4add40 	.word	0x1f4add40
 8006dd8:	20000d98 	.word	0x20000d98

08006ddc <RxChainCalibration>:
{
 8006ddc:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 8006dde:	2009      	movs	r0, #9
 8006de0:	f006 fc74 	bl	800d6cc <SX1276Read>
 8006de4:	4605      	mov	r5, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8006de6:	2006      	movs	r0, #6
 8006de8:	f006 fc70 	bl	800d6cc <SX1276Read>
 8006dec:	0404      	lsls	r4, r0, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8006dee:	2007      	movs	r0, #7
 8006df0:	f006 fc6c 	bl	800d6cc <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8006df4:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 8006df8:	2008      	movs	r0, #8
 8006dfa:	f006 fc67 	bl	800d6cc <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8006dfe:	4320      	orrs	r0, r4
 8006e00:	f006 fbab 	bl	800d55a <SX1276ConvertPllStepToFreqInHz>
 8006e04:	4604      	mov	r4, r0
    SX1276Write( REG_PACONFIG, 0x00 );
 8006e06:	2100      	movs	r1, #0
 8006e08:	2009      	movs	r0, #9
 8006e0a:	f006 fc53 	bl	800d6b4 <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8006e0e:	203b      	movs	r0, #59	; 0x3b
 8006e10:	f006 fc5c 	bl	800d6cc <SX1276Read>
 8006e14:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8006e18:	b2c9      	uxtb	r1, r1
 8006e1a:	203b      	movs	r0, #59	; 0x3b
 8006e1c:	f006 fc4a 	bl	800d6b4 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8006e20:	203b      	movs	r0, #59	; 0x3b
 8006e22:	f006 fc53 	bl	800d6cc <SX1276Read>
 8006e26:	f010 0f20 	tst.w	r0, #32
 8006e2a:	d1f9      	bne.n	8006e20 <RxChainCalibration+0x44>
    SX1276SetChannel( 868000000 );
 8006e2c:	480c      	ldr	r0, [pc, #48]	; (8006e60 <RxChainCalibration+0x84>)
 8006e2e:	f7ff fcf5 	bl	800681c <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8006e32:	203b      	movs	r0, #59	; 0x3b
 8006e34:	f006 fc4a 	bl	800d6cc <SX1276Read>
 8006e38:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8006e3c:	b2c9      	uxtb	r1, r1
 8006e3e:	203b      	movs	r0, #59	; 0x3b
 8006e40:	f006 fc38 	bl	800d6b4 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8006e44:	203b      	movs	r0, #59	; 0x3b
 8006e46:	f006 fc41 	bl	800d6cc <SX1276Read>
 8006e4a:	f010 0f20 	tst.w	r0, #32
 8006e4e:	d1f9      	bne.n	8006e44 <RxChainCalibration+0x68>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 8006e50:	4629      	mov	r1, r5
 8006e52:	2009      	movs	r0, #9
 8006e54:	f006 fc2e 	bl	800d6b4 <SX1276Write>
    SX1276SetChannel( initialFreq );
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f7ff fcdf 	bl	800681c <SX1276SetChannel>
}
 8006e5e:	bd38      	pop	{r3, r4, r5, pc}
 8006e60:	33bca100 	.word	0x33bca100

08006e64 <SX1276SetSleep>:
{
 8006e64:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8006e66:	480a      	ldr	r0, [pc, #40]	; (8006e90 <SX1276SetSleep+0x2c>)
 8006e68:	f7ff fc32 	bl	80066d0 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8006e6c:	4809      	ldr	r0, [pc, #36]	; (8006e94 <SX1276SetSleep+0x30>)
 8006e6e:	f7ff fc2f 	bl	80066d0 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8006e72:	4809      	ldr	r0, [pc, #36]	; (8006e98 <SX1276SetSleep+0x34>)
 8006e74:	f7ff fc2c 	bl	80066d0 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8006e78:	2000      	movs	r0, #0
 8006e7a:	f006 fc33 	bl	800d6e4 <SX1276SetOpMode>
    SX1276SetBoardTcxo( false );
 8006e7e:	2000      	movs	r0, #0
 8006e80:	f006 fb04 	bl	800d48c <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 8006e84:	4b05      	ldr	r3, [pc, #20]	; (8006e9c <SX1276SetSleep+0x38>)
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8006e8c:	bd08      	pop	{r3, pc}
 8006e8e:	bf00      	nop
 8006e90:	20000b3c 	.word	0x20000b3c
 8006e94:	20000d98 	.word	0x20000d98
 8006e98:	20000b24 	.word	0x20000b24
 8006e9c:	20000c54 	.word	0x20000c54

08006ea0 <SX1276SetStby>:
{
 8006ea0:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8006ea2:	4808      	ldr	r0, [pc, #32]	; (8006ec4 <SX1276SetStby+0x24>)
 8006ea4:	f7ff fc14 	bl	80066d0 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8006ea8:	4807      	ldr	r0, [pc, #28]	; (8006ec8 <SX1276SetStby+0x28>)
 8006eaa:	f7ff fc11 	bl	80066d0 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8006eae:	4807      	ldr	r0, [pc, #28]	; (8006ecc <SX1276SetStby+0x2c>)
 8006eb0:	f7ff fc0e 	bl	80066d0 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8006eb4:	2001      	movs	r0, #1
 8006eb6:	f006 fc15 	bl	800d6e4 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8006eba:	4b05      	ldr	r3, [pc, #20]	; (8006ed0 <SX1276SetStby+0x30>)
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8006ec2:	bd08      	pop	{r3, pc}
 8006ec4:	20000b3c 	.word	0x20000b3c
 8006ec8:	20000d98 	.word	0x20000d98
 8006ecc:	20000b24 	.word	0x20000b24
 8006ed0:	20000c54 	.word	0x20000c54

08006ed4 <SX1276SetTx>:
{
 8006ed4:	b510      	push	{r4, lr}
 8006ed6:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8006ed8:	4829      	ldr	r0, [pc, #164]	; (8006f80 <SX1276SetTx+0xac>)
 8006eda:	f7ff fbf9 	bl	80066d0 <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8006ede:	4621      	mov	r1, r4
 8006ee0:	4828      	ldr	r0, [pc, #160]	; (8006f84 <SX1276SetTx+0xb0>)
 8006ee2:	f006 fb0f 	bl	800d504 <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8006ee6:	4b28      	ldr	r3, [pc, #160]	; (8006f88 <SX1276SetTx+0xb4>)
 8006ee8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006eec:	b163      	cbz	r3, 8006f08 <SX1276SetTx+0x34>
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d023      	beq.n	8006f3a <SX1276SetTx+0x66>
    SX1276.Settings.State = RF_TX_RUNNING;
 8006ef2:	4b25      	ldr	r3, [pc, #148]	; (8006f88 <SX1276SetTx+0xb4>)
 8006ef4:	2202      	movs	r2, #2
 8006ef6:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8006efa:	4822      	ldr	r0, [pc, #136]	; (8006f84 <SX1276SetTx+0xb0>)
 8006efc:	f7ff fb6e 	bl	80065dc <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8006f00:	2003      	movs	r0, #3
 8006f02:	f006 fbef 	bl	800d6e4 <SX1276SetOpMode>
}
 8006f06:	bd10      	pop	{r4, pc}
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8006f08:	2040      	movs	r0, #64	; 0x40
 8006f0a:	f006 fbdf 	bl	800d6cc <SX1276Read>
 8006f0e:	f000 0103 	and.w	r1, r0, #3
 8006f12:	2040      	movs	r0, #64	; 0x40
 8006f14:	f006 fbce 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8006f18:	2041      	movs	r0, #65	; 0x41
 8006f1a:	f006 fbd7 	bl	800d6cc <SX1276Read>
 8006f1e:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 8006f22:	2041      	movs	r0, #65	; 0x41
 8006f24:	f006 fbc6 	bl	800d6b4 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8006f28:	2035      	movs	r0, #53	; 0x35
 8006f2a:	f006 fbcf 	bl	800d6cc <SX1276Read>
 8006f2e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8006f32:	4b15      	ldr	r3, [pc, #84]	; (8006f88 <SX1276SetTx+0xb4>)
 8006f34:	f883 011a 	strb.w	r0, [r3, #282]	; 0x11a
        break;
 8006f38:	e7db      	b.n	8006ef2 <SX1276SetTx+0x1e>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8006f3a:	4b13      	ldr	r3, [pc, #76]	; (8006f88 <SX1276SetTx+0xb4>)
 8006f3c:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8006f40:	b173      	cbz	r3, 8006f60 <SX1276SetTx+0x8c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8006f42:	21f5      	movs	r1, #245	; 0xf5
 8006f44:	2011      	movs	r0, #17
 8006f46:	f006 fbb5 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8006f4a:	2040      	movs	r0, #64	; 0x40
 8006f4c:	f006 fbbe 	bl	800d6cc <SX1276Read>
 8006f50:	f000 0133 	and.w	r1, r0, #51	; 0x33
 8006f54:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006f58:	2040      	movs	r0, #64	; 0x40
 8006f5a:	f006 fbab 	bl	800d6b4 <SX1276Write>
 8006f5e:	e7c8      	b.n	8006ef2 <SX1276SetTx+0x1e>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8006f60:	21f7      	movs	r1, #247	; 0xf7
 8006f62:	2011      	movs	r0, #17
 8006f64:	f006 fba6 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8006f68:	2040      	movs	r0, #64	; 0x40
 8006f6a:	f006 fbaf 	bl	800d6cc <SX1276Read>
 8006f6e:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8006f72:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006f76:	2040      	movs	r0, #64	; 0x40
 8006f78:	f006 fb9c 	bl	800d6b4 <SX1276Write>
 8006f7c:	e7b9      	b.n	8006ef2 <SX1276SetTx+0x1e>
 8006f7e:	bf00      	nop
 8006f80:	20000b3c 	.word	0x20000b3c
 8006f84:	20000d98 	.word	0x20000d98
 8006f88:	20000c54 	.word	0x20000c54

08006f8c <SX1276Send>:
{
 8006f8c:	b530      	push	{r4, r5, lr}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	4604      	mov	r4, r0
 8006f92:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8006f96:	4b44      	ldr	r3, [pc, #272]	; (80070a8 <SX1276Send+0x11c>)
 8006f98:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8006f9c:	b133      	cbz	r3, 8006fac <SX1276Send+0x20>
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d03a      	beq.n	8007018 <SX1276Send+0x8c>
 8006fa2:	2000      	movs	r0, #0
    SX1276SetTx( txTimeout );
 8006fa4:	f7ff ff96 	bl	8006ed4 <SX1276SetTx>
}
 8006fa8:	b003      	add	sp, #12
 8006faa:	bd30      	pop	{r4, r5, pc}
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8006fac:	4b3e      	ldr	r3, [pc, #248]	; (80070a8 <SX1276Send+0x11c>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = size;
 8006fb4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8006fb8:	f8a3 1116 	strh.w	r1, [r3, #278]	; 0x116
            if( SX1276.Settings.Fsk.FixLen == false )
 8006fbc:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8006fc0:	b9eb      	cbnz	r3, 8006ffe <SX1276Send+0x72>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	f10d 0007 	add.w	r0, sp, #7
 8006fc8:	f006 fb3b 	bl	800d642 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8006fcc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006fd0:	1e53      	subs	r3, r2, #1
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b3f      	cmp	r3, #63	; 0x3f
 8006fd6:	d816      	bhi.n	8007006 <SX1276Send+0x7a>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8006fd8:	4b33      	ldr	r3, [pc, #204]	; (80070a8 <SX1276Send+0x11c>)
 8006fda:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8006fde:	4d32      	ldr	r5, [pc, #200]	; (80070a8 <SX1276Send+0x11c>)
 8006fe0:	f895 111b 	ldrb.w	r1, [r5, #283]	; 0x11b
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	f006 fb2c 	bl	800d642 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8006fea:	f895 311b 	ldrb.w	r3, [r5, #283]	; 0x11b
 8006fee:	f8b5 2118 	ldrh.w	r2, [r5, #280]	; 0x118
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8006ff8:	f8d5 0104 	ldr.w	r0, [r5, #260]	; 0x104
        break;
 8006ffc:	e7d2      	b.n	8006fa4 <SX1276Send+0x18>
                SX1276Write( REG_PAYLOADLENGTH, size );
 8006ffe:	2032      	movs	r0, #50	; 0x32
 8007000:	f006 fb58 	bl	800d6b4 <SX1276Write>
 8007004:	e7e2      	b.n	8006fcc <SX1276Send+0x40>
                memcpy1( RxTxBuffer, buffer, size );
 8007006:	4621      	mov	r1, r4
 8007008:	4828      	ldr	r0, [pc, #160]	; (80070ac <SX1276Send+0x120>)
 800700a:	f006 fa51 	bl	800d4b0 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 800700e:	4b26      	ldr	r3, [pc, #152]	; (80070a8 <SX1276Send+0x11c>)
 8007010:	2220      	movs	r2, #32
 8007012:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8007016:	e7e2      	b.n	8006fde <SX1276Send+0x52>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8007018:	4b23      	ldr	r3, [pc, #140]	; (80070a8 <SX1276Send+0x11c>)
 800701a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800701e:	b353      	cbz	r3, 8007076 <SX1276Send+0xea>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8007020:	2033      	movs	r0, #51	; 0x33
 8007022:	f006 fb53 	bl	800d6cc <SX1276Read>
 8007026:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 800702a:	2033      	movs	r0, #51	; 0x33
 800702c:	f006 fb42 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8007030:	2119      	movs	r1, #25
 8007032:	203b      	movs	r0, #59	; 0x3b
 8007034:	f006 fb3e 	bl	800d6b4 <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8007038:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800703c:	4b1a      	ldr	r3, [pc, #104]	; (80070a8 <SX1276Send+0x11c>)
 800703e:	f883 1140 	strb.w	r1, [r3, #320]	; 0x140
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8007042:	2022      	movs	r0, #34	; 0x22
 8007044:	f006 fb36 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8007048:	2100      	movs	r1, #0
 800704a:	200e      	movs	r0, #14
 800704c:	f006 fb32 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8007050:	2100      	movs	r1, #0
 8007052:	200d      	movs	r0, #13
 8007054:	f006 fb2e 	bl	800d6b4 <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8007058:	2001      	movs	r0, #1
 800705a:	f006 fb37 	bl	800d6cc <SX1276Read>
 800705e:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 8007062:	d01a      	beq.n	800709a <SX1276Send+0x10e>
            SX1276WriteFifo( buffer, size );
 8007064:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8007068:	4620      	mov	r0, r4
 800706a:	f006 faea 	bl	800d642 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 800706e:	4b0e      	ldr	r3, [pc, #56]	; (80070a8 <SX1276Send+0x11c>)
 8007070:	f8d3 0134 	ldr.w	r0, [r3, #308]	; 0x134
        break;
 8007074:	e796      	b.n	8006fa4 <SX1276Send+0x18>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8007076:	2033      	movs	r0, #51	; 0x33
 8007078:	f006 fb28 	bl	800d6cc <SX1276Read>
 800707c:	b241      	sxtb	r1, r0
 800707e:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 8007082:	f041 0101 	orr.w	r1, r1, #1
 8007086:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 800708a:	2033      	movs	r0, #51	; 0x33
 800708c:	f006 fb12 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8007090:	211d      	movs	r1, #29
 8007092:	203b      	movs	r0, #59	; 0x3b
 8007094:	f006 fb0e 	bl	800d6b4 <SX1276Write>
 8007098:	e7ce      	b.n	8007038 <SX1276Send+0xac>
                SX1276SetStby( );
 800709a:	f7ff ff01 	bl	8006ea0 <SX1276SetStby>
                DelayMs( 1 );
 800709e:	2001      	movs	r0, #1
 80070a0:	f006 fa57 	bl	800d552 <DelayMs>
 80070a4:	e7de      	b.n	8007064 <SX1276Send+0xd8>
 80070a6:	bf00      	nop
 80070a8:	20000c54 	.word	0x20000c54
 80070ac:	20000b54 	.word	0x20000b54

080070b0 <SX1276SetRx>:
{
 80070b0:	b570      	push	{r4, r5, r6, lr}
 80070b2:	4604      	mov	r4, r0
    TimerStop( &TxTimeoutTimer );
 80070b4:	489d      	ldr	r0, [pc, #628]	; (800732c <SX1276SetRx+0x27c>)
 80070b6:	f7ff fb0b 	bl	80066d0 <TimerStop>
    switch( SX1276.Settings.Modem )
 80070ba:	4b9d      	ldr	r3, [pc, #628]	; (8007330 <SX1276SetRx+0x280>)
 80070bc:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80070c0:	b1e3      	cbz	r3, 80070fc <SX1276SetRx+0x4c>
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d045      	beq.n	8007152 <SX1276SetRx+0xa2>
 80070c6:	2600      	movs	r6, #0
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 80070c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80070cc:	2100      	movs	r1, #0
 80070ce:	4899      	ldr	r0, [pc, #612]	; (8007334 <SX1276SetRx+0x284>)
 80070d0:	f007 f8e3 	bl	800e29a <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 80070d4:	4b96      	ldr	r3, [pc, #600]	; (8007330 <SX1276SetRx+0x280>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    if( timeout != 0 )
 80070dc:	2c00      	cmp	r4, #0
 80070de:	f040 8107 	bne.w	80072f0 <SX1276SetRx+0x240>
    if( SX1276.Settings.Modem == MODEM_FSK )
 80070e2:	4b93      	ldr	r3, [pc, #588]	; (8007330 <SX1276SetRx+0x280>)
 80070e4:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 810a 	beq.w	8007302 <SX1276SetRx+0x252>
        if( rxContinuous == true )
 80070ee:	2e00      	cmp	r6, #0
 80070f0:	f000 8118 	beq.w	8007324 <SX1276SetRx+0x274>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 80070f4:	2005      	movs	r0, #5
 80070f6:	f006 faf5 	bl	800d6e4 <SX1276SetOpMode>
}
 80070fa:	bd70      	pop	{r4, r5, r6, pc}
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 80070fc:	4d8c      	ldr	r5, [pc, #560]	; (8007330 <SX1276SetRx+0x280>)
 80070fe:	f895 6102 	ldrb.w	r6, [r5, #258]	; 0x102
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8007102:	2040      	movs	r0, #64	; 0x40
 8007104:	f006 fae2 	bl	800d6cc <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8007108:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800710c:	f041 010c 	orr.w	r1, r1, #12
 8007110:	2040      	movs	r0, #64	; 0x40
 8007112:	f006 facf 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8007116:	2041      	movs	r0, #65	; 0x41
 8007118:	f006 fad8 	bl	800d6cc <SX1276Read>
 800711c:	f060 013e 	orn	r1, r0, #62	; 0x3e
 8007120:	b2c9      	uxtb	r1, r1
 8007122:	2041      	movs	r0, #65	; 0x41
 8007124:	f006 fac6 	bl	800d6b4 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8007128:	2035      	movs	r0, #53	; 0x35
 800712a:	f006 facf 	bl	800d6cc <SX1276Read>
 800712e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007132:	f885 011a 	strb.w	r0, [r5, #282]	; 0x11a
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8007136:	211e      	movs	r1, #30
 8007138:	200d      	movs	r0, #13
 800713a:	f006 fabb 	bl	800d6b4 <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800713e:	2300      	movs	r3, #0
 8007140:	f885 310c 	strb.w	r3, [r5, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8007144:	f885 310d 	strb.w	r3, [r5, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8007148:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 800714c:	f8a5 3116 	strh.w	r3, [r5, #278]	; 0x116
        break;
 8007150:	e7ba      	b.n	80070c8 <SX1276SetRx+0x18>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8007152:	4b77      	ldr	r3, [pc, #476]	; (8007330 <SX1276SetRx+0x280>)
 8007154:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8007158:	b353      	cbz	r3, 80071b0 <SX1276SetRx+0x100>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 800715a:	2033      	movs	r0, #51	; 0x33
 800715c:	f006 fab6 	bl	800d6cc <SX1276Read>
 8007160:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8007164:	b2c9      	uxtb	r1, r1
 8007166:	2033      	movs	r0, #51	; 0x33
 8007168:	f006 faa4 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800716c:	2119      	movs	r1, #25
 800716e:	203b      	movs	r0, #59	; 0x3b
 8007170:	f006 faa0 	bl	800d6b4 <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8007174:	4b6e      	ldr	r3, [pc, #440]	; (8007330 <SX1276SetRx+0x280>)
 8007176:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800717a:	2b08      	cmp	r3, #8
 800717c:	f200 8087 	bhi.w	800728e <SX1276SetRx+0x1de>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8007180:	2031      	movs	r0, #49	; 0x31
 8007182:	f006 faa3 	bl	800d6cc <SX1276Read>
 8007186:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 800718a:	2031      	movs	r0, #49	; 0x31
 800718c:	f006 fa92 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 8007190:	2100      	movs	r1, #0
 8007192:	2030      	movs	r0, #48	; 0x30
 8007194:	f006 fa8e 	bl	800d6b4 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8007198:	4b65      	ldr	r3, [pc, #404]	; (8007330 <SX1276SetRx+0x280>)
 800719a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800719e:	2b08      	cmp	r3, #8
 80071a0:	d87e      	bhi.n	80072a0 <SX1276SetRx+0x1f0>
 80071a2:	e8df f003 	tbb	[pc, r3]
 80071a6:	2417      	.short	0x2417
 80071a8:	584b3e31 	.word	0x584b3e31
 80071ac:	6a65      	.short	0x6a65
 80071ae:	6f          	.byte	0x6f
 80071af:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80071b0:	2033      	movs	r0, #51	; 0x33
 80071b2:	f006 fa8b 	bl	800d6cc <SX1276Read>
 80071b6:	b241      	sxtb	r1, r0
 80071b8:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 80071bc:	f041 0101 	orr.w	r1, r1, #1
 80071c0:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 80071c4:	2033      	movs	r0, #51	; 0x33
 80071c6:	f006 fa75 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80071ca:	211d      	movs	r1, #29
 80071cc:	203b      	movs	r0, #59	; 0x3b
 80071ce:	f006 fa71 	bl	800d6b4 <SX1276Write>
 80071d2:	e7cf      	b.n	8007174 <SX1276SetRx+0xc4>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 80071d4:	2148      	movs	r1, #72	; 0x48
 80071d6:	202f      	movs	r0, #47	; 0x2f
 80071d8:	f006 fa6c 	bl	800d6b4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80071dc:	4b54      	ldr	r3, [pc, #336]	; (8007330 <SX1276SetRx+0x280>)
 80071de:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80071e2:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 80071e6:	3002      	adds	r0, #2
 80071e8:	f7ff fb18 	bl	800681c <SX1276SetChannel>
                    break;
 80071ec:	e058      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80071ee:	2144      	movs	r1, #68	; 0x44
 80071f0:	202f      	movs	r0, #47	; 0x2f
 80071f2:	f006 fa5f 	bl	800d6b4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 80071f6:	4b4e      	ldr	r3, [pc, #312]	; (8007330 <SX1276SetRx+0x280>)
 80071f8:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 80071fc:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8007200:	3034      	adds	r0, #52	; 0x34
 8007202:	f7ff fb0b 	bl	800681c <SX1276SetChannel>
                    break;
 8007206:	e04b      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007208:	2144      	movs	r1, #68	; 0x44
 800720a:	202f      	movs	r0, #47	; 0x2f
 800720c:	f006 fa52 	bl	800d6b4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8007210:	4b47      	ldr	r3, [pc, #284]	; (8007330 <SX1276SetRx+0x280>)
 8007212:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007216:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 800721a:	3004      	adds	r0, #4
 800721c:	f7ff fafe 	bl	800681c <SX1276SetChannel>
                    break;
 8007220:	e03e      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007222:	2144      	movs	r1, #68	; 0x44
 8007224:	202f      	movs	r0, #47	; 0x2f
 8007226:	f006 fa45 	bl	800d6b4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 800722a:	4b41      	ldr	r3, [pc, #260]	; (8007330 <SX1276SetRx+0x280>)
 800722c:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007230:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8007234:	305e      	adds	r0, #94	; 0x5e
 8007236:	f7ff faf1 	bl	800681c <SX1276SetChannel>
                    break;
 800723a:	e031      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 800723c:	2144      	movs	r1, #68	; 0x44
 800723e:	202f      	movs	r0, #47	; 0x2f
 8007240:	f006 fa38 	bl	800d6b4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8007244:	4b3a      	ldr	r3, [pc, #232]	; (8007330 <SX1276SetRx+0x280>)
 8007246:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 800724a:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 800724e:	3012      	adds	r0, #18
 8007250:	f7ff fae4 	bl	800681c <SX1276SetChannel>
                    break;
 8007254:	e024      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007256:	2144      	movs	r1, #68	; 0x44
 8007258:	202f      	movs	r0, #47	; 0x2f
 800725a:	f006 fa2b 	bl	800d6b4 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 800725e:	4b34      	ldr	r3, [pc, #208]	; (8007330 <SX1276SetRx+0x280>)
 8007260:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007264:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8007268:	30c6      	adds	r0, #198	; 0xc6
 800726a:	f7ff fad7 	bl	800681c <SX1276SetChannel>
                    break;
 800726e:	e017      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8007270:	2140      	movs	r1, #64	; 0x40
 8007272:	202f      	movs	r0, #47	; 0x2f
 8007274:	f006 fa1e 	bl	800d6b4 <SX1276Write>
                    break;
 8007278:	e012      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 800727a:	2140      	movs	r1, #64	; 0x40
 800727c:	202f      	movs	r0, #47	; 0x2f
 800727e:	f006 fa19 	bl	800d6b4 <SX1276Write>
                    break;
 8007282:	e00d      	b.n	80072a0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8007284:	2140      	movs	r1, #64	; 0x40
 8007286:	202f      	movs	r0, #47	; 0x2f
 8007288:	f006 fa14 	bl	800d6b4 <SX1276Write>
                    break;
 800728c:	e008      	b.n	80072a0 <SX1276SetRx+0x1f0>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 800728e:	2031      	movs	r0, #49	; 0x31
 8007290:	f006 fa1c 	bl	800d6cc <SX1276Read>
 8007294:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8007298:	b2c9      	uxtb	r1, r1
 800729a:	2031      	movs	r0, #49	; 0x31
 800729c:	f006 fa0a 	bl	800d6b4 <SX1276Write>
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 80072a0:	4b23      	ldr	r3, [pc, #140]	; (8007330 <SX1276SetRx+0x280>)
 80072a2:	f893 6132 	ldrb.w	r6, [r3, #306]	; 0x132
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80072a6:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 80072aa:	b1a3      	cbz	r3, 80072d6 <SX1276SetRx+0x226>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80072ac:	211d      	movs	r1, #29
 80072ae:	2011      	movs	r0, #17
 80072b0:	f006 fa00 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 80072b4:	2040      	movs	r0, #64	; 0x40
 80072b6:	f006 fa09 	bl	800d6cc <SX1276Read>
 80072ba:	f000 0133 	and.w	r1, r0, #51	; 0x33
 80072be:	2040      	movs	r0, #64	; 0x40
 80072c0:	f006 f9f8 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 80072c4:	2100      	movs	r1, #0
 80072c6:	200f      	movs	r0, #15
 80072c8:	f006 f9f4 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80072cc:	2100      	movs	r1, #0
 80072ce:	200d      	movs	r0, #13
 80072d0:	f006 f9f0 	bl	800d6b4 <SX1276Write>
        break;
 80072d4:	e6f8      	b.n	80070c8 <SX1276SetRx+0x18>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80072d6:	211f      	movs	r1, #31
 80072d8:	2011      	movs	r0, #17
 80072da:	f006 f9eb 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80072de:	2040      	movs	r0, #64	; 0x40
 80072e0:	f006 f9f4 	bl	800d6cc <SX1276Read>
 80072e4:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 80072e8:	2040      	movs	r0, #64	; 0x40
 80072ea:	f006 f9e3 	bl	800d6b4 <SX1276Write>
 80072ee:	e7e9      	b.n	80072c4 <SX1276SetRx+0x214>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80072f0:	4d11      	ldr	r5, [pc, #68]	; (8007338 <SX1276SetRx+0x288>)
 80072f2:	4621      	mov	r1, r4
 80072f4:	4628      	mov	r0, r5
 80072f6:	f006 f905 	bl	800d504 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80072fa:	4628      	mov	r0, r5
 80072fc:	f7ff f96e 	bl	80065dc <TimerStart>
 8007300:	e6ef      	b.n	80070e2 <SX1276SetRx+0x32>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8007302:	2005      	movs	r0, #5
 8007304:	f006 f9ee 	bl	800d6e4 <SX1276SetOpMode>
        if( rxContinuous == false )
 8007308:	2e00      	cmp	r6, #0
 800730a:	f47f aef6 	bne.w	80070fa <SX1276SetRx+0x4a>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 800730e:	4c0b      	ldr	r4, [pc, #44]	; (800733c <SX1276SetRx+0x28c>)
 8007310:	4b07      	ldr	r3, [pc, #28]	; (8007330 <SX1276SetRx+0x280>)
 8007312:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 8007316:	4620      	mov	r0, r4
 8007318:	f006 f8f4 	bl	800d504 <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 800731c:	4620      	mov	r0, r4
 800731e:	f7ff f95d 	bl	80065dc <TimerStart>
 8007322:	e6ea      	b.n	80070fa <SX1276SetRx+0x4a>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8007324:	2006      	movs	r0, #6
 8007326:	f006 f9dd 	bl	800d6e4 <SX1276SetOpMode>
}
 800732a:	e6e6      	b.n	80070fa <SX1276SetRx+0x4a>
 800732c:	20000d98 	.word	0x20000d98
 8007330:	20000c54 	.word	0x20000c54
 8007334:	20000b54 	.word	0x20000b54
 8007338:	20000b3c 	.word	0x20000b3c
 800733c:	20000b24 	.word	0x20000b24

08007340 <SX1276ReadRssi>:
{
 8007340:	b508      	push	{r3, lr}
    switch( modem )
 8007342:	b120      	cbz	r0, 800734e <SX1276ReadRssi+0xe>
 8007344:	2801      	cmp	r0, #1
 8007346:	d00a      	beq.n	800735e <SX1276ReadRssi+0x1e>
 8007348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800734c:	bd08      	pop	{r3, pc}
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 800734e:	2011      	movs	r0, #17
 8007350:	f006 f9bc 	bl	800d6cc <SX1276Read>
 8007354:	f3c0 0047 	ubfx	r0, r0, #1, #8
 8007358:	4240      	negs	r0, r0
 800735a:	b200      	sxth	r0, r0
        break;
 800735c:	e7f6      	b.n	800734c <SX1276ReadRssi+0xc>
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 800735e:	4b0a      	ldr	r3, [pc, #40]	; (8007388 <SX1276ReadRssi+0x48>)
 8007360:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8007364:	4b09      	ldr	r3, [pc, #36]	; (800738c <SX1276ReadRssi+0x4c>)
 8007366:	429a      	cmp	r2, r3
 8007368:	d906      	bls.n	8007378 <SX1276ReadRssi+0x38>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 800736a:	201b      	movs	r0, #27
 800736c:	f006 f9ae 	bl	800d6cc <SX1276Read>
 8007370:	b200      	sxth	r0, r0
 8007372:	389d      	subs	r0, #157	; 0x9d
 8007374:	b200      	sxth	r0, r0
 8007376:	e7e9      	b.n	800734c <SX1276ReadRssi+0xc>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8007378:	201b      	movs	r0, #27
 800737a:	f006 f9a7 	bl	800d6cc <SX1276Read>
 800737e:	b200      	sxth	r0, r0
 8007380:	38a4      	subs	r0, #164	; 0xa4
 8007382:	b200      	sxth	r0, r0
 8007384:	e7e2      	b.n	800734c <SX1276ReadRssi+0xc>
 8007386:	bf00      	nop
 8007388:	20000c54 	.word	0x20000c54
 800738c:	1f4add40 	.word	0x1f4add40

08007390 <SX1276SetModem>:
{
 8007390:	b510      	push	{r4, lr}
 8007392:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8007394:	2001      	movs	r0, #1
 8007396:	f006 f999 	bl	800d6cc <SX1276Read>
 800739a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800739e:	d121      	bne.n	80073e4 <SX1276SetModem+0x54>
        SX1276.Settings.Modem = MODEM_FSK;
 80073a0:	4b1d      	ldr	r3, [pc, #116]	; (8007418 <SX1276SetModem+0x88>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    if( SX1276.Settings.Modem == modem )
 80073a8:	4b1b      	ldr	r3, [pc, #108]	; (8007418 <SX1276SetModem+0x88>)
 80073aa:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80073ae:	42a3      	cmp	r3, r4
 80073b0:	d017      	beq.n	80073e2 <SX1276SetModem+0x52>
    SX1276.Settings.Modem = modem;
 80073b2:	4b19      	ldr	r3, [pc, #100]	; (8007418 <SX1276SetModem+0x88>)
 80073b4:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
    switch( SX1276.Settings.Modem )
 80073b8:	2c01      	cmp	r4, #1
 80073ba:	d018      	beq.n	80073ee <SX1276SetModem+0x5e>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80073bc:	2000      	movs	r0, #0
 80073be:	f006 f991 	bl	800d6e4 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80073c2:	2001      	movs	r0, #1
 80073c4:	f006 f982 	bl	800d6cc <SX1276Read>
 80073c8:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80073cc:	2001      	movs	r0, #1
 80073ce:	f006 f971 	bl	800d6b4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 80073d2:	2100      	movs	r1, #0
 80073d4:	2040      	movs	r0, #64	; 0x40
 80073d6:	f006 f96d 	bl	800d6b4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80073da:	2130      	movs	r1, #48	; 0x30
 80073dc:	2041      	movs	r0, #65	; 0x41
 80073de:	f006 f969 	bl	800d6b4 <SX1276Write>
}
 80073e2:	bd10      	pop	{r4, pc}
        SX1276.Settings.Modem = MODEM_LORA;
 80073e4:	4b0c      	ldr	r3, [pc, #48]	; (8007418 <SX1276SetModem+0x88>)
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80073ec:	e7dc      	b.n	80073a8 <SX1276SetModem+0x18>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80073ee:	2000      	movs	r0, #0
 80073f0:	f006 f978 	bl	800d6e4 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80073f4:	2001      	movs	r0, #1
 80073f6:	f006 f969 	bl	800d6cc <SX1276Read>
 80073fa:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80073fe:	b2c9      	uxtb	r1, r1
 8007400:	2001      	movs	r0, #1
 8007402:	f006 f957 	bl	800d6b4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8007406:	2100      	movs	r1, #0
 8007408:	2040      	movs	r0, #64	; 0x40
 800740a:	f006 f953 	bl	800d6b4 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 800740e:	2100      	movs	r1, #0
 8007410:	2041      	movs	r0, #65	; 0x41
 8007412:	f006 f94f 	bl	800d6b4 <SX1276Write>
        break;
 8007416:	e7e4      	b.n	80073e2 <SX1276SetModem+0x52>
 8007418:	20000c54 	.word	0x20000c54

0800741c <SX1276Init>:
{
 800741c:	b538      	push	{r3, r4, r5, lr}
    RadioEvents = events;
 800741e:	4b19      	ldr	r3, [pc, #100]	; (8007484 <SX1276Init+0x68>)
 8007420:	6018      	str	r0, [r3, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8007422:	4c19      	ldr	r4, [pc, #100]	; (8007488 <SX1276Init+0x6c>)
 8007424:	4621      	mov	r1, r4
 8007426:	4819      	ldr	r0, [pc, #100]	; (800748c <SX1276Init+0x70>)
 8007428:	f006 f863 	bl	800d4f2 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 800742c:	4621      	mov	r1, r4
 800742e:	4818      	ldr	r0, [pc, #96]	; (8007490 <SX1276Init+0x74>)
 8007430:	f006 f85f 	bl	800d4f2 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8007434:	4621      	mov	r1, r4
 8007436:	4817      	ldr	r0, [pc, #92]	; (8007494 <SX1276Init+0x78>)
 8007438:	f006 f85b 	bl	800d4f2 <TimerInit>
    SX1276Reset( );
 800743c:	f7fe fde2 	bl	8006004 <SX1276Reset>
    RxChainCalibration( );
 8007440:	f7ff fccc 	bl	8006ddc <RxChainCalibration>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8007444:	2000      	movs	r0, #0
 8007446:	f006 f94d 	bl	800d6e4 <SX1276SetOpMode>
    SX1276IoIrqInit( DioIrq );
 800744a:	4813      	ldr	r0, [pc, #76]	; (8007498 <SX1276Init+0x7c>)
 800744c:	f7fe fe0e 	bl	800606c <SX1276IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8007450:	2400      	movs	r4, #0
 8007452:	e00c      	b.n	800746e <SX1276Init+0x52>
        SX1276SetModem( RadioRegsInit[i].Modem );
 8007454:	4a11      	ldr	r2, [pc, #68]	; (800749c <SX1276Init+0x80>)
 8007456:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800745a:	18d5      	adds	r5, r2, r3
 800745c:	5cd0      	ldrb	r0, [r2, r3]
 800745e:	f7ff ff97 	bl	8007390 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8007462:	78a9      	ldrb	r1, [r5, #2]
 8007464:	7868      	ldrb	r0, [r5, #1]
 8007466:	f006 f925 	bl	800d6b4 <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800746a:	3401      	adds	r4, #1
 800746c:	b2e4      	uxtb	r4, r4
 800746e:	2c0f      	cmp	r4, #15
 8007470:	d9f0      	bls.n	8007454 <SX1276Init+0x38>
    SX1276SetModem( MODEM_FSK );
 8007472:	2000      	movs	r0, #0
 8007474:	f7ff ff8c 	bl	8007390 <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8007478:	4b09      	ldr	r3, [pc, #36]	; (80074a0 <SX1276Init+0x84>)
 800747a:	2200      	movs	r2, #0
 800747c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8007480:	bd38      	pop	{r3, r4, r5, pc}
 8007482:	bf00      	nop
 8007484:	20000b20 	.word	0x20000b20
 8007488:	08007a9d 	.word	0x08007a9d
 800748c:	20000d98 	.word	0x20000d98
 8007490:	20000b3c 	.word	0x20000b3c
 8007494:	20000b24 	.word	0x20000b24
 8007498:	200000a0 	.word	0x200000a0
 800749c:	0800ff58 	.word	0x0800ff58
 80074a0:	20000c54 	.word	0x20000c54

080074a4 <SX1276SetRxConfig>:
{
 80074a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a8:	b085      	sub	sp, #20
 80074aa:	4604      	mov	r4, r0
 80074ac:	9101      	str	r1, [sp, #4]
 80074ae:	4615      	mov	r5, r2
 80074b0:	9303      	str	r3, [sp, #12]
 80074b2:	f8bd 803c 	ldrh.w	r8, [sp, #60]	; 0x3c
 80074b6:	f8bd a040 	ldrh.w	sl, [sp, #64]	; 0x40
 80074ba:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 80074be:	f89d 9048 	ldrb.w	r9, [sp, #72]	; 0x48
 80074c2:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 80074c6:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 80074ca:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 80074ce:	9302      	str	r3, [sp, #8]
    SX1276SetModem( modem );
 80074d0:	f7ff ff5e 	bl	8007390 <SX1276SetModem>
    switch( modem )
 80074d4:	b124      	cbz	r4, 80074e0 <SX1276SetRxConfig+0x3c>
 80074d6:	2c01      	cmp	r4, #1
 80074d8:	d069      	beq.n	80075ae <SX1276SetRxConfig+0x10a>
}
 80074da:	b005      	add	sp, #20
 80074dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80074e0:	4ba0      	ldr	r3, [pc, #640]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 80074e2:	9c01      	ldr	r4, [sp, #4]
 80074e4:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 80074e8:	f8c3 50f8 	str.w	r5, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80074ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074ee:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
            SX1276.Settings.Fsk.FixLen = fixLen;
 80074f2:	f883 70fe 	strb.w	r7, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 80074f6:	f883 90ff 	strb.w	r9, [r3, #255]	; 0xff
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80074fa:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80074fe:	f883 b101 	strb.w	fp, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8007502:	9a02      	ldr	r2, [sp, #8]
 8007504:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8007508:	f8a3 80fc 	strh.w	r8, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 800750c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8007510:	fb02 fa0a 	mul.w	sl, r2, sl
 8007514:	fbba f2f5 	udiv	r2, sl, r5
 8007518:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 800751c:	4b92      	ldr	r3, [pc, #584]	; (8007768 <SX1276SetRxConfig+0x2c4>)
 800751e:	fbb3 f5f5 	udiv	r5, r3, r5
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8007522:	f3c5 2107 	ubfx	r1, r5, #8, #8
 8007526:	2002      	movs	r0, #2
 8007528:	f006 f8c4 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 800752c:	b2e9      	uxtb	r1, r5
 800752e:	2003      	movs	r0, #3
 8007530:	f006 f8c0 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8007534:	4620      	mov	r0, r4
 8007536:	f7ff f91f 	bl	8006778 <GetFskBandwidthRegValue>
 800753a:	4601      	mov	r1, r0
 800753c:	2012      	movs	r0, #18
 800753e:	f006 f8b9 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8007542:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007544:	f7ff f918 	bl	8006778 <GetFskBandwidthRegValue>
 8007548:	4601      	mov	r1, r0
 800754a:	2013      	movs	r0, #19
 800754c:	f006 f8b2 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007550:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8007554:	2025      	movs	r0, #37	; 0x25
 8007556:	f006 f8ad 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 800755a:	fa5f f188 	uxtb.w	r1, r8
 800755e:	2026      	movs	r0, #38	; 0x26
 8007560:	f006 f8a8 	bl	800d6b4 <SX1276Write>
            if( fixLen == 1 )
 8007564:	b1df      	cbz	r7, 800759e <SX1276SetRxConfig+0xfa>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8007566:	4649      	mov	r1, r9
 8007568:	2032      	movs	r0, #50	; 0x32
 800756a:	f006 f8a3 	bl	800d6b4 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 800756e:	2030      	movs	r0, #48	; 0x30
 8007570:	f006 f8ac 	bl	800d6cc <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8007574:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8007578:	b1b7      	cbz	r7, 80075a8 <SX1276SetRxConfig+0x104>
 800757a:	2300      	movs	r3, #0
 800757c:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 800757e:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8007582:	b2c9      	uxtb	r1, r1
 8007584:	2030      	movs	r0, #48	; 0x30
 8007586:	f006 f895 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800758a:	2031      	movs	r0, #49	; 0x31
 800758c:	f006 f89e 	bl	800d6cc <SX1276Read>
 8007590:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8007594:	b2c9      	uxtb	r1, r1
 8007596:	2031      	movs	r0, #49	; 0x31
 8007598:	f006 f88c 	bl	800d6b4 <SX1276Write>
        break;
 800759c:	e79d      	b.n	80074da <SX1276SetRxConfig+0x36>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 800759e:	21ff      	movs	r1, #255	; 0xff
 80075a0:	2032      	movs	r0, #50	; 0x32
 80075a2:	f006 f887 	bl	800d6b4 <SX1276Write>
 80075a6:	e7e2      	b.n	800756e <SX1276SetRxConfig+0xca>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80075a8:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80075ac:	e7e6      	b.n	800757c <SX1276SetRxConfig+0xd8>
            if( bandwidth > 2 )
 80075ae:	9b01      	ldr	r3, [sp, #4]
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d900      	bls.n	80075b6 <SX1276SetRxConfig+0x112>
                while( 1 );
 80075b4:	e7fe      	b.n	80075b4 <SX1276SetRxConfig+0x110>
            bandwidth += 7;
 80075b6:	9c01      	ldr	r4, [sp, #4]
 80075b8:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80075ba:	4b6a      	ldr	r3, [pc, #424]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 80075bc:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 80075c0:	f8c3 5124 	str.w	r5, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 80075c4:	9a03      	ldr	r2, [sp, #12]
 80075c6:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80075ca:	f8a3 812a 	strh.w	r8, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 80075ce:	f883 712c 	strb.w	r7, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 80075d2:	f883 912d 	strb.w	r9, [r3, #301]	; 0x12d
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80075d6:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80075da:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 80075de:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80075e2:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 80075e6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80075ea:	f883 b131 	strb.w	fp, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80075ee:	9a02      	ldr	r2, [sp, #8]
 80075f0:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
            if( datarate > 12 )
 80075f4:	2d0c      	cmp	r5, #12
 80075f6:	d803      	bhi.n	8007600 <SX1276SetRxConfig+0x15c>
            else if( datarate < 6 )
 80075f8:	2d05      	cmp	r5, #5
 80075fa:	d802      	bhi.n	8007602 <SX1276SetRxConfig+0x15e>
                datarate = 6;
 80075fc:	2506      	movs	r5, #6
 80075fe:	e000      	b.n	8007602 <SX1276SetRxConfig+0x15e>
                datarate = 12;
 8007600:	250c      	movs	r5, #12
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007602:	2c07      	cmp	r4, #7
 8007604:	d063      	beq.n	80076ce <SX1276SetRxConfig+0x22a>
 8007606:	2c08      	cmp	r4, #8
 8007608:	d06a      	beq.n	80076e0 <SX1276SetRxConfig+0x23c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 800760a:	4b56      	ldr	r3, [pc, #344]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 800760c:	2200      	movs	r2, #0
 800760e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8007612:	201d      	movs	r0, #29
 8007614:	f006 f85a 	bl	800d6cc <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8007618:	0123      	lsls	r3, r4, #4
 800761a:	b2da      	uxtb	r2, r3
 800761c:	9b03      	ldr	r3, [sp, #12]
 800761e:	005b      	lsls	r3, r3, #1
 8007620:	b2db      	uxtb	r3, r3
 8007622:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 8007624:	ea43 0107 	orr.w	r1, r3, r7
 8007628:	201d      	movs	r0, #29
 800762a:	f006 f843 	bl	800d6b4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 800762e:	201e      	movs	r0, #30
 8007630:	f006 f84c 	bl	800d6cc <SX1276Read>
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8007634:	f000 0308 	and.w	r3, r0, #8
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8007638:	012a      	lsls	r2, r5, #4
 800763a:	b2d2      	uxtb	r2, r2
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 800763c:	431a      	orrs	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 800763e:	00b3      	lsls	r3, r6, #2
 8007640:	b2db      	uxtb	r3, r3
 8007642:	4313      	orrs	r3, r2
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8007644:	f3ca 2101 	ubfx	r1, sl, #8, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8007648:	4319      	orrs	r1, r3
 800764a:	201e      	movs	r0, #30
 800764c:	f006 f832 	bl	800d6b4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8007650:	2026      	movs	r0, #38	; 0x26
 8007652:	f006 f83b 	bl	800d6cc <SX1276Read>
 8007656:	b241      	sxtb	r1, r0
 8007658:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 800765c:	4b41      	ldr	r3, [pc, #260]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 800765e:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8007662:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8007666:	b2c9      	uxtb	r1, r1
 8007668:	2026      	movs	r0, #38	; 0x26
 800766a:	f006 f823 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 800766e:	fa5f f18a 	uxtb.w	r1, sl
 8007672:	201f      	movs	r0, #31
 8007674:	f006 f81e 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007678:	ea4f 2118 	mov.w	r1, r8, lsr #8
 800767c:	2020      	movs	r0, #32
 800767e:	f006 f819 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8007682:	fa5f f188 	uxtb.w	r1, r8
 8007686:	2021      	movs	r0, #33	; 0x21
 8007688:	f006 f814 	bl	800d6b4 <SX1276Write>
            if( fixLen == 1 )
 800768c:	bb5f      	cbnz	r7, 80076e6 <SX1276SetRxConfig+0x242>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800768e:	4b35      	ldr	r3, [pc, #212]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 8007690:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8007694:	bb63      	cbnz	r3, 80076f0 <SX1276SetRxConfig+0x24c>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007696:	2c09      	cmp	r4, #9
 8007698:	d03a      	beq.n	8007710 <SX1276SetRxConfig+0x26c>
            else if( bandwidth == 9 )
 800769a:	2c09      	cmp	r4, #9
 800769c:	d047      	beq.n	800772e <SX1276SetRxConfig+0x28a>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 800769e:	2103      	movs	r1, #3
 80076a0:	2036      	movs	r0, #54	; 0x36
 80076a2:	f006 f807 	bl	800d6b4 <SX1276Write>
            if( datarate == 6 )
 80076a6:	2d06      	cmp	r5, #6
 80076a8:	d04a      	beq.n	8007740 <SX1276SetRxConfig+0x29c>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80076aa:	2031      	movs	r0, #49	; 0x31
 80076ac:	f006 f80e 	bl	800d6cc <SX1276Read>
 80076b0:	b241      	sxtb	r1, r0
 80076b2:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80076b6:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80076ba:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 80076be:	2031      	movs	r0, #49	; 0x31
 80076c0:	f005 fff8 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80076c4:	210a      	movs	r1, #10
 80076c6:	2037      	movs	r0, #55	; 0x37
 80076c8:	f005 fff4 	bl	800d6b4 <SX1276Write>
}
 80076cc:	e705      	b.n	80074da <SX1276SetRxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80076ce:	f1a5 030b 	sub.w	r3, r5, #11
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d897      	bhi.n	8007606 <SX1276SetRxConfig+0x162>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80076d6:	4b23      	ldr	r3, [pc, #140]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 80076de:	e798      	b.n	8007612 <SX1276SetRxConfig+0x16e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80076e0:	2d0c      	cmp	r5, #12
 80076e2:	d192      	bne.n	800760a <SX1276SetRxConfig+0x166>
 80076e4:	e7f7      	b.n	80076d6 <SX1276SetRxConfig+0x232>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 80076e6:	4649      	mov	r1, r9
 80076e8:	2022      	movs	r0, #34	; 0x22
 80076ea:	f005 ffe3 	bl	800d6b4 <SX1276Write>
 80076ee:	e7ce      	b.n	800768e <SX1276SetRxConfig+0x1ea>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80076f0:	2044      	movs	r0, #68	; 0x44
 80076f2:	f005 ffeb 	bl	800d6cc <SX1276Read>
 80076f6:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80076fa:	b2c9      	uxtb	r1, r1
 80076fc:	2044      	movs	r0, #68	; 0x44
 80076fe:	f005 ffd9 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8007702:	4b18      	ldr	r3, [pc, #96]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 8007704:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8007708:	2024      	movs	r0, #36	; 0x24
 800770a:	f005 ffd3 	bl	800d6b4 <SX1276Write>
 800770e:	e7c2      	b.n	8007696 <SX1276SetRxConfig+0x1f2>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007710:	4b14      	ldr	r3, [pc, #80]	; (8007764 <SX1276SetRxConfig+0x2c0>)
 8007712:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8007716:	4b15      	ldr	r3, [pc, #84]	; (800776c <SX1276SetRxConfig+0x2c8>)
 8007718:	429a      	cmp	r2, r3
 800771a:	d9be      	bls.n	800769a <SX1276SetRxConfig+0x1f6>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 800771c:	2102      	movs	r1, #2
 800771e:	2036      	movs	r0, #54	; 0x36
 8007720:	f005 ffc8 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8007724:	2164      	movs	r1, #100	; 0x64
 8007726:	203a      	movs	r0, #58	; 0x3a
 8007728:	f005 ffc4 	bl	800d6b4 <SX1276Write>
 800772c:	e7bb      	b.n	80076a6 <SX1276SetRxConfig+0x202>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 800772e:	2102      	movs	r1, #2
 8007730:	2036      	movs	r0, #54	; 0x36
 8007732:	f005 ffbf 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8007736:	217f      	movs	r1, #127	; 0x7f
 8007738:	203a      	movs	r0, #58	; 0x3a
 800773a:	f005 ffbb 	bl	800d6b4 <SX1276Write>
 800773e:	e7b2      	b.n	80076a6 <SX1276SetRxConfig+0x202>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007740:	2031      	movs	r0, #49	; 0x31
 8007742:	f005 ffc3 	bl	800d6cc <SX1276Read>
 8007746:	b241      	sxtb	r1, r0
 8007748:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 800774c:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8007750:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 8007754:	2031      	movs	r0, #49	; 0x31
 8007756:	f005 ffad 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800775a:	210c      	movs	r1, #12
 800775c:	2037      	movs	r0, #55	; 0x37
 800775e:	f005 ffa9 	bl	800d6b4 <SX1276Write>
 8007762:	e6ba      	b.n	80074da <SX1276SetRxConfig+0x36>
 8007764:	20000c54 	.word	0x20000c54
 8007768:	01e84800 	.word	0x01e84800
 800776c:	1f4add40 	.word	0x1f4add40

08007770 <SX1276SetTxConfig>:
{
 8007770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007774:	b083      	sub	sp, #12
 8007776:	4604      	mov	r4, r0
 8007778:	460d      	mov	r5, r1
 800777a:	9201      	str	r2, [sp, #4]
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	f89d 9034 	ldrb.w	r9, [sp, #52]	; 0x34
 8007782:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
 8007786:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 800778a:	f89d 6040 	ldrb.w	r6, [sp, #64]	; 0x40
 800778e:	f89d b044 	ldrb.w	fp, [sp, #68]	; 0x44
 8007792:	f89d a04c 	ldrb.w	sl, [sp, #76]	; 0x4c
    SX1276SetModem( modem );
 8007796:	f7ff fdfb 	bl	8007390 <SX1276SetModem>
    SX1276SetRfTxPower( power );
 800779a:	4628      	mov	r0, r5
 800779c:	f7fe fe48 	bl	8006430 <SX1276SetRfTxPower>
    switch( modem )
 80077a0:	b124      	cbz	r4, 80077ac <SX1276SetTxConfig+0x3c>
 80077a2:	2c01      	cmp	r4, #1
 80077a4:	d057      	beq.n	8007856 <SX1276SetTxConfig+0xe6>
}
 80077a6:	b003      	add	sp, #12
 80077a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 80077ac:	4b81      	ldr	r3, [pc, #516]	; (80079b4 <SX1276SetTxConfig+0x244>)
 80077ae:	f883 50e8 	strb.w	r5, [r3, #232]	; 0xe8
            SX1276.Settings.Fsk.Fdev = fdev;
 80077b2:	9801      	ldr	r0, [sp, #4]
 80077b4:	f8c3 00ec 	str.w	r0, [r3, #236]	; 0xec
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80077b8:	9a00      	ldr	r2, [sp, #0]
 80077ba:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 80077be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077c0:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80077c4:	f8a3 70fc 	strh.w	r7, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.FixLen = fixLen;
 80077c8:	f883 80fe 	strb.w	r8, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80077cc:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80077d0:	f883 a101 	strb.w	sl, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80077d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80077d6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
            uint32_t fdevInPllSteps = SX1276ConvertFreqInHzToPllStep( fdev );
 80077da:	f7fe ffb9 	bl	8006750 <SX1276ConvertFreqInHzToPllStep>
 80077de:	4604      	mov	r4, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 80077e0:	f3c0 2107 	ubfx	r1, r0, #8, #8
 80077e4:	2004      	movs	r0, #4
 80077e6:	f005 ff65 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 80077ea:	b2e1      	uxtb	r1, r4
 80077ec:	2005      	movs	r0, #5
 80077ee:	f005 ff61 	bl	800d6b4 <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 80077f2:	4c71      	ldr	r4, [pc, #452]	; (80079b8 <SX1276SetTxConfig+0x248>)
 80077f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077f6:	fbb4 f4f3 	udiv	r4, r4, r3
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 80077fa:	f3c4 2107 	ubfx	r1, r4, #8, #8
 80077fe:	2002      	movs	r0, #2
 8007800:	f005 ff58 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8007804:	b2e1      	uxtb	r1, r4
 8007806:	2003      	movs	r0, #3
 8007808:	f005 ff54 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 800780c:	0a39      	lsrs	r1, r7, #8
 800780e:	2025      	movs	r0, #37	; 0x25
 8007810:	f005 ff50 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8007814:	b2f9      	uxtb	r1, r7
 8007816:	2026      	movs	r0, #38	; 0x26
 8007818:	f005 ff4c 	bl	800d6b4 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 800781c:	2030      	movs	r0, #48	; 0x30
 800781e:	f005 ff55 	bl	800d6cc <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8007822:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8007826:	f1b8 0f00 	cmp.w	r8, #0
 800782a:	d011      	beq.n	8007850 <SX1276SetTxConfig+0xe0>
 800782c:	2300      	movs	r3, #0
 800782e:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8007830:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8007834:	b2c9      	uxtb	r1, r1
 8007836:	2030      	movs	r0, #48	; 0x30
 8007838:	f005 ff3c 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800783c:	2031      	movs	r0, #49	; 0x31
 800783e:	f005 ff45 	bl	800d6cc <SX1276Read>
 8007842:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8007846:	b2c9      	uxtb	r1, r1
 8007848:	2031      	movs	r0, #49	; 0x31
 800784a:	f005 ff33 	bl	800d6b4 <SX1276Write>
        break;
 800784e:	e7aa      	b.n	80077a6 <SX1276SetTxConfig+0x36>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8007850:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8007854:	e7eb      	b.n	800782e <SX1276SetTxConfig+0xbe>
            SX1276.Settings.LoRa.Power = power;
 8007856:	4b57      	ldr	r3, [pc, #348]	; (80079b4 <SX1276SetTxConfig+0x244>)
 8007858:	f883 511c 	strb.w	r5, [r3, #284]	; 0x11c
            if( bandwidth > 2 )
 800785c:	9b00      	ldr	r3, [sp, #0]
 800785e:	2b02      	cmp	r3, #2
 8007860:	d900      	bls.n	8007864 <SX1276SetTxConfig+0xf4>
                while( 1 );
 8007862:	e7fe      	b.n	8007862 <SX1276SetTxConfig+0xf2>
            bandwidth += 7;
 8007864:	9c00      	ldr	r4, [sp, #0]
 8007866:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8007868:	4b52      	ldr	r3, [pc, #328]	; (80079b4 <SX1276SetTxConfig+0x244>)
 800786a:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 800786e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007870:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 8007874:	f883 9129 	strb.w	r9, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8007878:	f8a3 712a 	strh.w	r7, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 800787c:	f883 812c 	strb.w	r8, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8007880:	f883 b12f 	strb.w	fp, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8007884:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8007888:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.CrcOn = crcOn;
 800788c:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8007890:	f883 a131 	strb.w	sl, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8007894:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007896:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
            if( datarate > 12 )
 800789a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800789c:	2b0c      	cmp	r3, #12
 800789e:	d804      	bhi.n	80078aa <SX1276SetTxConfig+0x13a>
            else if( datarate < 6 )
 80078a0:	2b05      	cmp	r3, #5
 80078a2:	d804      	bhi.n	80078ae <SX1276SetTxConfig+0x13e>
                datarate = 6;
 80078a4:	2306      	movs	r3, #6
 80078a6:	930c      	str	r3, [sp, #48]	; 0x30
 80078a8:	e001      	b.n	80078ae <SX1276SetTxConfig+0x13e>
                datarate = 12;
 80078aa:	230c      	movs	r3, #12
 80078ac:	930c      	str	r3, [sp, #48]	; 0x30
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80078ae:	2c07      	cmp	r4, #7
 80078b0:	d051      	beq.n	8007956 <SX1276SetTxConfig+0x1e6>
 80078b2:	2c08      	cmp	r4, #8
 80078b4:	d058      	beq.n	8007968 <SX1276SetTxConfig+0x1f8>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80078b6:	4b3f      	ldr	r3, [pc, #252]	; (80079b4 <SX1276SetTxConfig+0x244>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80078be:	f1bb 0f00 	cmp.w	fp, #0
 80078c2:	d155      	bne.n	8007970 <SX1276SetTxConfig+0x200>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80078c4:	201d      	movs	r0, #29
 80078c6:	f005 ff01 	bl	800d6cc <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80078ca:	0123      	lsls	r3, r4, #4
 80078cc:	b2da      	uxtb	r2, r3
 80078ce:	ea4f 0349 	mov.w	r3, r9, lsl #1
 80078d2:	b2db      	uxtb	r3, r3
 80078d4:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 80078d6:	ea43 0108 	orr.w	r1, r3, r8
 80078da:	201d      	movs	r0, #29
 80078dc:	f005 feea 	bl	800d6b4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 80078e0:	201e      	movs	r0, #30
 80078e2:	f005 fef3 	bl	800d6cc <SX1276Read>
                           RFLR_MODEMCONFIG2_SF_MASK &
 80078e6:	f000 010b 	and.w	r1, r0, #11
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 80078ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078ec:	011b      	lsls	r3, r3, #4
 80078ee:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 80078f0:	4319      	orrs	r1, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 80078f2:	00b3      	lsls	r3, r6, #2
 80078f4:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 80078f6:	4319      	orrs	r1, r3
 80078f8:	201e      	movs	r0, #30
 80078fa:	f005 fedb 	bl	800d6b4 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 80078fe:	2026      	movs	r0, #38	; 0x26
 8007900:	f005 fee4 	bl	800d6cc <SX1276Read>
 8007904:	b241      	sxtb	r1, r0
 8007906:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 800790a:	4b2a      	ldr	r3, [pc, #168]	; (80079b4 <SX1276SetTxConfig+0x244>)
 800790c:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8007910:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8007914:	b2c9      	uxtb	r1, r1
 8007916:	2026      	movs	r0, #38	; 0x26
 8007918:	f005 fecc 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 800791c:	0a39      	lsrs	r1, r7, #8
 800791e:	2020      	movs	r0, #32
 8007920:	f005 fec8 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8007924:	b2f9      	uxtb	r1, r7
 8007926:	2021      	movs	r0, #33	; 0x21
 8007928:	f005 fec4 	bl	800d6b4 <SX1276Write>
            if( datarate == 6 )
 800792c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800792e:	2b06      	cmp	r3, #6
 8007930:	d02e      	beq.n	8007990 <SX1276SetTxConfig+0x220>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007932:	2031      	movs	r0, #49	; 0x31
 8007934:	f005 feca 	bl	800d6cc <SX1276Read>
 8007938:	b241      	sxtb	r1, r0
 800793a:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 800793e:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8007942:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 8007946:	2031      	movs	r0, #49	; 0x31
 8007948:	f005 feb4 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800794c:	210a      	movs	r1, #10
 800794e:	2037      	movs	r0, #55	; 0x37
 8007950:	f005 feb0 	bl	800d6b4 <SX1276Write>
}
 8007954:	e727      	b.n	80077a6 <SX1276SetTxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007956:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007958:	3b0b      	subs	r3, #11
 800795a:	2b01      	cmp	r3, #1
 800795c:	d8a9      	bhi.n	80078b2 <SX1276SetTxConfig+0x142>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 800795e:	4b15      	ldr	r3, [pc, #84]	; (80079b4 <SX1276SetTxConfig+0x244>)
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8007966:	e7aa      	b.n	80078be <SX1276SetTxConfig+0x14e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8007968:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800796a:	2b0c      	cmp	r3, #12
 800796c:	d1a3      	bne.n	80078b6 <SX1276SetTxConfig+0x146>
 800796e:	e7f6      	b.n	800795e <SX1276SetTxConfig+0x1ee>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8007970:	2044      	movs	r0, #68	; 0x44
 8007972:	f005 feab 	bl	800d6cc <SX1276Read>
 8007976:	f060 017f 	orn	r1, r0, #127	; 0x7f
 800797a:	b2c9      	uxtb	r1, r1
 800797c:	2044      	movs	r0, #68	; 0x44
 800797e:	f005 fe99 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8007982:	4b0c      	ldr	r3, [pc, #48]	; (80079b4 <SX1276SetTxConfig+0x244>)
 8007984:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8007988:	2024      	movs	r0, #36	; 0x24
 800798a:	f005 fe93 	bl	800d6b4 <SX1276Write>
 800798e:	e799      	b.n	80078c4 <SX1276SetTxConfig+0x154>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007990:	2031      	movs	r0, #49	; 0x31
 8007992:	f005 fe9b 	bl	800d6cc <SX1276Read>
 8007996:	b241      	sxtb	r1, r0
 8007998:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 800799c:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80079a0:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 80079a4:	2031      	movs	r0, #49	; 0x31
 80079a6:	f005 fe85 	bl	800d6b4 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80079aa:	210c      	movs	r1, #12
 80079ac:	2037      	movs	r0, #55	; 0x37
 80079ae:	f005 fe81 	bl	800d6b4 <SX1276Write>
 80079b2:	e6f8      	b.n	80077a6 <SX1276SetTxConfig+0x36>
 80079b4:	20000c54 	.word	0x20000c54
 80079b8:	01e84800 	.word	0x01e84800

080079bc <SX1276SetTxContinuousWave>:
{
 80079bc:	b530      	push	{r4, r5, lr}
 80079be:	b08b      	sub	sp, #44	; 0x2c
 80079c0:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 80079c2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80079c6:	fb02 f404 	mul.w	r4, r2, r4
    SX1276SetChannel( freq );
 80079ca:	f7fe ff27 	bl	800681c <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80079ce:	9408      	str	r4, [sp, #32]
 80079d0:	2000      	movs	r0, #0
 80079d2:	9007      	str	r0, [sp, #28]
 80079d4:	9006      	str	r0, [sp, #24]
 80079d6:	9005      	str	r0, [sp, #20]
 80079d8:	9004      	str	r0, [sp, #16]
 80079da:	9003      	str	r0, [sp, #12]
 80079dc:	2305      	movs	r3, #5
 80079de:	9302      	str	r3, [sp, #8]
 80079e0:	9001      	str	r0, [sp, #4]
 80079e2:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	4603      	mov	r3, r0
 80079ea:	4602      	mov	r2, r0
 80079ec:	4629      	mov	r1, r5
 80079ee:	f7ff febf 	bl	8007770 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80079f2:	2031      	movs	r0, #49	; 0x31
 80079f4:	f005 fe6a 	bl	800d6cc <SX1276Read>
 80079f8:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 80079fc:	2031      	movs	r0, #49	; 0x31
 80079fe:	f005 fe59 	bl	800d6b4 <SX1276Write>
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8007a02:	21f0      	movs	r1, #240	; 0xf0
 8007a04:	2040      	movs	r0, #64	; 0x40
 8007a06:	f005 fe55 	bl	800d6b4 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8007a0a:	21a0      	movs	r1, #160	; 0xa0
 8007a0c:	2041      	movs	r0, #65	; 0x41
 8007a0e:	f005 fe51 	bl	800d6b4 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8007a12:	4d08      	ldr	r5, [pc, #32]	; (8007a34 <SX1276SetTxContinuousWave+0x78>)
 8007a14:	4621      	mov	r1, r4
 8007a16:	4628      	mov	r0, r5
 8007a18:	f005 fd74 	bl	800d504 <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8007a1c:	4b06      	ldr	r3, [pc, #24]	; (8007a38 <SX1276SetTxContinuousWave+0x7c>)
 8007a1e:	2202      	movs	r2, #2
 8007a20:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8007a24:	4628      	mov	r0, r5
 8007a26:	f7fe fdd9 	bl	80065dc <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8007a2a:	2003      	movs	r0, #3
 8007a2c:	f005 fe5a 	bl	800d6e4 <SX1276SetOpMode>
}
 8007a30:	b00b      	add	sp, #44	; 0x2c
 8007a32:	bd30      	pop	{r4, r5, pc}
 8007a34:	20000d98 	.word	0x20000d98
 8007a38:	20000c54 	.word	0x20000c54

08007a3c <SX1276SetMaxPayloadLength>:
{
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	4604      	mov	r4, r0
 8007a40:	460d      	mov	r5, r1
    SX1276SetModem( modem );
 8007a42:	f7ff fca5 	bl	8007390 <SX1276SetModem>
    switch( modem )
 8007a46:	b114      	cbz	r4, 8007a4e <SX1276SetMaxPayloadLength+0x12>
 8007a48:	2c01      	cmp	r4, #1
 8007a4a:	d00a      	beq.n	8007a62 <SX1276SetMaxPayloadLength+0x26>
}
 8007a4c:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 8007a4e:	4b07      	ldr	r3, [pc, #28]	; (8007a6c <SX1276SetMaxPayloadLength+0x30>)
 8007a50:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1f9      	bne.n	8007a4c <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8007a58:	4629      	mov	r1, r5
 8007a5a:	2032      	movs	r0, #50	; 0x32
 8007a5c:	f005 fe2a 	bl	800d6b4 <SX1276Write>
 8007a60:	e7f4      	b.n	8007a4c <SX1276SetMaxPayloadLength+0x10>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8007a62:	4629      	mov	r1, r5
 8007a64:	2023      	movs	r0, #35	; 0x23
 8007a66:	f005 fe25 	bl	800d6b4 <SX1276Write>
}
 8007a6a:	e7ef      	b.n	8007a4c <SX1276SetMaxPayloadLength+0x10>
 8007a6c:	20000c54 	.word	0x20000c54

08007a70 <SX1276SetPublicNetwork>:
{
 8007a70:	b510      	push	{r4, lr}
 8007a72:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8007a74:	2001      	movs	r0, #1
 8007a76:	f7ff fc8b 	bl	8007390 <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8007a7a:	4b07      	ldr	r3, [pc, #28]	; (8007a98 <SX1276SetPublicNetwork+0x28>)
 8007a7c:	f883 4138 	strb.w	r4, [r3, #312]	; 0x138
    if( enable == true )
 8007a80:	b124      	cbz	r4, 8007a8c <SX1276SetPublicNetwork+0x1c>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8007a82:	2134      	movs	r1, #52	; 0x34
 8007a84:	2039      	movs	r0, #57	; 0x39
 8007a86:	f005 fe15 	bl	800d6b4 <SX1276Write>
}
 8007a8a:	bd10      	pop	{r4, pc}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8007a8c:	2112      	movs	r1, #18
 8007a8e:	2039      	movs	r0, #57	; 0x39
 8007a90:	f005 fe10 	bl	800d6b4 <SX1276Write>
}
 8007a94:	e7f9      	b.n	8007a8a <SX1276SetPublicNetwork+0x1a>
 8007a96:	bf00      	nop
 8007a98:	20000c54 	.word	0x20000c54

08007a9c <SX1276OnTimeoutIrq>:
{
 8007a9c:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 8007a9e:	4b33      	ldr	r3, [pc, #204]	; (8007b6c <SX1276OnTimeoutIrq+0xd0>)
 8007aa0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d002      	beq.n	8007aae <SX1276OnTimeoutIrq+0x12>
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d033      	beq.n	8007b14 <SX1276OnTimeoutIrq+0x78>
}
 8007aac:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 8007aae:	4b2f      	ldr	r3, [pc, #188]	; (8007b6c <SX1276OnTimeoutIrq+0xd0>)
 8007ab0:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007ab4:	b143      	cbz	r3, 8007ac8 <SX1276OnTimeoutIrq+0x2c>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8007ab6:	4b2e      	ldr	r3, [pc, #184]	; (8007b70 <SX1276OnTimeoutIrq+0xd4>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d0f6      	beq.n	8007aac <SX1276OnTimeoutIrq+0x10>
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d0f3      	beq.n	8007aac <SX1276OnTimeoutIrq+0x10>
            RadioEvents->RxTimeout( );
 8007ac4:	4798      	blx	r3
 8007ac6:	e7f1      	b.n	8007aac <SX1276OnTimeoutIrq+0x10>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8007ac8:	4c28      	ldr	r4, [pc, #160]	; (8007b6c <SX1276OnTimeoutIrq+0xd0>)
 8007aca:	f884 310c 	strb.w	r3, [r4, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8007ace:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8007ad2:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 8007ad6:	f8a4 3116 	strh.w	r3, [r4, #278]	; 0x116
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8007ada:	210b      	movs	r1, #11
 8007adc:	203e      	movs	r0, #62	; 0x3e
 8007ade:	f005 fde9 	bl	800d6b4 <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8007ae2:	2110      	movs	r1, #16
 8007ae4:	203f      	movs	r0, #63	; 0x3f
 8007ae6:	f005 fde5 	bl	800d6b4 <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 8007aea:	f894 3102 	ldrb.w	r3, [r4, #258]	; 0x102
 8007aee:	b14b      	cbz	r3, 8007b04 <SX1276OnTimeoutIrq+0x68>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8007af0:	200d      	movs	r0, #13
 8007af2:	f005 fdeb 	bl	800d6cc <SX1276Read>
 8007af6:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8007afa:	b2c9      	uxtb	r1, r1
 8007afc:	200d      	movs	r0, #13
 8007afe:	f005 fdd9 	bl	800d6b4 <SX1276Write>
 8007b02:	e7d8      	b.n	8007ab6 <SX1276OnTimeoutIrq+0x1a>
                SX1276.Settings.State = RF_IDLE;
 8007b04:	4b19      	ldr	r3, [pc, #100]	; (8007b6c <SX1276OnTimeoutIrq+0xd0>)
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                TimerStop( &RxTimeoutSyncWord );
 8007b0c:	4819      	ldr	r0, [pc, #100]	; (8007b74 <SX1276OnTimeoutIrq+0xd8>)
 8007b0e:	f7fe fddf 	bl	80066d0 <TimerStop>
 8007b12:	e7d0      	b.n	8007ab6 <SX1276OnTimeoutIrq+0x1a>
        SX1276Reset( );
 8007b14:	f7fe fa76 	bl	8006004 <SX1276Reset>
        RxChainCalibration( );
 8007b18:	f7ff f960 	bl	8006ddc <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	f005 fde1 	bl	800d6e4 <SX1276SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8007b22:	2400      	movs	r4, #0
 8007b24:	e00c      	b.n	8007b40 <SX1276OnTimeoutIrq+0xa4>
            SX1276SetModem( RadioRegsInit[i].Modem );
 8007b26:	4a14      	ldr	r2, [pc, #80]	; (8007b78 <SX1276OnTimeoutIrq+0xdc>)
 8007b28:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007b2c:	18d5      	adds	r5, r2, r3
 8007b2e:	5cd0      	ldrb	r0, [r2, r3]
 8007b30:	f7ff fc2e 	bl	8007390 <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8007b34:	78a9      	ldrb	r1, [r5, #2]
 8007b36:	7868      	ldrb	r0, [r5, #1]
 8007b38:	f005 fdbc 	bl	800d6b4 <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8007b3c:	3401      	adds	r4, #1
 8007b3e:	b2e4      	uxtb	r4, r4
 8007b40:	2c0f      	cmp	r4, #15
 8007b42:	d9f0      	bls.n	8007b26 <SX1276OnTimeoutIrq+0x8a>
        SX1276SetModem( MODEM_FSK );
 8007b44:	2000      	movs	r0, #0
 8007b46:	f7ff fc23 	bl	8007390 <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 8007b4a:	4c08      	ldr	r4, [pc, #32]	; (8007b6c <SX1276OnTimeoutIrq+0xd0>)
 8007b4c:	f894 0138 	ldrb.w	r0, [r4, #312]	; 0x138
 8007b50:	f7ff ff8e 	bl	8007a70 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8007b54:	2300      	movs	r3, #0
 8007b56:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8007b5a:	4b05      	ldr	r3, [pc, #20]	; (8007b70 <SX1276OnTimeoutIrq+0xd4>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d0a4      	beq.n	8007aac <SX1276OnTimeoutIrq+0x10>
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d0a1      	beq.n	8007aac <SX1276OnTimeoutIrq+0x10>
            RadioEvents->TxTimeout( );
 8007b68:	4798      	blx	r3
}
 8007b6a:	e79f      	b.n	8007aac <SX1276OnTimeoutIrq+0x10>
 8007b6c:	20000c54 	.word	0x20000c54
 8007b70:	20000b20 	.word	0x20000b20
 8007b74:	20000b24 	.word	0x20000b24
 8007b78:	0800ff58 	.word	0x0800ff58

08007b7c <uart_stm32_configure>:
}

#ifdef CONFIG_UART_USE_RUNTIME_CONFIGURE
static int uart_stm32_configure(const struct device *dev,
				const struct uart_config *cfg)
{
 8007b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b80:	b082      	sub	sp, #8
 8007b82:	460c      	mov	r4, r1
	struct uart_stm32_data *data = DEV_DATA(dev);
 8007b84:	6906      	ldr	r6, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007b86:	6843      	ldr	r3, [r0, #4]
 8007b88:	681d      	ldr	r5, [r3, #0]
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 8007b8a:	790a      	ldrb	r2, [r1, #4]
	switch (parity) {
 8007b8c:	2a01      	cmp	r2, #1
 8007b8e:	d015      	beq.n	8007bbc <uart_stm32_configure+0x40>
 8007b90:	2a02      	cmp	r2, #2
 8007b92:	d116      	bne.n	8007bc2 <uart_stm32_configure+0x46>
		return LL_USART_PARITY_EVEN;
 8007b94:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8007b98:	7963      	ldrb	r3, [r4, #5]
	switch (sb) {
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d017      	beq.n	8007bce <uart_stm32_configure+0x52>
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d018      	beq.n	8007bd4 <uart_stm32_configure+0x58>
 8007ba2:	b18b      	cbz	r3, 8007bc8 <uart_stm32_configure+0x4c>
		return LL_USART_STOPBITS_2;
 8007ba4:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 8007ba8:	79a1      	ldrb	r1, [r4, #6]
	switch (db) {
 8007baa:	2902      	cmp	r1, #2
 8007bac:	d015      	beq.n	8007bda <uart_stm32_configure+0x5e>
 8007bae:	2904      	cmp	r1, #4
 8007bb0:	d019      	beq.n	8007be6 <uart_stm32_configure+0x6a>
		if (p == UART_CFG_PARITY_NONE) {
 8007bb2:	2a00      	cmp	r2, #0
 8007bb4:	f040 8097 	bne.w	8007ce6 <uart_stm32_configure+0x16a>
			return LL_USART_DATAWIDTH_8B;
 8007bb8:	2700      	movs	r7, #0
 8007bba:	e016      	b.n	8007bea <uart_stm32_configure+0x6e>
	switch (parity) {
 8007bbc:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
 8007bc0:	e7ea      	b.n	8007b98 <uart_stm32_configure+0x1c>
		return LL_USART_PARITY_NONE;
 8007bc2:	f04f 0e00 	mov.w	lr, #0
 8007bc6:	e7e7      	b.n	8007b98 <uart_stm32_configure+0x1c>
	switch (sb) {
 8007bc8:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 8007bcc:	e7ec      	b.n	8007ba8 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1;
 8007bce:	f04f 0c00 	mov.w	ip, #0
 8007bd2:	e7e9      	b.n	8007ba8 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1_5;
 8007bd4:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 8007bd8:	e7e6      	b.n	8007ba8 <uart_stm32_configure+0x2c>
		if (p == UART_CFG_PARITY_NONE) {
 8007bda:	b10a      	cbz	r2, 8007be0 <uart_stm32_configure+0x64>
			return LL_USART_DATAWIDTH_8B;
 8007bdc:	2700      	movs	r7, #0
 8007bde:	e004      	b.n	8007bea <uart_stm32_configure+0x6e>
			return LL_USART_DATAWIDTH_7B;
 8007be0:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
 8007be4:	e001      	b.n	8007bea <uart_stm32_configure+0x6e>
	switch (db) {
 8007be6:	f44f 5780 	mov.w	r7, #4096	; 0x1000
							     cfg->parity);
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 8007bea:	f894 a007 	ldrb.w	sl, [r4, #7]
	if (fc == UART_CFG_FLOW_CTRL_RTS_CTS) {
 8007bee:	f1ba 0f01 	cmp.w	sl, #1
 8007bf2:	d07b      	beq.n	8007cec <uart_stm32_configure+0x170>
	return LL_USART_HWCONTROL_NONE;
 8007bf4:	f04f 0800 	mov.w	r8, #0

	/* Hardware doesn't support mark or space parity */
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8007bf8:	f1a2 0903 	sub.w	r9, r2, #3
 8007bfc:	fa5f f989 	uxtb.w	r9, r9
 8007c00:	f1b9 0f01 	cmp.w	r9, #1
 8007c04:	f240 80af 	bls.w	8007d66 <uart_stm32_configure+0x1ea>
	    (cfg->parity == UART_CFG_PARITY_SPACE)) {
		return -ENOTSUP;
	}

	/* Driver does not supports parity + 9 databits */
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 8007c08:	b112      	cbz	r2, 8007c10 <uart_stm32_configure+0x94>
 8007c0a:	2904      	cmp	r1, #4
 8007c0c:	f000 80ae 	beq.w	8007d6c <uart_stm32_configure+0x1f0>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    (cfg->stop_bits == UART_CFG_STOP_BITS_0_5)) {
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f000 80ae 	beq.w	8007d72 <uart_stm32_configure+0x1f6>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    (cfg->stop_bits == UART_CFG_STOP_BITS_1_5)) {
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits == UART_CFG_STOP_BITS_1_5) {
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	f000 80ae 	beq.w	8007d78 <uart_stm32_configure+0x1fc>
		return -ENOTSUP;
	}
#endif

	/* Driver doesn't support 5 or 6 databits and potentially 7 or 9 */
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 8007c1c:	2901      	cmp	r1, #1
 8007c1e:	f240 80ae 	bls.w	8007d7e <uart_stm32_configure+0x202>
	    (cfg->data_bits == UART_CFG_DATA_BITS_6)
#ifndef LL_USART_DATAWIDTH_7B
	    || (cfg->data_bits == UART_CFG_DATA_BITS_7)
#endif /* LL_USART_DATAWIDTH_7B */
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 8007c22:	2904      	cmp	r1, #4
 8007c24:	f000 80ae 	beq.w	8007d84 <uart_stm32_configure+0x208>
		return -ENOTSUP;
	}

	/* Driver supports only RTS CTS flow control */
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 8007c28:	f1ba 0f00 	cmp.w	sl, #0
 8007c2c:	d017      	beq.n	8007c5e <uart_stm32_configure+0xe2>
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 8007c2e:	4b5a      	ldr	r3, [pc, #360]	; (8007d98 <uart_stm32_configure+0x21c>)
 8007c30:	429d      	cmp	r5, r3
 8007c32:	d010      	beq.n	8007c56 <uart_stm32_configure+0xda>
 8007c34:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8007c38:	429d      	cmp	r5, r3
 8007c3a:	d00c      	beq.n	8007c56 <uart_stm32_configure+0xda>
 8007c3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c40:	429d      	cmp	r5, r3
 8007c42:	d008      	beq.n	8007c56 <uart_stm32_configure+0xda>
 8007c44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c48:	429d      	cmp	r5, r3
 8007c4a:	d004      	beq.n	8007c56 <uart_stm32_configure+0xda>
 8007c4c:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 8007c50:	429d      	cmp	r5, r3
 8007c52:	f040 809a 	bne.w	8007d8a <uart_stm32_configure+0x20e>
 8007c56:	f1ba 0f01 	cmp.w	sl, #1
 8007c5a:	f040 8099 	bne.w	8007d90 <uart_stm32_configure+0x214>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8007c5e:	682b      	ldr	r3, [r5, #0]
 8007c60:	f023 0301 	bic.w	r3, r3, #1
 8007c64:	602b      	str	r3, [r5, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007c66:	6843      	ldr	r3, [r0, #4]
 8007c68:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_PARITY_EVEN
  *         @arg @ref LL_USART_PARITY_ODD
  */
__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
		}
	}

	LL_USART_Disable(UartInstance);

	if (parity != uart_stm32_get_parity(dev)) {
 8007c70:	459e      	cmp	lr, r3
 8007c72:	d005      	beq.n	8007c80 <uart_stm32_configure+0x104>
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 8007c74:	6813      	ldr	r3, [r2, #0]
 8007c76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007c7a:	ea4e 0303 	orr.w	r3, lr, r3
 8007c7e:	6013      	str	r3, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007c80:	6843      	ldr	r3, [r0, #4]
 8007c82:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  */
__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8007c84:	6853      	ldr	r3, [r2, #4]
 8007c86:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
		uart_stm32_set_parity(dev, parity);
	}

	if (stopbits != uart_stm32_get_stopbits(dev)) {
 8007c8a:	459c      	cmp	ip, r3
 8007c8c:	d005      	beq.n	8007c9a <uart_stm32_configure+0x11e>
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007c8e:	6853      	ldr	r3, [r2, #4]
 8007c90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007c94:	ea4c 0303 	orr.w	r3, ip, r3
 8007c98:	6053      	str	r3, [r2, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007c9a:	6843      	ldr	r3, [r0, #4]
 8007c9c:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8007c9e:	6813      	ldr	r3, [r2, #0]
 8007ca0:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
		uart_stm32_set_stopbits(dev, stopbits);
	}

	if (databits != uart_stm32_get_databits(dev)) {
 8007ca4:	429f      	cmp	r7, r3
 8007ca6:	d004      	beq.n	8007cb2 <uart_stm32_configure+0x136>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 8007ca8:	6813      	ldr	r3, [r2, #0]
 8007caa:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 8007cae:	431f      	orrs	r7, r3
 8007cb0:	6017      	str	r7, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007cb2:	6843      	ldr	r3, [r0, #4]
 8007cb4:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  */
__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8007cb6:	6893      	ldr	r3, [r2, #8]
 8007cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
		uart_stm32_set_databits(dev, databits);
	}

	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8007cbc:	4598      	cmp	r8, r3
 8007cbe:	d005      	beq.n	8007ccc <uart_stm32_configure+0x150>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007cc0:	6893      	ldr	r3, [r2, #8]
 8007cc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cc6:	ea48 0303 	orr.w	r3, r8, r3
 8007cca:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, flowctrl);
	}

	if (cfg->baudrate != data->baud_rate) {
 8007ccc:	f8d4 8000 	ldr.w	r8, [r4]
 8007cd0:	6833      	ldr	r3, [r6, #0]
 8007cd2:	4598      	cmp	r8, r3
 8007cd4:	d10d      	bne.n	8007cf2 <uart_stm32_configure+0x176>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8007cd6:	682b      	ldr	r3, [r5, #0]
 8007cd8:	f043 0301 	orr.w	r3, r3, #1
 8007cdc:	602b      	str	r3, [r5, #0]
		uart_stm32_set_baudrate(dev, cfg->baudrate);
		data->baud_rate = cfg->baudrate;
	}

	LL_USART_Enable(UartInstance);
	return 0;
 8007cde:	2000      	movs	r0, #0
};
 8007ce0:	b002      	add	sp, #8
 8007ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return LL_USART_DATAWIDTH_9B;
 8007ce6:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8007cea:	e77e      	b.n	8007bea <uart_stm32_configure+0x6e>
		return LL_USART_HWCONTROL_RTS_CTS;
 8007cec:	f44f 7840 	mov.w	r8, #768	; 0x300
 8007cf0:	e782      	b.n	8007bf8 <uart_stm32_configure+0x7c>
	struct uart_stm32_data *data = DEV_DATA(dev);
 8007cf2:	6903      	ldr	r3, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007cf4:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8007cf8:	f859 7b08 	ldr.w	r7, [r9], #8
	if (clock_control_get_rate(data->clock,
 8007cfc:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8007d00:	4650      	mov	r0, sl
 8007d02:	f005 fe94 	bl	800da2e <z_device_ready>
 8007d06:	b1b8      	cbz	r0, 8007d38 <uart_stm32_configure+0x1bc>
	const struct clock_control_driver_api *api =
 8007d08:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	b1b3      	cbz	r3, 8007d3e <uart_stm32_configure+0x1c2>
	return api->get_rate(dev, sys, rate);
 8007d10:	aa01      	add	r2, sp, #4
 8007d12:	4649      	mov	r1, r9
 8007d14:	4650      	mov	r0, sl
 8007d16:	4798      	blx	r3
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	db13      	blt.n	8007d44 <uart_stm32_configure+0x1c8>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007d22:	603b      	str	r3, [r7, #0]
  else
  {
#if defined(USART_PRESC_PRESCALER)
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8007d24:	9b01      	ldr	r3, [sp, #4]
 8007d26:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 8007d2a:	fbb3 f3f8 	udiv	r3, r3, r8
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	60fb      	str	r3, [r7, #12]
		data->baud_rate = cfg->baudrate;
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	6033      	str	r3, [r6, #0]
 8007d36:	e7ce      	b.n	8007cd6 <uart_stm32_configure+0x15a>
 8007d38:	f06f 0012 	mvn.w	r0, #18
 8007d3c:	e7ec      	b.n	8007d18 <uart_stm32_configure+0x19c>
		return -ENOSYS;
 8007d3e:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8007d42:	e7e9      	b.n	8007d18 <uart_stm32_configure+0x19c>
 8007d44:	4b15      	ldr	r3, [pc, #84]	; (8007d9c <uart_stm32_configure+0x220>)
 8007d46:	4a16      	ldr	r2, [pc, #88]	; (8007da0 <uart_stm32_configure+0x224>)
 8007d48:	1a9b      	subs	r3, r3, r2
 8007d4a:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Failed call clock_control_get_rate");
 8007d4c:	f04f 0100 	mov.w	r1, #0
 8007d50:	2201      	movs	r2, #1
 8007d52:	f362 0102 	bfi	r1, r2, #0, #3
 8007d56:	f36f 01c5 	bfc	r1, #3, #3
 8007d5a:	f363 118f 	bfi	r1, r3, #6, #10
 8007d5e:	4811      	ldr	r0, [pc, #68]	; (8007da4 <uart_stm32_configure+0x228>)
 8007d60:	f7fb fc2a 	bl	80035b8 <log_0>
		return;
 8007d64:	e7e5      	b.n	8007d32 <uart_stm32_configure+0x1b6>
		return -ENOTSUP;
 8007d66:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d6a:	e7b9      	b.n	8007ce0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 8007d6c:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d70:	e7b6      	b.n	8007ce0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 8007d72:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d76:	e7b3      	b.n	8007ce0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 8007d78:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d7c:	e7b0      	b.n	8007ce0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 8007d7e:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d82:	e7ad      	b.n	8007ce0 <uart_stm32_configure+0x164>
 8007d84:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d88:	e7aa      	b.n	8007ce0 <uart_stm32_configure+0x164>
			return -ENOTSUP;
 8007d8a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d8e:	e7a7      	b.n	8007ce0 <uart_stm32_configure+0x164>
 8007d90:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007d94:	e7a4      	b.n	8007ce0 <uart_stm32_configure+0x164>
 8007d96:	bf00      	nop
 8007d98:	40013800 	.word	0x40013800
 8007d9c:	0800ee30 	.word	0x0800ee30
 8007da0:	0800edd8 	.word	0x0800edd8
 8007da4:	0800fb08 	.word	0x0800fb08

08007da8 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 8007da8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007dac:	b083      	sub	sp, #12
 8007dae:	4605      	mov	r5, r0
	const struct uart_stm32_config *config = DEV_CFG(dev);
 8007db0:	6846      	ldr	r6, [r0, #4]
	struct uart_stm32_data *data = DEV_DATA(dev);
 8007db2:	f8d0 8010 	ldr.w	r8, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007db6:	4637      	mov	r7, r6
 8007db8:	f857 4b08 	ldr.w	r4, [r7], #8
	data->clock = clk;
 8007dbc:	4854      	ldr	r0, [pc, #336]	; (8007f10 <uart_stm32_init+0x168>)
 8007dbe:	f8c8 0004 	str.w	r0, [r8, #4]
 8007dc2:	f005 fe34 	bl	800da2e <z_device_ready>
 8007dc6:	b310      	cbz	r0, 8007e0e <uart_stm32_init+0x66>
	const struct clock_control_driver_api *api =
 8007dc8:	4851      	ldr	r0, [pc, #324]	; (8007f10 <uart_stm32_init+0x168>)
 8007dca:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4639      	mov	r1, r7
 8007dd0:	4798      	blx	r3
 8007dd2:	4607      	mov	r7, r0
	uint32_t ll_datawidth;
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
 8007dd4:	2f00      	cmp	r7, #0
 8007dd6:	f040 8095 	bne.w	8007f04 <uart_stm32_init+0x15c>
	}

	/* Configure dt provided device signals when available */
	err = stm32_dt_pinctrl_configure(config->pinctrl_list,
					 config->pinctrl_list_size,
					 (uint32_t)UART_STRUCT(dev));
 8007dda:	686b      	ldr	r3, [r5, #4]
	err = stm32_dt_pinctrl_configure(config->pinctrl_list,
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	69f1      	ldr	r1, [r6, #28]
 8007de0:	69b0      	ldr	r0, [r6, #24]
 8007de2:	f004 fdc5 	bl	800c970 <stm32_dt_pinctrl_configure>
	if (err < 0) {
 8007de6:	2800      	cmp	r0, #0
 8007de8:	f2c0 808f 	blt.w	8007f0a <uart_stm32_init+0x162>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8007dec:	6823      	ldr	r3, [r4, #0]
 8007dee:	f023 0301 	bic.w	r3, r3, #1
 8007df2:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	f043 030c 	orr.w	r3, r3, #12
 8007dfa:	6023      	str	r3, [r4, #0]
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 8007dfc:	6971      	ldr	r1, [r6, #20]
 8007dfe:	2902      	cmp	r1, #2
 8007e00:	d01b      	beq.n	8007e3a <uart_stm32_init+0x92>
		/* 8 databit, 1 parity bit, parity even */
		ll_parity = LL_USART_PARITY_EVEN;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else if (config->parity == 1) {
 8007e02:	2901      	cmp	r1, #1
 8007e04:	d062      	beq.n	8007ecc <uart_stm32_init+0x124>
		/* 8 databit, 1 parity bit, parity odd */
		ll_parity = LL_USART_PARITY_ODD;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else {  /* Default to 8N0, but show warning if invalid value */
		if (config->parity != 0) {
 8007e06:	b929      	cbnz	r1, 8007e14 <uart_stm32_init+0x6c>
			LOG_WRN("Invalid parity setting '%d'."
				"Defaulting to 'none'.", config->parity);
		}
		/* 8 databit, parity none */
		ll_parity = LL_USART_PARITY_NONE;
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 8007e08:	2300      	movs	r3, #0
		ll_parity = LL_USART_PARITY_NONE;
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	e019      	b.n	8007e42 <uart_stm32_init+0x9a>
 8007e0e:	f06f 0712 	mvn.w	r7, #18
 8007e12:	e7df      	b.n	8007dd4 <uart_stm32_init+0x2c>
 8007e14:	4b3f      	ldr	r3, [pc, #252]	; (8007f14 <uart_stm32_init+0x16c>)
 8007e16:	4a40      	ldr	r2, [pc, #256]	; (8007f18 <uart_stm32_init+0x170>)
 8007e18:	1a9b      	subs	r3, r3, r2
 8007e1a:	08db      	lsrs	r3, r3, #3
			LOG_WRN("Invalid parity setting '%d'."
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	2002      	movs	r0, #2
 8007e22:	f360 0202 	bfi	r2, r0, #0, #3
 8007e26:	f36f 02c5 	bfc	r2, #3, #3
 8007e2a:	f363 128f 	bfi	r2, r3, #6, #10
 8007e2e:	483b      	ldr	r0, [pc, #236]	; (8007f1c <uart_stm32_init+0x174>)
 8007e30:	f7fb fbec 	bl	800360c <log_1>
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 8007e34:	2300      	movs	r3, #0
		ll_parity = LL_USART_PARITY_NONE;
 8007e36:	4619      	mov	r1, r3
 8007e38:	e003      	b.n	8007e42 <uart_stm32_init+0x9a>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8007e3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 8007e3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 8007e42:	6822      	ldr	r2, [r4, #0]
 8007e44:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007e48:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8007e4c:	430b      	orrs	r3, r1
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007e52:	6863      	ldr	r3, [r4, #4]
 8007e54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007e58:	6063      	str	r3, [r4, #4]
	LL_USART_ConfigCharacter(UartInstance,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 8007e5a:	7c33      	ldrb	r3, [r6, #16]
 8007e5c:	b12b      	cbz	r3, 8007e6a <uart_stm32_init+0xc2>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007e5e:	686b      	ldr	r3, [r5, #4]
 8007e60:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007e62:	6893      	ldr	r3, [r2, #8]
 8007e64:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007e68:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 8007e6a:	f8d8 8000 	ldr.w	r8, [r8]
	struct uart_stm32_data *data = DEV_DATA(dev);
 8007e6e:	692b      	ldr	r3, [r5, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8007e70:	686d      	ldr	r5, [r5, #4]
 8007e72:	f855 6b08 	ldr.w	r6, [r5], #8
	if (clock_control_get_rate(data->clock,
 8007e76:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8007e7a:	4648      	mov	r0, r9
 8007e7c:	f005 fdd7 	bl	800da2e <z_device_ready>
 8007e80:	b348      	cbz	r0, 8007ed6 <uart_stm32_init+0x12e>
	const struct clock_control_driver_api *api =
 8007e82:	f8d9 3008 	ldr.w	r3, [r9, #8]
	if (api->get_rate == NULL) {
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	b343      	cbz	r3, 8007edc <uart_stm32_init+0x134>
	return api->get_rate(dev, sys, rate);
 8007e8a:	aa01      	add	r2, sp, #4
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	4648      	mov	r0, r9
 8007e90:	4798      	blx	r3
 8007e92:	2800      	cmp	r0, #0
 8007e94:	db25      	blt.n	8007ee2 <uart_stm32_init+0x13a>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8007e96:	6833      	ldr	r3, [r6, #0]
 8007e98:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007e9c:	6033      	str	r3, [r6, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8007e9e:	9b01      	ldr	r3, [sp, #4]
 8007ea0:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 8007ea4:	fbb3 f3f8 	udiv	r3, r3, r8
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	60f3      	str	r3, [r6, #12]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8007eac:	6823      	ldr	r3, [r4, #0]
 8007eae:	f043 0301 	orr.w	r3, r3, #1
 8007eb2:	6023      	str	r3, [r4, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8007eb4:	69e3      	ldr	r3, [r4, #28]
 8007eb6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8007eba:	d0fb      	beq.n	8007eb4 <uart_stm32_init+0x10c>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8007ebc:	69e3      	ldr	r3, [r4, #28]
 8007ebe:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007ec2:	d0fb      	beq.n	8007ebc <uart_stm32_init+0x114>
#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
#endif
}
 8007ec4:	4638      	mov	r0, r7
 8007ec6:	b003      	add	sp, #12
 8007ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8007ecc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_ODD;
 8007ed0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007ed4:	e7b5      	b.n	8007e42 <uart_stm32_init+0x9a>
 8007ed6:	f06f 0012 	mvn.w	r0, #18
 8007eda:	e7da      	b.n	8007e92 <uart_stm32_init+0xea>
		return -ENOSYS;
 8007edc:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8007ee0:	e7d7      	b.n	8007e92 <uart_stm32_init+0xea>
 8007ee2:	4b0c      	ldr	r3, [pc, #48]	; (8007f14 <uart_stm32_init+0x16c>)
 8007ee4:	4a0c      	ldr	r2, [pc, #48]	; (8007f18 <uart_stm32_init+0x170>)
 8007ee6:	1a9b      	subs	r3, r3, r2
 8007ee8:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Failed call clock_control_get_rate");
 8007eea:	f04f 0100 	mov.w	r1, #0
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f362 0102 	bfi	r1, r2, #0, #3
 8007ef4:	f36f 01c5 	bfc	r1, #3, #3
 8007ef8:	f363 118f 	bfi	r1, r3, #6, #10
 8007efc:	4808      	ldr	r0, [pc, #32]	; (8007f20 <uart_stm32_init+0x178>)
 8007efe:	f7fb fb5b 	bl	80035b8 <log_0>
		return;
 8007f02:	e7d3      	b.n	8007eac <uart_stm32_init+0x104>
		return -EIO;
 8007f04:	f06f 0704 	mvn.w	r7, #4
 8007f08:	e7dc      	b.n	8007ec4 <uart_stm32_init+0x11c>
		return err;
 8007f0a:	4607      	mov	r7, r0
 8007f0c:	e7da      	b.n	8007ec4 <uart_stm32_init+0x11c>
 8007f0e:	bf00      	nop
 8007f10:	0800e9d8 	.word	0x0800e9d8
 8007f14:	0800ee30 	.word	0x0800ee30
 8007f18:	0800edd8 	.word	0x0800edd8
 8007f1c:	0800ff88 	.word	0x0800ff88
 8007f20:	0800fb08 	.word	0x0800fb08

08007f24 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 8007f24:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007f28:	6999      	ldr	r1, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8007f2a:	691a      	ldr	r2, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8007f2c:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8007f2e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8007f32:	d101      	bne.n	8007f38 <elapsed+0x14>
	    || (val1 < val2)) {
 8007f34:	4281      	cmp	r1, r0
 8007f36:	d208      	bcs.n	8007f4a <elapsed+0x26>
		overflow_cyc += last_load;
 8007f38:	4b07      	ldr	r3, [pc, #28]	; (8007f58 <elapsed+0x34>)
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	4907      	ldr	r1, [pc, #28]	; (8007f5c <elapsed+0x38>)
 8007f3e:	6809      	ldr	r1, [r1, #0]
 8007f40:	440a      	add	r2, r1
 8007f42:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8007f44:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007f48:	691b      	ldr	r3, [r3, #16]
	}

	return (last_load - val2) + overflow_cyc;
 8007f4a:	4b04      	ldr	r3, [pc, #16]	; (8007f5c <elapsed+0x38>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	1a1b      	subs	r3, r3, r0
 8007f50:	4a01      	ldr	r2, [pc, #4]	; (8007f58 <elapsed+0x34>)
 8007f52:	6810      	ldr	r0, [r2, #0]
}
 8007f54:	4418      	add	r0, r3
 8007f56:	4770      	bx	lr
 8007f58:	20000dbc 	.word	0x20000dbc
 8007f5c:	20000db8 	.word	0x20000db8

08007f60 <sys_clock_isr>:

/* Callout out of platform assembly, not hooked via IRQ_CONNECT... */
void sys_clock_isr(void *arg)
{
 8007f60:	b508      	push	{r3, lr}
	ARG_UNUSED(arg);
	uint32_t dticks;

	/* Update overflow_cyc and clear COUNTFLAG by invoking elapsed() */
	elapsed();
 8007f62:	f7ff ffdf 	bl	8007f24 <elapsed>

	/* Increment the amount of HW cycles elapsed (complete counter
	 * cycles) and announce the progress to the kernel.
	 */
	cycle_count += overflow_cyc;
 8007f66:	4b0c      	ldr	r3, [pc, #48]	; (8007f98 <sys_clock_isr+0x38>)
 8007f68:	6818      	ldr	r0, [r3, #0]
 8007f6a:	4a0c      	ldr	r2, [pc, #48]	; (8007f9c <sys_clock_isr+0x3c>)
 8007f6c:	6811      	ldr	r1, [r2, #0]
 8007f6e:	4408      	add	r0, r1
 8007f70:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 8007f72:	2200      	movs	r2, #0
 8007f74:	601a      	str	r2, [r3, #0]
		 * because the value has been updated before LOAD re-program.
		 *
		 * We can assess if this is the case by inspecting COUNTFLAG.
		 */

		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8007f76:	4a0a      	ldr	r2, [pc, #40]	; (8007fa0 <sys_clock_isr+0x40>)
 8007f78:	6813      	ldr	r3, [r2, #0]
 8007f7a:	1ac0      	subs	r0, r0, r3
 8007f7c:	4909      	ldr	r1, [pc, #36]	; (8007fa4 <sys_clock_isr+0x44>)
 8007f7e:	fba1 1000 	umull	r1, r0, r1, r0
 8007f82:	0a40      	lsrs	r0, r0, #9
		announced_cycles += dticks * CYC_PER_TICK;
 8007f84:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8007f88:	fb01 3300 	mla	r3, r1, r0, r3
 8007f8c:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 8007f8e:	f002 f849 	bl	800a024 <sys_clock_announce>
	} else {
		sys_clock_announce(1);
	}
	z_arm_int_exit();
 8007f92:	f7fc f85b 	bl	800404c <z_arm_exc_exit>
}
 8007f96:	bd08      	pop	{r3, pc}
 8007f98:	20000dbc 	.word	0x20000dbc
 8007f9c:	20000db4 	.word	0x20000db4
 8007fa0:	20000db0 	.word	0x20000db0
 8007fa4:	10624dd3 	.word	0x10624dd3

08007fa8 <sys_clock_driver_init>:
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fa8:	4b09      	ldr	r3, [pc, #36]	; (8007fd0 <sys_clock_driver_init+0x28>)
 8007faa:	2210      	movs	r2, #16
 8007fac:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 8007fb0:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8007fb4:	4b07      	ldr	r3, [pc, #28]	; (8007fd4 <sys_clock_driver_init+0x2c>)
 8007fb6:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8007fb8:	2000      	movs	r0, #0
 8007fba:	4b07      	ldr	r3, [pc, #28]	; (8007fd8 <sys_clock_driver_init+0x30>)
 8007fbc:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 8007fbe:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007fc2:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8007fc4:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8007fc6:	691a      	ldr	r2, [r3, #16]
 8007fc8:	f042 0207 	orr.w	r2, r2, #7
 8007fcc:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8007fce:	4770      	bx	lr
 8007fd0:	e000ed00 	.word	0xe000ed00
 8007fd4:	20000db8 	.word	0x20000db8
 8007fd8:	20000dbc 	.word	0x20000dbc

08007fdc <sys_clock_set_timeout>:
	 * need to wake up multiple times per second.  If the kernel
	 * allows us to miss tick announcements in idle, then shut off
	 * the counter. (Note: we can assume if idle==true that
	 * interrupts are already disabled)
	 */
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8007fdc:	b111      	cbz	r1, 8007fe4 <sys_clock_set_timeout+0x8>
 8007fde:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007fe2:	d00e      	beq.n	8008002 <sys_clock_set_timeout+0x26>
{
 8007fe4:	b570      	push	{r4, r5, r6, lr}
	}

#if defined(CONFIG_TICKLESS_KERNEL)
	uint32_t delay;
	uint32_t val1, val2;
	uint32_t last_load_ = last_load;
 8007fe6:	4b37      	ldr	r3, [pc, #220]	; (80080c4 <sys_clock_set_timeout+0xe8>)
 8007fe8:	681c      	ldr	r4, [r3, #0]

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8007fea:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007fee:	d013      	beq.n	8008018 <sys_clock_set_timeout+0x3c>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8007ff0:	1e46      	subs	r6, r0, #1
 8007ff2:	2e00      	cmp	r6, #0
 8007ff4:	dd13      	ble.n	800801e <sys_clock_set_timeout+0x42>
 8007ff6:	f5b6 6f03 	cmp.w	r6, #2096	; 0x830
 8007ffa:	db11      	blt.n	8008020 <sys_clock_set_timeout+0x44>
 8007ffc:	f44f 6603 	mov.w	r6, #2096	; 0x830
 8008000:	e00e      	b.n	8008020 <sys_clock_set_timeout+0x44>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8008002:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8008006:	6913      	ldr	r3, [r2, #16]
 8008008:	f023 0301 	bic.w	r3, r3, #1
 800800c:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 800800e:	4b2d      	ldr	r3, [pc, #180]	; (80080c4 <sys_clock_set_timeout+0xe8>)
 8008010:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8008014:	601a      	str	r2, [r3, #0]
		return;
 8008016:	4770      	bx	lr
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8008018:	f44f 6003 	mov.w	r0, #2096	; 0x830
 800801c:	e7e8      	b.n	8007ff0 <sys_clock_set_timeout+0x14>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 800801e:	2600      	movs	r6, #0
	__asm__ volatile(
 8008020:	f04f 0310 	mov.w	r3, #16
 8008024:	f3ef 8511 	mrs	r5, BASEPRI
 8008028:	f383 8812 	msr	BASEPRI_MAX, r3
 800802c:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	uint32_t pending = elapsed();
 8008030:	f7ff ff78 	bl	8007f24 <elapsed>

	val1 = SysTick->VAL;
 8008034:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008038:	6999      	ldr	r1, [r3, #24]

	cycle_count += pending;
 800803a:	4b23      	ldr	r3, [pc, #140]	; (80080c8 <sys_clock_set_timeout+0xec>)
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	4410      	add	r0, r2
 8008040:	6018      	str	r0, [r3, #0]
	overflow_cyc = 0U;
 8008042:	4b22      	ldr	r3, [pc, #136]	; (80080cc <sys_clock_set_timeout+0xf0>)
 8008044:	2200      	movs	r2, #0
 8008046:	601a      	str	r2, [r3, #0]

	uint32_t unannounced = cycle_count - announced_cycles;
 8008048:	4b21      	ldr	r3, [pc, #132]	; (80080d0 <sys_clock_set_timeout+0xf4>)
 800804a:	681a      	ldr	r2, [r3, #0]

	if ((int32_t)unannounced < 0) {
 800804c:	1a83      	subs	r3, r0, r2
 800804e:	d416      	bmi.n	800807e <sys_clock_set_timeout+0xa2>
		 * delay is at least the minimum delay possible.
		 */
		last_load = MIN_DELAY;
	} else {
		/* Desired delay in the future */
		delay = ticks * CYC_PER_TICK;
 8008050:	f44f 5cfa 	mov.w	ip, #8000	; 0x1f40

		/* Round delay up to next tick boundary */
		delay += unannounced;
 8008054:	fb0c 3306 	mla	r3, ip, r6, r3
		delay =
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8008058:	f503 53f9 	add.w	r3, r3, #7968	; 0x1f20
 800805c:	331f      	adds	r3, #31
 800805e:	4e1d      	ldr	r6, [pc, #116]	; (80080d4 <sys_clock_set_timeout+0xf8>)
 8008060:	fba6 6303 	umull	r6, r3, r6, r3
 8008064:	0a5b      	lsrs	r3, r3, #9
		delay -= unannounced;
 8008066:	1a12      	subs	r2, r2, r0
 8008068:	fb0c 2303 	mla	r3, ip, r3, r2
		delay = MAX(delay, MIN_DELAY);
 800806c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008070:	d90a      	bls.n	8008088 <sys_clock_set_timeout+0xac>
		if (delay > MAX_CYCLES) {
 8008072:	4a19      	ldr	r2, [pc, #100]	; (80080d8 <sys_clock_set_timeout+0xfc>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d909      	bls.n	800808c <sys_clock_set_timeout+0xb0>
			last_load = MAX_CYCLES;
 8008078:	4b12      	ldr	r3, [pc, #72]	; (80080c4 <sys_clock_set_timeout+0xe8>)
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	e008      	b.n	8008090 <sys_clock_set_timeout+0xb4>
		last_load = MIN_DELAY;
 800807e:	4b11      	ldr	r3, [pc, #68]	; (80080c4 <sys_clock_set_timeout+0xe8>)
 8008080:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008084:	601a      	str	r2, [r3, #0]
 8008086:	e003      	b.n	8008090 <sys_clock_set_timeout+0xb4>
		delay = MAX(delay, MIN_DELAY);
 8008088:	f44f 6380 	mov.w	r3, #1024	; 0x400
		} else {
			last_load = delay;
 800808c:	4a0d      	ldr	r2, [pc, #52]	; (80080c4 <sys_clock_set_timeout+0xe8>)
 800808e:	6013      	str	r3, [r2, #0]
		}
	}

	val2 = SysTick->VAL;
 8008090:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008094:	699e      	ldr	r6, [r3, #24]

	SysTick->LOAD = last_load - 1;
 8008096:	4a0b      	ldr	r2, [pc, #44]	; (80080c4 <sys_clock_set_timeout+0xe8>)
 8008098:	6812      	ldr	r2, [r2, #0]
 800809a:	3a01      	subs	r2, #1
 800809c:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 800809e:	2200      	movs	r2, #0
 80080a0:	619a      	str	r2, [r3, #24]
	 * close to LOAD, then there are little chances to catch val2 between
	 * val1 and LOAD after a wrap. COUNTFLAG should be checked in addition.
	 * But since the load computation is faster than MIN_DELAY, then we
	 * don't need to worry about this case.
	 */
	if (val1 < val2) {
 80080a2:	42b1      	cmp	r1, r6
 80080a4:	d209      	bcs.n	80080ba <sys_clock_set_timeout+0xde>
		cycle_count += (val1 + (last_load_ - val2));
 80080a6:	1ba4      	subs	r4, r4, r6
 80080a8:	440c      	add	r4, r1
 80080aa:	4420      	add	r0, r4
 80080ac:	4b06      	ldr	r3, [pc, #24]	; (80080c8 <sys_clock_set_timeout+0xec>)
 80080ae:	6018      	str	r0, [r3, #0]
	__asm__ volatile(
 80080b0:	f385 8811 	msr	BASEPRI, r5
 80080b4:	f3bf 8f6f 	isb	sy
	} else {
		cycle_count += (val1 - val2);
	}
	k_spin_unlock(&lock, key);
#endif
}
 80080b8:	bd70      	pop	{r4, r5, r6, pc}
		cycle_count += (val1 - val2);
 80080ba:	1b8c      	subs	r4, r1, r6
 80080bc:	4420      	add	r0, r4
 80080be:	4b02      	ldr	r3, [pc, #8]	; (80080c8 <sys_clock_set_timeout+0xec>)
 80080c0:	6018      	str	r0, [r3, #0]
 80080c2:	e7f5      	b.n	80080b0 <sys_clock_set_timeout+0xd4>
 80080c4:	20000db8 	.word	0x20000db8
 80080c8:	20000db4 	.word	0x20000db4
 80080cc:	20000dbc 	.word	0x20000dbc
 80080d0:	20000db0 	.word	0x20000db0
 80080d4:	10624dd3 	.word	0x10624dd3
 80080d8:	00ffdc00 	.word	0x00ffdc00

080080dc <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
 80080dc:	b510      	push	{r4, lr}
	__asm__ volatile(
 80080de:	f04f 0310 	mov.w	r3, #16
 80080e2:	f3ef 8411 	mrs	r4, BASEPRI
 80080e6:	f383 8812 	msr	BASEPRI_MAX, r3
 80080ea:	f3bf 8f6f 	isb	sy
	if (!TICKLESS) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 80080ee:	f7ff ff19 	bl	8007f24 <elapsed>
 80080f2:	4b07      	ldr	r3, [pc, #28]	; (8008110 <sys_clock_elapsed+0x34>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4418      	add	r0, r3
 80080f8:	4b06      	ldr	r3, [pc, #24]	; (8008114 <sys_clock_elapsed+0x38>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	1ac0      	subs	r0, r0, r3
	__asm__ volatile(
 80080fe:	f384 8811 	msr	BASEPRI, r4
 8008102:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return cyc / CYC_PER_TICK;
 8008106:	4b04      	ldr	r3, [pc, #16]	; (8008118 <sys_clock_elapsed+0x3c>)
 8008108:	fba3 3000 	umull	r3, r0, r3, r0
}
 800810c:	0a40      	lsrs	r0, r0, #9
 800810e:	bd10      	pop	{r4, pc}
 8008110:	20000db4 	.word	0x20000db4
 8008114:	20000db0 	.word	0x20000db0
 8008118:	10624dd3 	.word	0x10624dd3

0800811c <sys_clock_cycle_get_32>:

uint32_t sys_clock_cycle_get_32(void)
{
 800811c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800811e:	f04f 0310 	mov.w	r3, #16
 8008122:	f3ef 8411 	mrs	r4, BASEPRI
 8008126:	f383 8812 	msr	BASEPRI_MAX, r3
 800812a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t ret = elapsed() + cycle_count;
 800812e:	f7ff fef9 	bl	8007f24 <elapsed>
 8008132:	4b04      	ldr	r3, [pc, #16]	; (8008144 <sys_clock_cycle_get_32+0x28>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4418      	add	r0, r3
	__asm__ volatile(
 8008138:	f384 8811 	msr	BASEPRI, r4
 800813c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
 8008140:	bd10      	pop	{r4, pc}
 8008142:	bf00      	nop
 8008144:	20000db4 	.word	0x20000db4

08008148 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008148:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800814a:	6a03      	ldr	r3, [r0, #32]
 800814c:	f023 0301 	bic.w	r3, r3, #1
 8008150:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008152:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008154:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008156:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008158:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 800815c:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8008160:	680c      	ldr	r4, [r1, #0]
 8008162:	ea4c 0404 	orr.w	r4, ip, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008166:	f023 0302 	bic.w	r3, r3, #2
 800816a:	690d      	ldr	r5, [r1, #16]
 800816c:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800816e:	f023 0301 	bic.w	r3, r3, #1
 8008172:	684d      	ldr	r5, [r1, #4]
 8008174:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008176:	4d13      	ldr	r5, [pc, #76]	; (80081c4 <OC1Config+0x7c>)
 8008178:	42a8      	cmp	r0, r5
 800817a:	d007      	beq.n	800818c <OC1Config+0x44>
 800817c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8008180:	42a8      	cmp	r0, r5
 8008182:	d003      	beq.n	800818c <OC1Config+0x44>
 8008184:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008188:	42a8      	cmp	r0, r5
 800818a:	d112      	bne.n	80081b2 <OC1Config+0x6a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800818c:	f023 0308 	bic.w	r3, r3, #8
 8008190:	694d      	ldr	r5, [r1, #20]
 8008192:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8008196:	f023 0304 	bic.w	r3, r3, #4
 800819a:	688d      	ldr	r5, [r1, #8]
 800819c:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80081a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081a4:	698d      	ldr	r5, [r1, #24]
 80081a6:	432a      	orrs	r2, r5

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80081a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80081ac:	69cd      	ldr	r5, [r1, #28]
 80081ae:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80081b2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80081b4:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80081b6:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081b8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80081ba:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 80081bc:	2000      	movs	r0, #0
 80081be:	bc30      	pop	{r4, r5}
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	40012c00 	.word	0x40012c00

080081c8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80081c8:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80081ca:	6a03      	ldr	r3, [r0, #32]
 80081cc:	f023 0310 	bic.w	r3, r3, #16
 80081d0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80081d2:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80081d4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80081d6:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80081d8:	f024 7c80 	bic.w	ip, r4, #16777216	; 0x1000000
 80081dc:	f42c 4ce6 	bic.w	ip, ip, #29440	; 0x7300
 80081e0:	680c      	ldr	r4, [r1, #0]
 80081e2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80081e6:	f023 0320 	bic.w	r3, r3, #32
 80081ea:	690d      	ldr	r5, [r1, #16]
 80081ec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80081f0:	f023 0310 	bic.w	r3, r3, #16
 80081f4:	684d      	ldr	r5, [r1, #4]
 80081f6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081fa:	4d13      	ldr	r5, [pc, #76]	; (8008248 <OC2Config+0x80>)
 80081fc:	42a8      	cmp	r0, r5
 80081fe:	d007      	beq.n	8008210 <OC2Config+0x48>
 8008200:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8008204:	42a8      	cmp	r0, r5
 8008206:	d003      	beq.n	8008210 <OC2Config+0x48>
 8008208:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800820c:	42a8      	cmp	r0, r5
 800820e:	d113      	bne.n	8008238 <OC2Config+0x70>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008210:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008214:	694d      	ldr	r5, [r1, #20]
 8008216:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800821a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800821e:	688d      	ldr	r5, [r1, #8]
 8008220:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8008224:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008228:	698d      	ldr	r5, [r1, #24]
 800822a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800822e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008232:	69cd      	ldr	r5, [r1, #28]
 8008234:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008238:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800823a:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800823c:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800823e:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008240:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8008242:	2000      	movs	r0, #0
 8008244:	bc30      	pop	{r4, r5}
 8008246:	4770      	bx	lr
 8008248:	40012c00 	.word	0x40012c00

0800824c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800824c:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800824e:	6a03      	ldr	r3, [r0, #32]
 8008250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008254:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008256:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008258:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800825a:	69c4      	ldr	r4, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800825c:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8008260:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8008264:	680c      	ldr	r4, [r1, #0]
 8008266:	ea4c 0404 	orr.w	r4, ip, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800826a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800826e:	690d      	ldr	r5, [r1, #16]
 8008270:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8008274:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008278:	684d      	ldr	r5, [r1, #4]
 800827a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800827e:	4d13      	ldr	r5, [pc, #76]	; (80082cc <OC3Config+0x80>)
 8008280:	42a8      	cmp	r0, r5
 8008282:	d007      	beq.n	8008294 <OC3Config+0x48>
 8008284:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8008288:	42a8      	cmp	r0, r5
 800828a:	d003      	beq.n	8008294 <OC3Config+0x48>
 800828c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008290:	42a8      	cmp	r0, r5
 8008292:	d113      	bne.n	80082bc <OC3Config+0x70>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8008294:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008298:	694d      	ldr	r5, [r1, #20]
 800829a:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800829e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082a2:	688d      	ldr	r5, [r1, #8]
 80082a4:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80082a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80082ac:	698d      	ldr	r5, [r1, #24]
 80082ae:	ea42 1205 	orr.w	r2, r2, r5, lsl #4

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80082b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082b6:	69cd      	ldr	r5, [r1, #28]
 80082b8:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80082bc:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80082be:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80082c0:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80082c2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80082c4:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 80082c6:	2000      	movs	r0, #0
 80082c8:	bc30      	pop	{r4, r5}
 80082ca:	4770      	bx	lr
 80082cc:	40012c00 	.word	0x40012c00

080082d0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80082d0:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80082d2:	6a03      	ldr	r3, [r0, #32]
 80082d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80082d8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80082da:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80082dc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80082de:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80082e0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80082e4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80082e8:	680d      	ldr	r5, [r1, #0]
 80082ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80082ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80082f2:	690d      	ldr	r5, [r1, #16]
 80082f4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80082f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80082fc:	684d      	ldr	r5, [r1, #4]
 80082fe:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008302:	4d0c      	ldr	r5, [pc, #48]	; (8008334 <OC4Config+0x64>)
 8008304:	42a8      	cmp	r0, r5
 8008306:	d007      	beq.n	8008318 <OC4Config+0x48>
 8008308:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800830c:	42a8      	cmp	r0, r5
 800830e:	d003      	beq.n	8008318 <OC4Config+0x48>
 8008310:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008314:	42a8      	cmp	r0, r5
 8008316:	d104      	bne.n	8008322 <OC4Config+0x52>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8008318:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
 800831c:	698d      	ldr	r5, [r1, #24]
 800831e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008322:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008324:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8008326:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008328:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800832a:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 800832c:	2000      	movs	r0, #0
 800832e:	bc30      	pop	{r4, r5}
 8008330:	4770      	bx	lr
 8008332:	bf00      	nop
 8008334:	40012c00 	.word	0x40012c00

08008338 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008338:	b410      	push	{r4}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800833a:	6a03      	ldr	r3, [r0, #32]
 800833c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008340:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008342:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8008344:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8008346:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800834a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800834e:	680c      	ldr	r4, [r1, #0]
 8008350:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8008352:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008356:	690c      	ldr	r4, [r1, #16]
 8008358:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800835c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008360:	684c      	ldr	r4, [r1, #4]
 8008362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008366:	4c0d      	ldr	r4, [pc, #52]	; (800839c <OC5Config+0x64>)
 8008368:	42a0      	cmp	r0, r4
 800836a:	d007      	beq.n	800837c <OC5Config+0x44>
 800836c:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 8008370:	42a0      	cmp	r0, r4
 8008372:	d003      	beq.n	800837c <OC5Config+0x44>
 8008374:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8008378:	42a0      	cmp	r0, r4
 800837a:	d107      	bne.n	800838c <OC5Config+0x54>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800837c:	6844      	ldr	r4, [r0, #4]
 800837e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8008382:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8008386:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
 800838a:	6044      	str	r4, [r0, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800838c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800838e:	68ca      	ldr	r2, [r1, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8008390:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8008392:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008394:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8008396:	2000      	movs	r0, #0
 8008398:	bc10      	pop	{r4}
 800839a:	4770      	bx	lr
 800839c:	40012c00 	.word	0x40012c00

080083a0 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80083a0:	b410      	push	{r4}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80083a2:	6a03      	ldr	r3, [r0, #32]
 80083a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80083a8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80083aa:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80083ac:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80083ae:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80083b2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80083b6:	680c      	ldr	r4, [r1, #0]
 80083b8:	ea42 2204 	orr.w	r2, r2, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80083bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80083c0:	690c      	ldr	r4, [r1, #16]
 80083c2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80083c6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80083ca:	684c      	ldr	r4, [r1, #4]
 80083cc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083d0:	4c0c      	ldr	r4, [pc, #48]	; (8008404 <OC6Config+0x64>)
 80083d2:	42a0      	cmp	r0, r4
 80083d4:	d007      	beq.n	80083e6 <OC6Config+0x46>
 80083d6:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 80083da:	42a0      	cmp	r0, r4
 80083dc:	d003      	beq.n	80083e6 <OC6Config+0x46>
 80083de:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80083e2:	42a0      	cmp	r0, r4
 80083e4:	d107      	bne.n	80083f6 <OC6Config+0x56>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80083e6:	6844      	ldr	r4, [r0, #4]
 80083e8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80083ec:	f8d1 c018 	ldr.w	ip, [r1, #24]
 80083f0:	ea44 248c 	orr.w	r4, r4, ip, lsl #10
 80083f4:	6044      	str	r4, [r0, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80083f6:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80083f8:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80083fa:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80083fc:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 80083fe:	2000      	movs	r0, #0
 8008400:	bc10      	pop	{r4}
 8008402:	4770      	bx	lr
 8008404:	40012c00 	.word	0x40012c00

08008408 <LL_TIM_Init>:
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008408:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800840a:	4a1e      	ldr	r2, [pc, #120]	; (8008484 <LL_TIM_Init+0x7c>)
 800840c:	4290      	cmp	r0, r2
 800840e:	d006      	beq.n	800841e <LL_TIM_Init+0x16>
 8008410:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008414:	d003      	beq.n	800841e <LL_TIM_Init+0x16>
 8008416:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800841a:	4290      	cmp	r0, r2
 800841c:	d103      	bne.n	8008426 <LL_TIM_Init+0x1e>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800841e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008422:	684a      	ldr	r2, [r1, #4]
 8008424:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008426:	4a17      	ldr	r2, [pc, #92]	; (8008484 <LL_TIM_Init+0x7c>)
 8008428:	4290      	cmp	r0, r2
 800842a:	d00e      	beq.n	800844a <LL_TIM_Init+0x42>
 800842c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008430:	d00b      	beq.n	800844a <LL_TIM_Init+0x42>
 8008432:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008436:	4290      	cmp	r0, r2
 8008438:	d007      	beq.n	800844a <LL_TIM_Init+0x42>
 800843a:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 800843e:	4290      	cmp	r0, r2
 8008440:	d003      	beq.n	800844a <LL_TIM_Init+0x42>
 8008442:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008446:	4290      	cmp	r0, r2
 8008448:	d103      	bne.n	8008452 <LL_TIM_Init+0x4a>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800844a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800844e:	68ca      	ldr	r2, [r1, #12]
 8008450:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008452:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008454:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008456:	62c3      	str	r3, [r0, #44]	; 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008458:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800845a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800845c:	4b09      	ldr	r3, [pc, #36]	; (8008484 <LL_TIM_Init+0x7c>)
 800845e:	4298      	cmp	r0, r3
 8008460:	d007      	beq.n	8008472 <LL_TIM_Init+0x6a>
 8008462:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8008466:	4298      	cmp	r0, r3
 8008468:	d003      	beq.n	8008472 <LL_TIM_Init+0x6a>
 800846a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800846e:	4298      	cmp	r0, r3
 8008470:	d101      	bne.n	8008476 <LL_TIM_Init+0x6e>
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008472:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008474:	6303      	str	r3, [r0, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008476:	6943      	ldr	r3, [r0, #20]
 8008478:	f043 0301 	orr.w	r3, r3, #1
 800847c:	6143      	str	r3, [r0, #20]
}
 800847e:	2000      	movs	r0, #0
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	40012c00 	.word	0x40012c00

08008488 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8008488:	4b07      	ldr	r3, [pc, #28]	; (80084a8 <UTILS_PLL_IsBusy+0x20>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008490:	d007      	beq.n	80084a2 <UTILS_PLL_IsBusy+0x1a>

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
  {
    /* PLL configuration cannot be modified */
    status = ERROR;
 8008492:	2001      	movs	r0, #1
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
 8008494:	4b04      	ldr	r3, [pc, #16]	; (80084a8 <UTILS_PLL_IsBusy+0x20>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800849c:	d000      	beq.n	80084a0 <UTILS_PLL_IsBusy+0x18>
#if defined(RCC_PLLSAI1_SUPPORT)
  /* Check if PLLSAI1 is busy*/
  if(LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    /* PLLSAI1 configuration cannot be modified */
    status = ERROR;
 800849e:	2001      	movs	r0, #1
    status = ERROR;
  }
#endif /*RCC_PLLSAI2_SUPPORT*/

  return status;
}
 80084a0:	4770      	bx	lr
  ErrorStatus status = SUCCESS;
 80084a2:	2000      	movs	r0, #0
 80084a4:	e7f6      	b.n	8008494 <UTILS_PLL_IsBusy+0xc>
 80084a6:	bf00      	nop
 80084a8:	40021000 	.word	0x40021000

080084ac <LL_SetSystemCoreClock>:
  SystemCoreClock = HCLKFrequency;
 80084ac:	4b01      	ldr	r3, [pc, #4]	; (80084b4 <LL_SetSystemCoreClock+0x8>)
 80084ae:	6018      	str	r0, [r3, #0]
}
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	200000c0 	.word	0x200000c0

080084b8 <LL_SetFlashLatency>:
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 80084b8:	1e42      	subs	r2, r0, #1
 80084ba:	4b29      	ldr	r3, [pc, #164]	; (8008560 <LL_SetFlashLatency+0xa8>)
 80084bc:	429a      	cmp	r2, r3
 80084be:	d84c      	bhi.n	800855a <LL_SetFlashLatency+0xa2>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 80084c0:	4b28      	ldr	r3, [pc, #160]	; (8008564 <LL_SetFlashLatency+0xac>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 80084c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084cc:	d011      	beq.n	80084f2 <LL_SetFlashLatency+0x3a>
      if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2)
 80084ce:	4b26      	ldr	r3, [pc, #152]	; (8008568 <LL_SetFlashLatency+0xb0>)
 80084d0:	4298      	cmp	r0, r3
 80084d2:	d829      	bhi.n	8008528 <LL_SetFlashLatency+0x70>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ)
 80084d4:	f5a3 03f4 	sub.w	r3, r3, #7995392	; 0x7a0000
 80084d8:	f5a3 5390 	sub.w	r3, r3, #4608	; 0x1200
 80084dc:	4298      	cmp	r0, r3
 80084de:	d832      	bhi.n	8008546 <LL_SetFlashLatency+0x8e>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 80084e0:	4b22      	ldr	r3, [pc, #136]	; (800856c <LL_SetFlashLatency+0xb4>)
 80084e2:	4298      	cmp	r0, r3
 80084e4:	d832      	bhi.n	800854c <LL_SetFlashLatency+0x94>
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 80084e6:	4b22      	ldr	r3, [pc, #136]	; (8008570 <LL_SetFlashLatency+0xb8>)
 80084e8:	4298      	cmp	r0, r3
 80084ea:	d832      	bhi.n	8008552 <LL_SetFlashLatency+0x9a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 80084ec:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 80084ee:	4608      	mov	r0, r1
 80084f0:	e01c      	b.n	800852c <LL_SetFlashLatency+0x74>
      if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 80084f2:	4b20      	ldr	r3, [pc, #128]	; (8008574 <LL_SetFlashLatency+0xbc>)
 80084f4:	4298      	cmp	r0, r3
 80084f6:	d80b      	bhi.n	8008510 <LL_SetFlashLatency+0x58>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 80084f8:	4b1f      	ldr	r3, [pc, #124]	; (8008578 <LL_SetFlashLatency+0xc0>)
 80084fa:	4298      	cmp	r0, r3
 80084fc:	d80b      	bhi.n	8008516 <LL_SetFlashLatency+0x5e>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 80084fe:	4b1f      	ldr	r3, [pc, #124]	; (800857c <LL_SetFlashLatency+0xc4>)
 8008500:	4298      	cmp	r0, r3
 8008502:	d80b      	bhi.n	800851c <LL_SetFlashLatency+0x64>
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 8008504:	4b1e      	ldr	r3, [pc, #120]	; (8008580 <LL_SetFlashLatency+0xc8>)
 8008506:	4298      	cmp	r0, r3
 8008508:	d80b      	bhi.n	8008522 <LL_SetFlashLatency+0x6a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 800850a:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 800850c:	4608      	mov	r0, r1
 800850e:	e00d      	b.n	800852c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_4;
 8008510:	2104      	movs	r1, #4
  ErrorStatus status = SUCCESS;
 8008512:	2000      	movs	r0, #0
 8008514:	e00a      	b.n	800852c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_3;
 8008516:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 8008518:	2000      	movs	r0, #0
 800851a:	e007      	b.n	800852c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 800851c:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 800851e:	2000      	movs	r0, #0
 8008520:	e004      	b.n	800852c <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 8008522:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 8008524:	2000      	movs	r0, #0
 8008526:	e001      	b.n	800852c <LL_SetFlashLatency+0x74>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8008528:	2100      	movs	r1, #0
        status = ERROR;
 800852a:	2001      	movs	r0, #1
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800852c:	4a15      	ldr	r2, [pc, #84]	; (8008584 <LL_SetFlashLatency+0xcc>)
 800852e:	6813      	ldr	r3, [r2, #0]
 8008530:	f023 0307 	bic.w	r3, r3, #7
 8008534:	430b      	orrs	r3, r1
 8008536:	6013      	str	r3, [r2, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8008538:	6813      	ldr	r3, [r2, #0]
 800853a:	f003 0307 	and.w	r3, r3, #7
    if(LL_FLASH_GetLatency() != latency)
 800853e:	4299      	cmp	r1, r3
 8008540:	d00a      	beq.n	8008558 <LL_SetFlashLatency+0xa0>
      status = ERROR;
 8008542:	2001      	movs	r0, #1
}
 8008544:	4770      	bx	lr
        latency = LL_FLASH_LATENCY_3;
 8008546:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 8008548:	2000      	movs	r0, #0
 800854a:	e7ef      	b.n	800852c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 800854c:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 800854e:	2000      	movs	r0, #0
 8008550:	e7ec      	b.n	800852c <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 8008552:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 8008554:	2000      	movs	r0, #0
 8008556:	e7e9      	b.n	800852c <LL_SetFlashLatency+0x74>
 8008558:	4770      	bx	lr
    status = ERROR;
 800855a:	2001      	movs	r0, #1
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	04c4b3ff 	.word	0x04c4b3ff
 8008564:	40007000 	.word	0x40007000
 8008568:	018cba80 	.word	0x018cba80
 800856c:	00b71b00 	.word	0x00b71b00
 8008570:	005b8d80 	.word	0x005b8d80
 8008574:	03d09000 	.word	0x03d09000
 8008578:	02dc6c00 	.word	0x02dc6c00
 800857c:	01e84800 	.word	0x01e84800
 8008580:	00f42400 	.word	0x00f42400
 8008584:	40022000 	.word	0x40022000

08008588 <UTILS_EnablePLLAndSwitchSystem>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: No problem to switch system to PLL
  *          - ERROR: Problem to switch system to PLL
  */
static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 8008588:	b570      	push	{r4, r5, r6, lr}
 800858a:	460c      	mov	r4, r1
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 800858c:	680b      	ldr	r3, [r1, #0]
 800858e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008592:	4a26      	ldr	r2, [pc, #152]	; (800862c <UTILS_EnablePLLAndSwitchSystem+0xa4>)
 8008594:	5cd3      	ldrb	r3, [r2, r3]
 8008596:	fa20 f503 	lsr.w	r5, r0, r3

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 800859a:	4b25      	ldr	r3, [pc, #148]	; (8008630 <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	42ab      	cmp	r3, r5
 80085a0:	d333      	bcc.n	800860a <UTILS_EnablePLLAndSwitchSystem+0x82>
  ErrorStatus status = SUCCESS;
 80085a2:	2600      	movs	r6, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80085a4:	4b23      	ldr	r3, [pc, #140]	; (8008634 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80085ac:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80085ae:	68da      	ldr	r2, [r3, #12]
 80085b0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80085b4:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80085b6:	4b1f      	ldr	r3, [pc, #124]	; (8008634 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80085be:	d0fa      	beq.n	80085b6 <UTILS_EnablePLLAndSwitchSystem+0x2e>
    {
      /* Wait for PLL ready */
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 80085c0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80085c2:	4b1c      	ldr	r3, [pc, #112]	; (8008634 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 80085c4:	6899      	ldr	r1, [r3, #8]
 80085c6:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 80085ca:	430a      	orrs	r2, r1
 80085cc:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80085ce:	689a      	ldr	r2, [r3, #8]
 80085d0:	f042 0203 	orr.w	r2, r2, #3
 80085d4:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80085d6:	4b17      	ldr	r3, [pc, #92]	; (8008634 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	f003 030c 	and.w	r3, r3, #12
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80085de:	2b0c      	cmp	r3, #12
 80085e0:	d1f9      	bne.n	80085d6 <UTILS_EnablePLLAndSwitchSystem+0x4e>
    {
      /* Wait for system clock switch to PLL */
    }

    /* Set APB1 & APB2 prescaler*/
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 80085e2:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80085e4:	4b13      	ldr	r3, [pc, #76]	; (8008634 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 80085e6:	6899      	ldr	r1, [r3, #8]
 80085e8:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80085ec:	430a      	orrs	r2, r1
 80085ee:	609a      	str	r2, [r3, #8]
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 80085f0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80085f2:	6899      	ldr	r1, [r3, #8]
 80085f4:	f421 5160 	bic.w	r1, r1, #14336	; 0x3800
 80085f8:	430a      	orrs	r2, r1
 80085fa:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 80085fc:	4b0c      	ldr	r3, [pc, #48]	; (8008630 <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	42ab      	cmp	r3, r5
 8008602:	d809      	bhi.n	8008618 <UTILS_EnablePLLAndSwitchSystem+0x90>
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(hclk_frequency);
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 8008604:	b16e      	cbz	r6, 8008622 <UTILS_EnablePLLAndSwitchSystem+0x9a>
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8008606:	4630      	mov	r0, r6
 8008608:	bd70      	pop	{r4, r5, r6, pc}
    status = LL_SetFlashLatency(hclk_frequency);
 800860a:	4628      	mov	r0, r5
 800860c:	f7ff ff54 	bl	80084b8 <LL_SetFlashLatency>
  if(status == SUCCESS)
 8008610:	4606      	mov	r6, r0
 8008612:	2800      	cmp	r0, #0
 8008614:	d1f2      	bne.n	80085fc <UTILS_EnablePLLAndSwitchSystem+0x74>
 8008616:	e7c5      	b.n	80085a4 <UTILS_EnablePLLAndSwitchSystem+0x1c>
    status = LL_SetFlashLatency(hclk_frequency);
 8008618:	4628      	mov	r0, r5
 800861a:	f7ff ff4d 	bl	80084b8 <LL_SetFlashLatency>
 800861e:	4606      	mov	r6, r0
 8008620:	e7f0      	b.n	8008604 <UTILS_EnablePLLAndSwitchSystem+0x7c>
    LL_SetSystemCoreClock(hclk_frequency);
 8008622:	4628      	mov	r0, r5
 8008624:	f7ff ff42 	bl	80084ac <LL_SetSystemCoreClock>
 8008628:	e7ed      	b.n	8008606 <UTILS_EnablePLLAndSwitchSystem+0x7e>
 800862a:	bf00      	nop
 800862c:	08010020 	.word	0x08010020
 8008630:	200000c0 	.word	0x200000c0
 8008634:	40021000 	.word	0x40021000

08008638 <LL_PLL_ConfigSystemClock_HSI>:
{
 8008638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800863a:	4604      	mov	r4, r0
 800863c:	460d      	mov	r5, r1
  if(UTILS_PLL_IsBusy() == SUCCESS)
 800863e:	f7ff ff23 	bl	8008488 <UTILS_PLL_IsBusy>
 8008642:	bb20      	cbnz	r0, 800868e <LL_PLL_ConfigSystemClock_HSI+0x56>
    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 8008644:	4621      	mov	r1, r4
 8008646:	4813      	ldr	r0, [pc, #76]	; (8008694 <LL_PLL_ConfigSystemClock_HSI+0x5c>)
 8008648:	f005 f991 	bl	800d96e <UTILS_GetPLLOutputFrequency>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 800864c:	4b12      	ldr	r3, [pc, #72]	; (8008698 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008654:	d109      	bne.n	800866a <LL_PLL_ConfigSystemClock_HSI+0x32>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8008656:	4a10      	ldr	r2, [pc, #64]	; (8008698 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8008658:	6813      	ldr	r3, [r2, #0]
 800865a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800865e:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8008660:	4b0d      	ldr	r3, [pc, #52]	; (8008698 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008668:	d0fa      	beq.n	8008660 <LL_PLL_ConfigSystemClock_HSI+0x28>
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,
 800866a:	6822      	ldr	r2, [r4, #0]
 800866c:	6866      	ldr	r6, [r4, #4]
 800866e:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8008670:	4c09      	ldr	r4, [pc, #36]	; (8008698 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8008672:	68e7      	ldr	r7, [r4, #12]
 8008674:	4b09      	ldr	r3, [pc, #36]	; (800869c <LL_PLL_ConfigSystemClock_HSI+0x64>)
 8008676:	403b      	ands	r3, r7
 8008678:	f042 0202 	orr.w	r2, r2, #2
 800867c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 8008680:	430a      	orrs	r2, r1
 8008682:	4313      	orrs	r3, r2
 8008684:	60e3      	str	r3, [r4, #12]
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8008686:	4629      	mov	r1, r5
 8008688:	f7ff ff7e 	bl	8008588 <UTILS_EnablePLLAndSwitchSystem>
}
 800868c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ERROR;
 800868e:	2001      	movs	r0, #1
 8008690:	e7fc      	b.n	800868c <LL_PLL_ConfigSystemClock_HSI+0x54>
 8008692:	bf00      	nop
 8008694:	00f42400 	.word	0x00f42400
 8008698:	40021000 	.word	0x40021000
 800869c:	f9ff808c 	.word	0xf9ff808c

080086a0 <ws2812_strip_update_channels>:
                                        size_t num_channels) {
 80086a0:	b508      	push	{r3, lr}
 80086a2:	4b09      	ldr	r3, [pc, #36]	; (80086c8 <ws2812_strip_update_channels+0x28>)
 80086a4:	4a09      	ldr	r2, [pc, #36]	; (80086cc <ws2812_strip_update_channels+0x2c>)
 80086a6:	1a9b      	subs	r3, r3, r2
 80086a8:	08db      	lsrs	r3, r3, #3
    LOG_ERR("update_channels not implemented");
 80086aa:	f04f 0100 	mov.w	r1, #0
 80086ae:	2201      	movs	r2, #1
 80086b0:	f362 0102 	bfi	r1, r2, #0, #3
 80086b4:	f36f 01c5 	bfc	r1, #3, #3
 80086b8:	f363 118f 	bfi	r1, r3, #6, #10
 80086bc:	4804      	ldr	r0, [pc, #16]	; (80086d0 <ws2812_strip_update_channels+0x30>)
 80086be:	f7fa ff7b 	bl	80035b8 <log_0>
}
 80086c2:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086c6:	bd08      	pop	{r3, pc}
 80086c8:	0800ee38 	.word	0x0800ee38
 80086cc:	0800edd8 	.word	0x0800edd8
 80086d0:	08010030 	.word	0x08010030

080086d4 <ws2812_pwm_write>:
static int ws2812_pwm_write(const struct device *dev) {
 80086d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d8:	b08b      	sub	sp, #44	; 0x2c
    const struct ws2812_pwm_cfg *cfg = dev->config;
 80086da:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 80086dc:	f8d0 8010 	ldr.w	r8, [r0, #16]
    const struct pwm_stm32_config *pwm_cfg = cfg->pwm.dev->config;
 80086e0:	6823      	ldr	r3, [r4, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
    TIM_TypeDef *tim = pwm_cfg->timer;
 80086e4:	681d      	ldr	r5, [r3, #0]
    uint8_t *buf = cfg->px_buf;
 80086e6:	f8d4 9010 	ldr.w	r9, [r4, #16]
    uint32_t channel = ch2ll[cfg->pwm.channel - 1u];
 80086ea:	6863      	ldr	r3, [r4, #4]
 80086ec:	3b01      	subs	r3, #1
 80086ee:	4a63      	ldr	r2, [pc, #396]	; (800887c <ws2812_pwm_write+0x1a8>)
 80086f0:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
    LL_TIM_OC_StructInit(&oc_init);
 80086f4:	a802      	add	r0, sp, #8
 80086f6:	f005 f906 	bl	800d906 <LL_TIM_OC_StructInit>
    oc_init.OCMode = LL_TIM_OCMODE_PWM1;
 80086fa:	2360      	movs	r3, #96	; 0x60
 80086fc:	9302      	str	r3, [sp, #8]
    oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 80086fe:	2301      	movs	r3, #1
 8008700:	9303      	str	r3, [sp, #12]
    oc_init.OCPolarity = get_polarity(cfg->pwm.flags);
 8008702:	7b20      	ldrb	r0, [r4, #12]
 8008704:	f005 f98c 	bl	800da20 <get_polarity>
 8008708:	9006      	str	r0, [sp, #24]
    if (LL_TIM_OC_Init(tim, channel, &oc_init) != SUCCESS) {
 800870a:	aa02      	add	r2, sp, #8
 800870c:	4659      	mov	r1, fp
 800870e:	4628      	mov	r0, r5
 8008710:	f005 f903 	bl	800d91a <LL_TIM_OC_Init>
 8008714:	bb38      	cbnz	r0, 8008766 <ws2812_pwm_write+0x92>
 8008716:	4603      	mov	r3, r0
	__asm__ volatile(
 8008718:	f04f 0210 	mov.w	r2, #16
 800871c:	f3ef 8111 	mrs	r1, BASEPRI
 8008720:	f382 8812 	msr	BASEPRI_MAX, r2
 8008724:	f3bf 8f6f 	isb	sy
 8008728:	9101      	str	r1, [sp, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800872a:	682a      	ldr	r2, [r5, #0]
 800872c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008730:	602a      	str	r2, [r5, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008732:	f1bb 0f01 	cmp.w	fp, #1
 8008736:	d02c      	beq.n	8008792 <ws2812_pwm_write+0xbe>
 8008738:	f1bb 0f04 	cmp.w	fp, #4
 800873c:	d028      	beq.n	8008790 <ws2812_pwm_write+0xbc>
 800873e:	f1bb 0f10 	cmp.w	fp, #16
 8008742:	d048      	beq.n	80087d6 <ws2812_pwm_write+0x102>
 8008744:	f1bb 0f40 	cmp.w	fp, #64	; 0x40
 8008748:	d047      	beq.n	80087da <ws2812_pwm_write+0x106>
 800874a:	f5bb 7f80 	cmp.w	fp, #256	; 0x100
 800874e:	d046      	beq.n	80087de <ws2812_pwm_write+0x10a>
 8008750:	f5bb 6f80 	cmp.w	fp, #1024	; 0x400
 8008754:	d045      	beq.n	80087e2 <ws2812_pwm_write+0x10e>
 8008756:	f5bb 5f80 	cmp.w	fp, #4096	; 0x1000
 800875a:	d044      	beq.n	80087e6 <ws2812_pwm_write+0x112>
 800875c:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
 8008760:	d014      	beq.n	800878c <ws2812_pwm_write+0xb8>
 8008762:	2308      	movs	r3, #8
 8008764:	e015      	b.n	8008792 <ws2812_pwm_write+0xbe>
 8008766:	4b46      	ldr	r3, [pc, #280]	; (8008880 <ws2812_pwm_write+0x1ac>)
 8008768:	4a46      	ldr	r2, [pc, #280]	; (8008884 <ws2812_pwm_write+0x1b0>)
 800876a:	1a9b      	subs	r3, r3, r2
 800876c:	08db      	lsrs	r3, r3, #3
        LOG_ERR("Could not initialize timer channel output");
 800876e:	f04f 0100 	mov.w	r1, #0
 8008772:	2201      	movs	r2, #1
 8008774:	f362 0102 	bfi	r1, r2, #0, #3
 8008778:	f36f 01c5 	bfc	r1, #3, #3
 800877c:	f363 118f 	bfi	r1, r3, #6, #10
 8008780:	4841      	ldr	r0, [pc, #260]	; (8008888 <ws2812_pwm_write+0x1b4>)
 8008782:	f7fa ff19 	bl	80035b8 <log_0>
        return -EIO;
 8008786:	f06f 0004 	mvn.w	r0, #4
 800878a:	e073      	b.n	8008874 <ws2812_pwm_write+0x1a0>
 800878c:	2307      	movs	r3, #7
 800878e:	e000      	b.n	8008792 <ws2812_pwm_write+0xbe>
 8008790:	2301      	movs	r3, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008792:	f105 0218 	add.w	r2, r5, #24
 8008796:	493d      	ldr	r1, [pc, #244]	; (800888c <ws2812_pwm_write+0x1b8>)
 8008798:	5cc8      	ldrb	r0, [r1, r3]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800879a:	5811      	ldr	r1, [r2, r0]
 800879c:	4e3c      	ldr	r6, [pc, #240]	; (8008890 <ws2812_pwm_write+0x1bc>)
 800879e:	5cf6      	ldrb	r6, [r6, r3]
 80087a0:	2308      	movs	r3, #8
 80087a2:	40b3      	lsls	r3, r6
 80087a4:	430b      	orrs	r3, r1
 80087a6:	5013      	str	r3, [r2, r0]
    LL_TIM_SetAutoReload(tim, ctx->pwm_period_cycles - 1u);
 80087a8:	f8d8 3000 	ldr.w	r3, [r8]
 80087ac:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 80087ae:	62eb      	str	r3, [r5, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80087b0:	696b      	ldr	r3, [r5, #20]
 80087b2:	f043 0301 	orr.w	r3, r3, #1
 80087b6:	616b      	str	r3, [r5, #20]
    generate_timer_event[cfg->pwm.channel](tim);
 80087b8:	6862      	ldr	r2, [r4, #4]
 80087ba:	4b36      	ldr	r3, [pc, #216]	; (8008894 <ws2812_pwm_write+0x1c0>)
 80087bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087c0:	4628      	mov	r0, r5
 80087c2:	4798      	blx	r3
    clear_timer_flag[cfg->pwm.channel](tim);
 80087c4:	6862      	ldr	r2, [r4, #4]
 80087c6:	4b34      	ldr	r3, [pc, #208]	; (8008898 <ws2812_pwm_write+0x1c4>)
 80087c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087cc:	4628      	mov	r0, r5
 80087ce:	4798      	blx	r3
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 80087d0:	f04f 0a00 	mov.w	sl, #0
 80087d4:	e02d      	b.n	8008832 <ws2812_pwm_write+0x15e>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80087d6:	2302      	movs	r3, #2
 80087d8:	e7db      	b.n	8008792 <ws2812_pwm_write+0xbe>
 80087da:	2303      	movs	r3, #3
 80087dc:	e7d9      	b.n	8008792 <ws2812_pwm_write+0xbe>
 80087de:	2304      	movs	r3, #4
 80087e0:	e7d7      	b.n	8008792 <ws2812_pwm_write+0xbe>
 80087e2:	2305      	movs	r3, #5
 80087e4:	e7d5      	b.n	8008792 <ws2812_pwm_write+0xbe>
 80087e6:	2306      	movs	r3, #6
 80087e8:	e7d3      	b.n	8008792 <ws2812_pwm_write+0xbe>
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 80087ea:	f8d8 1008 	ldr.w	r1, [r8, #8]
            set_timer_compare[cfg->pwm.channel - 1u](tim, value);
 80087ee:	6863      	ldr	r3, [r4, #4]
 80087f0:	3b01      	subs	r3, #1
 80087f2:	4a2a      	ldr	r2, [pc, #168]	; (800889c <ws2812_pwm_write+0x1c8>)
 80087f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087f8:	4628      	mov	r0, r5
 80087fa:	4798      	blx	r3
            while (!is_active_timer_flag[cfg->pwm.channel](tim));
 80087fc:	6862      	ldr	r2, [r4, #4]
 80087fe:	4b28      	ldr	r3, [pc, #160]	; (80088a0 <ws2812_pwm_write+0x1cc>)
 8008800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008804:	4628      	mov	r0, r5
 8008806:	4798      	blx	r3
 8008808:	2800      	cmp	r0, #0
 800880a:	d0f7      	beq.n	80087fc <ws2812_pwm_write+0x128>
            clear_timer_flag[cfg->pwm.channel](tim);
 800880c:	6862      	ldr	r2, [r4, #4]
 800880e:	4b22      	ldr	r3, [pc, #136]	; (8008898 <ws2812_pwm_write+0x1c4>)
 8008810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008814:	4628      	mov	r0, r5
 8008816:	4798      	blx	r3
            tmp <<= 1;
 8008818:	0076      	lsls	r6, r6, #1
 800881a:	b2f6      	uxtb	r6, r6
        for(int j = 0; j < 8; j++) {
 800881c:	3701      	adds	r7, #1
 800881e:	2f07      	cmp	r7, #7
 8008820:	dc05      	bgt.n	800882e <ws2812_pwm_write+0x15a>
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 8008822:	f016 0f80 	tst.w	r6, #128	; 0x80
 8008826:	d1e0      	bne.n	80087ea <ws2812_pwm_write+0x116>
 8008828:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800882c:	e7df      	b.n	80087ee <ws2812_pwm_write+0x11a>
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 800882e:	f10a 0a01 	add.w	sl, sl, #1
 8008832:	6963      	ldr	r3, [r4, #20]
 8008834:	459a      	cmp	sl, r3
 8008836:	d203      	bcs.n	8008840 <ws2812_pwm_write+0x16c>
        uint8_t tmp = *buf++;
 8008838:	f819 6b01 	ldrb.w	r6, [r9], #1
        for(int j = 0; j < 8; j++) {
 800883c:	2700      	movs	r7, #0
 800883e:	e7ee      	b.n	800881e <ws2812_pwm_write+0x14a>
    set_timer_compare[cfg->pwm.channel - 1u](tim, 0);
 8008840:	6863      	ldr	r3, [r4, #4]
 8008842:	3b01      	subs	r3, #1
 8008844:	4a15      	ldr	r2, [pc, #84]	; (800889c <ws2812_pwm_write+0x1c8>)
 8008846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800884a:	2100      	movs	r1, #0
 800884c:	4628      	mov	r0, r5
 800884e:	4798      	blx	r3
    while (!is_active_timer_flag[cfg->pwm.channel](tim));
 8008850:	6862      	ldr	r2, [r4, #4]
 8008852:	4b13      	ldr	r3, [pc, #76]	; (80088a0 <ws2812_pwm_write+0x1cc>)
 8008854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008858:	4628      	mov	r0, r5
 800885a:	4798      	blx	r3
 800885c:	2800      	cmp	r0, #0
 800885e:	d0f7      	beq.n	8008850 <ws2812_pwm_write+0x17c>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008860:	6a2b      	ldr	r3, [r5, #32]
 8008862:	ea23 030b 	bic.w	r3, r3, fp
 8008866:	622b      	str	r3, [r5, #32]
	__asm__ volatile(
 8008868:	9b01      	ldr	r3, [sp, #4]
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
    return 0;
 8008872:	2000      	movs	r0, #0
}
 8008874:	b00b      	add	sp, #44	; 0x2c
 8008876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800887a:	bf00      	nop
 800887c:	080100e4 	.word	0x080100e4
 8008880:	0800ee38 	.word	0x0800ee38
 8008884:	0800edd8 	.word	0x0800edd8
 8008888:	0800f9cc 	.word	0x0800f9cc
 800888c:	080100cc 	.word	0x080100cc
 8008890:	080100d8 	.word	0x080100d8
 8008894:	08010114 	.word	0x08010114
 8008898:	080100fc 	.word	0x080100fc
 800889c:	08010144 	.word	0x08010144
 80088a0:	0801012c 	.word	0x0801012c

080088a4 <ws2812_strip_update_rgb>:
                                   size_t num_pixels) {
 80088a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    const struct ws2812_pwm_cfg *cfg = dev->config;
 80088a6:	6844      	ldr	r4, [r0, #4]
    uint8_t *px_buf = cfg->px_buf;
 80088a8:	6925      	ldr	r5, [r4, #16]
    overflow = size_mul_overflow(num_pixels, cfg->num_colors, &nbytes);
 80088aa:	7e23      	ldrb	r3, [r4, #24]
	return __builtin_mul_overflow(a, b, result);
}

static inline bool size_mul_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_mul_overflow(a, b, result);
 80088ac:	2600      	movs	r6, #0
 80088ae:	fba2 3703 	umull	r3, r7, r2, r3
 80088b2:	b92f      	cbnz	r7, 80088c0 <ws2812_strip_update_rgb+0x1c>
    return !overflow && (nbytes <= cfg->px_buf_size);
 80088b4:	b936      	cbnz	r6, 80088c4 <ws2812_strip_update_rgb+0x20>
 80088b6:	6966      	ldr	r6, [r4, #20]
 80088b8:	42b3      	cmp	r3, r6
 80088ba:	d90b      	bls.n	80088d4 <ws2812_strip_update_rgb+0x30>
 80088bc:	2300      	movs	r3, #0
 80088be:	e002      	b.n	80088c6 <ws2812_strip_update_rgb+0x22>
 80088c0:	2601      	movs	r6, #1
 80088c2:	e7f7      	b.n	80088b4 <ws2812_strip_update_rgb+0x10>
 80088c4:	2300      	movs	r3, #0
    if (!num_pixels_ok(cfg, num_pixels)) {
 80088c6:	b13b      	cbz	r3, 80088d8 <ws2812_strip_update_rgb+0x34>
    for (i = 0; i < num_pixels; i++) {
 80088c8:	f04f 0e00 	mov.w	lr, #0
 80088cc:	4596      	cmp	lr, r2
 80088ce:	d22e      	bcs.n	800892e <ws2812_strip_update_rgb+0x8a>
        for (j = 0; j < cfg->num_colors; j++) {
 80088d0:	2300      	movs	r3, #0
 80088d2:	e009      	b.n	80088e8 <ws2812_strip_update_rgb+0x44>
    return !overflow && (nbytes <= cfg->px_buf_size);
 80088d4:	2301      	movs	r3, #1
 80088d6:	e7f6      	b.n	80088c6 <ws2812_strip_update_rgb+0x22>
        return -ENOMEM;
 80088d8:	f06f 050b 	mvn.w	r5, #11
 80088dc:	e02d      	b.n	800893a <ws2812_strip_update_rgb+0x96>
                    *px_buf = 0;
 80088de:	2600      	movs	r6, #0
 80088e0:	702e      	strb	r6, [r5, #0]
            px_buf++;
 80088e2:	3501      	adds	r5, #1
        for (j = 0; j < cfg->num_colors; j++) {
 80088e4:	3301      	adds	r3, #1
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	f894 c018 	ldrb.w	ip, [r4, #24]
 80088ec:	459c      	cmp	ip, r3
 80088ee:	d91a      	bls.n	8008926 <ws2812_strip_update_rgb+0x82>
            switch (cfg->color_mapping[j]) {
 80088f0:	69e6      	ldr	r6, [r4, #28]
 80088f2:	f816 c003 	ldrb.w	ip, [r6, r3]
 80088f6:	f1bc 0f03 	cmp.w	ip, #3
 80088fa:	d820      	bhi.n	800893e <ws2812_strip_update_rgb+0x9a>
 80088fc:	a601      	add	r6, pc, #4	; (adr r6, 8008904 <ws2812_strip_update_rgb+0x60>)
 80088fe:	f856 f02c 	ldr.w	pc, [r6, ip, lsl #2]
 8008902:	bf00      	nop
 8008904:	080088df 	.word	0x080088df
 8008908:	08008915 	.word	0x08008915
 800890c:	0800891b 	.word	0x0800891b
 8008910:	08008921 	.word	0x08008921
                    *px_buf = pixels->r;
 8008914:	784e      	ldrb	r6, [r1, #1]
 8008916:	702e      	strb	r6, [r5, #0]
                    break;
 8008918:	e7e3      	b.n	80088e2 <ws2812_strip_update_rgb+0x3e>
                    *px_buf = pixels->g;
 800891a:	788e      	ldrb	r6, [r1, #2]
 800891c:	702e      	strb	r6, [r5, #0]
                    break;
 800891e:	e7e0      	b.n	80088e2 <ws2812_strip_update_rgb+0x3e>
                    *px_buf = pixels->b;
 8008920:	78ce      	ldrb	r6, [r1, #3]
 8008922:	702e      	strb	r6, [r5, #0]
                    break;
 8008924:	e7dd      	b.n	80088e2 <ws2812_strip_update_rgb+0x3e>
        pixels++;
 8008926:	3104      	adds	r1, #4
    for (i = 0; i < num_pixels; i++) {
 8008928:	f10e 0e01 	add.w	lr, lr, #1
 800892c:	e7ce      	b.n	80088cc <ws2812_strip_update_rgb+0x28>
    rc = ws2812_pwm_write(dev);
 800892e:	f7ff fed1 	bl	80086d4 <ws2812_pwm_write>
 8008932:	4605      	mov	r5, r0
    ws2812_reset_delay(cfg->reset_delay);
 8008934:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
	return z_impl_k_usleep(us);
 8008936:	f005 fae4 	bl	800df02 <z_impl_k_usleep>
}
 800893a:	4628      	mov	r0, r5
 800893c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            switch (cfg->color_mapping[j]) {
 800893e:	f06f 0515 	mvn.w	r5, #21
 8008942:	e7fa      	b.n	800893a <ws2812_strip_update_rgb+0x96>

08008944 <led_hsv2rgb>:
#include <led_utils/led_utils.h>

void led_hsv2rgb(const struct led_hsv *hsv, struct led_rgb *rgb)
{
 8008944:	b430      	push	{r4, r5}
    if (!hsv->v)
 8008946:	78c4      	ldrb	r4, [r0, #3]
 8008948:	b92c      	cbnz	r4, 8008956 <led_hsv2rgb+0x12>
    {
        rgb->r = rgb->g = rgb->b = 0;
 800894a:	2300      	movs	r3, #0
 800894c:	70cb      	strb	r3, [r1, #3]
 800894e:	708b      	strb	r3, [r1, #2]
 8008950:	704b      	strb	r3, [r1, #1]

            default:
                break;
        }
    }
}
 8008952:	bc30      	pop	{r4, r5}
 8008954:	4770      	bx	lr
    else if (!hsv->s)
 8008956:	7883      	ldrb	r3, [r0, #2]
 8008958:	b91b      	cbnz	r3, 8008962 <led_hsv2rgb+0x1e>
        rgb->r = rgb->g = rgb->b = hsv->v;
 800895a:	70cc      	strb	r4, [r1, #3]
 800895c:	708c      	strb	r4, [r1, #2]
 800895e:	704c      	strb	r4, [r1, #1]
 8008960:	e7f7      	b.n	8008952 <led_hsv2rgb+0xe>
        int hue = hsv->h % 360;
 8008962:	f9b0 2000 	ldrsh.w	r2, [r0]
 8008966:	4831      	ldr	r0, [pc, #196]	; (8008a2c <led_hsv2rgb+0xe8>)
 8008968:	fb80 5002 	smull	r5, r0, r0, r2
 800896c:	4410      	add	r0, r2
 800896e:	17d5      	asrs	r5, r2, #31
 8008970:	ebc5 2020 	rsb	r0, r5, r0, asr #8
 8008974:	f44f 75b4 	mov.w	r5, #360	; 0x168
 8008978:	fb05 2210 	mls	r2, r5, r0, r2
 800897c:	b212      	sxth	r2, r2
        hue = hue < 0 ? 360 + hue : hue;
 800897e:	2a00      	cmp	r2, #0
 8008980:	db2c      	blt.n	80089dc <led_hsv2rgb+0x98>
        int sector = hue / 60;
 8008982:	482b      	ldr	r0, [pc, #172]	; (8008a30 <led_hsv2rgb+0xec>)
 8008984:	fb80 5002 	smull	r5, r0, r0, r2
 8008988:	4410      	add	r0, r2
 800898a:	17d5      	asrs	r5, r2, #31
 800898c:	ebc5 1060 	rsb	r0, r5, r0, asr #5
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 8008990:	f010 0f01 	tst.w	r0, #1
 8008994:	d024      	beq.n	80089e0 <led_hsv2rgb+0x9c>
 8008996:	ebc0 1c00 	rsb	ip, r0, r0, lsl #4
 800899a:	eba2 0c8c 	sub.w	ip, r2, ip, lsl #2
 800899e:	f1cc 0c3c 	rsb	ip, ip, #60	; 0x3c
        int low = (255 - hsv->s) * high / 255;
 80089a2:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80089a6:	fb04 f303 	mul.w	r3, r4, r3
 80089aa:	4a22      	ldr	r2, [pc, #136]	; (8008a34 <led_hsv2rgb+0xf0>)
 80089ac:	fb82 5203 	smull	r5, r2, r2, r3
 80089b0:	441a      	add	r2, r3
 80089b2:	17db      	asrs	r3, r3, #31
 80089b4:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
        int middle = low + (high - low) * angle / 60;
 80089b8:	1ae2      	subs	r2, r4, r3
 80089ba:	fb0c f202 	mul.w	r2, ip, r2
 80089be:	4d1c      	ldr	r5, [pc, #112]	; (8008a30 <led_hsv2rgb+0xec>)
 80089c0:	fb85 5c02 	smull	r5, ip, r5, r2
 80089c4:	4494      	add	ip, r2
 80089c6:	17d2      	asrs	r2, r2, #31
 80089c8:	ebc2 126c 	rsb	r2, r2, ip, asr #5
 80089cc:	441a      	add	r2, r3
        switch (sector)
 80089ce:	2805      	cmp	r0, #5
 80089d0:	d8bf      	bhi.n	8008952 <led_hsv2rgb+0xe>
 80089d2:	e8df f000 	tbb	[pc, r0]
 80089d6:	1713      	.short	0x1713
 80089d8:	27231f1b 	.word	0x27231f1b
        hue = hue < 0 ? 360 + hue : hue;
 80089dc:	442a      	add	r2, r5
 80089de:	e7d0      	b.n	8008982 <led_hsv2rgb+0x3e>
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 80089e0:	4d13      	ldr	r5, [pc, #76]	; (8008a30 <led_hsv2rgb+0xec>)
 80089e2:	fb85 5c02 	smull	r5, ip, r5, r2
 80089e6:	eb0c 0502 	add.w	r5, ip, r2
 80089ea:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 80089ee:	ebcc 1c65 	rsb	ip, ip, r5, asr #5
 80089f2:	ebcc 1c0c 	rsb	ip, ip, ip, lsl #4
 80089f6:	eba2 0c8c 	sub.w	ip, r2, ip, lsl #2
 80089fa:	e7d2      	b.n	80089a2 <led_hsv2rgb+0x5e>
                rgb->r = high;
 80089fc:	704c      	strb	r4, [r1, #1]
                rgb->g = middle;
 80089fe:	708a      	strb	r2, [r1, #2]
                rgb->b = low;
 8008a00:	70cb      	strb	r3, [r1, #3]
                break;
 8008a02:	e7a6      	b.n	8008952 <led_hsv2rgb+0xe>
                rgb->r = middle;
 8008a04:	704a      	strb	r2, [r1, #1]
                rgb->g = high;
 8008a06:	708c      	strb	r4, [r1, #2]
                rgb->b = low;
 8008a08:	70cb      	strb	r3, [r1, #3]
                break;
 8008a0a:	e7a2      	b.n	8008952 <led_hsv2rgb+0xe>
                rgb->r = low;
 8008a0c:	704b      	strb	r3, [r1, #1]
                rgb->g = high;
 8008a0e:	708c      	strb	r4, [r1, #2]
                rgb->b = middle;
 8008a10:	70ca      	strb	r2, [r1, #3]
                break;
 8008a12:	e79e      	b.n	8008952 <led_hsv2rgb+0xe>
                rgb->r = low;
 8008a14:	704b      	strb	r3, [r1, #1]
                rgb->g = middle;
 8008a16:	708a      	strb	r2, [r1, #2]
                rgb->b = high;
 8008a18:	70cc      	strb	r4, [r1, #3]
                break;
 8008a1a:	e79a      	b.n	8008952 <led_hsv2rgb+0xe>
                rgb->r = middle;
 8008a1c:	704a      	strb	r2, [r1, #1]
                rgb->g = low;
 8008a1e:	708b      	strb	r3, [r1, #2]
                rgb->b = high;
 8008a20:	70cc      	strb	r4, [r1, #3]
                break;
 8008a22:	e796      	b.n	8008952 <led_hsv2rgb+0xe>
                rgb->r = high;
 8008a24:	704c      	strb	r4, [r1, #1]
                rgb->g = low;
 8008a26:	708b      	strb	r3, [r1, #2]
                rgb->b = middle;
 8008a28:	70ca      	strb	r2, [r1, #3]
}
 8008a2a:	e792      	b.n	8008952 <led_hsv2rgb+0xe>
 8008a2c:	b60b60b7 	.word	0xb60b60b7
 8008a30:	88888889 	.word	0x88888889
 8008a34:	80808081 	.word	0x80808081

08008a38 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
 8008a38:	4b03      	ldr	r3, [pc, #12]	; (8008a48 <z_device_state_init+0x10>)

	while (dev < __device_end) {
 8008a3a:	e000      	b.n	8008a3e <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
 8008a3c:	3318      	adds	r3, #24
	while (dev < __device_end) {
 8008a3e:	4a03      	ldr	r2, [pc, #12]	; (8008a4c <z_device_state_init+0x14>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d3fb      	bcc.n	8008a3c <z_device_state_init+0x4>
	}
}
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	0800e9d8 	.word	0x0800e9d8
 8008a4c:	0800eb28 	.word	0x0800eb28

08008a50 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8008a54:	4b11      	ldr	r3, [pc, #68]	; (8008a9c <z_sys_init_run_level+0x4c>)
 8008a56:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8008a5a:	e009      	b.n	8008a70 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
 8008a5c:	4240      	negs	r0, r0
 8008a5e:	e017      	b.n	8008a90 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
 8008a60:	68eb      	ldr	r3, [r5, #12]
 8008a62:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
 8008a64:	68ea      	ldr	r2, [r5, #12]
 8008a66:	7853      	ldrb	r3, [r2, #1]
 8008a68:	f043 0301 	orr.w	r3, r3, #1
 8008a6c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8008a6e:	3408      	adds	r4, #8
 8008a70:	1c73      	adds	r3, r6, #1
 8008a72:	4a0a      	ldr	r2, [pc, #40]	; (8008a9c <z_sys_init_run_level+0x4c>)
 8008a74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a78:	42a3      	cmp	r3, r4
 8008a7a:	d90d      	bls.n	8008a98 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
 8008a7c:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	4628      	mov	r0, r5
 8008a82:	4798      	blx	r3
		if (dev != NULL) {
 8008a84:	2d00      	cmp	r5, #0
 8008a86:	d0f2      	beq.n	8008a6e <z_sys_init_run_level+0x1e>
			if (rc != 0) {
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d0eb      	beq.n	8008a64 <z_sys_init_run_level+0x14>
				if (rc < 0) {
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	dbe5      	blt.n	8008a5c <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
 8008a90:	28ff      	cmp	r0, #255	; 0xff
 8008a92:	dde5      	ble.n	8008a60 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
 8008a94:	20ff      	movs	r0, #255	; 0xff
 8008a96:	e7e3      	b.n	8008a60 <z_sys_init_run_level+0x10>
		}
	}
}
 8008a98:	bd70      	pop	{r4, r5, r6, pc}
 8008a9a:	bf00      	nop
 8008a9c:	08010190 	.word	0x08010190

08008aa0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
 8008aa0:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
 8008aa2:	4605      	mov	r5, r0
 8008aa4:	b328      	cbz	r0, 8008af2 <z_impl_device_get_binding+0x52>
 8008aa6:	7803      	ldrb	r3, [r0, #0]
 8008aa8:	b32b      	cbz	r3, 8008af6 <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
 8008aaa:	4c14      	ldr	r4, [pc, #80]	; (8008afc <z_impl_device_get_binding+0x5c>)
 8008aac:	e000      	b.n	8008ab0 <z_impl_device_get_binding+0x10>
 8008aae:	3418      	adds	r4, #24
 8008ab0:	4b13      	ldr	r3, [pc, #76]	; (8008b00 <z_impl_device_get_binding+0x60>)
 8008ab2:	429c      	cmp	r4, r3
 8008ab4:	d008      	beq.n	8008ac8 <z_impl_device_get_binding+0x28>
		if (z_device_ready(dev) && (dev->name == name)) {
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f004 ffb9 	bl	800da2e <z_device_ready>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d0f6      	beq.n	8008aae <z_impl_device_get_binding+0xe>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	42ab      	cmp	r3, r5
 8008ac4:	d1f3      	bne.n	8008aae <z_impl_device_get_binding+0xe>
 8008ac6:	e012      	b.n	8008aee <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
 8008ac8:	4c0c      	ldr	r4, [pc, #48]	; (8008afc <z_impl_device_get_binding+0x5c>)
 8008aca:	e000      	b.n	8008ace <z_impl_device_get_binding+0x2e>
 8008acc:	3418      	adds	r4, #24
 8008ace:	4b0c      	ldr	r3, [pc, #48]	; (8008b00 <z_impl_device_get_binding+0x60>)
 8008ad0:	429c      	cmp	r4, r3
 8008ad2:	d00b      	beq.n	8008aec <z_impl_device_get_binding+0x4c>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f004 ffaa 	bl	800da2e <z_device_ready>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d0f6      	beq.n	8008acc <z_impl_device_get_binding+0x2c>
 8008ade:	6821      	ldr	r1, [r4, #0]
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	f7f8 f9ae 	bl	8000e42 <strcmp>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d1f0      	bne.n	8008acc <z_impl_device_get_binding+0x2c>
 8008aea:	e000      	b.n	8008aee <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
 8008aec:	2400      	movs	r4, #0
}
 8008aee:	4620      	mov	r0, r4
 8008af0:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
 8008af2:	4604      	mov	r4, r0
 8008af4:	e7fb      	b.n	8008aee <z_impl_device_get_binding+0x4e>
 8008af6:	2400      	movs	r4, #0
 8008af8:	e7f9      	b.n	8008aee <z_impl_device_get_binding+0x4e>
 8008afa:	bf00      	nop
 8008afc:	0800e9d8 	.word	0x0800e9d8
 8008b00:	0800eb28 	.word	0x0800eb28

08008b04 <reason_to_str>:
	return thread_name;
}

static const char *reason_to_str(unsigned int reason)
{
	switch (reason) {
 8008b04:	2804      	cmp	r0, #4
 8008b06:	d80c      	bhi.n	8008b22 <reason_to_str+0x1e>
 8008b08:	e8df f000 	tbb	[pc, r0]
 8008b0c:	07050d03 	.word	0x07050d03
 8008b10:	09          	.byte	0x09
 8008b11:	00          	.byte	0x00
 8008b12:	4806      	ldr	r0, [pc, #24]	; (8008b2c <reason_to_str+0x28>)
 8008b14:	4770      	bx	lr
	case K_ERR_CPU_EXCEPTION:
		return "CPU exception";
	case K_ERR_SPURIOUS_IRQ:
		return "Unhandled interrupt";
	case K_ERR_STACK_CHK_FAIL:
		return "Stack overflow";
 8008b16:	4806      	ldr	r0, [pc, #24]	; (8008b30 <reason_to_str+0x2c>)
 8008b18:	4770      	bx	lr
	case K_ERR_KERNEL_OOPS:
		return "Kernel oops";
 8008b1a:	4806      	ldr	r0, [pc, #24]	; (8008b34 <reason_to_str+0x30>)
 8008b1c:	4770      	bx	lr
	case K_ERR_KERNEL_PANIC:
		return "Kernel panic";
 8008b1e:	4806      	ldr	r0, [pc, #24]	; (8008b38 <reason_to_str+0x34>)
 8008b20:	4770      	bx	lr
	default:
		return "Unknown error";
 8008b22:	4806      	ldr	r0, [pc, #24]	; (8008b3c <reason_to_str+0x38>)
 8008b24:	4770      	bx	lr
		return "Unhandled interrupt";
 8008b26:	4806      	ldr	r0, [pc, #24]	; (8008b40 <reason_to_str+0x3c>)
	}
}
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	080101f8 	.word	0x080101f8
 8008b30:	080101cc 	.word	0x080101cc
 8008b34:	080101dc 	.word	0x080101dc
 8008b38:	080101e8 	.word	0x080101e8
 8008b3c:	080101a8 	.word	0x080101a8
 8008b40:	080101b8 	.word	0x080101b8

08008b44 <thread_name_get>:
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 8008b44:	b130      	cbz	r0, 8008b54 <thread_name_get+0x10>
{
 8008b46:	b508      	push	{r3, lr}
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 8008b48:	f004 fff0 	bl	800db2c <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
 8008b4c:	b120      	cbz	r0, 8008b58 <thread_name_get+0x14>
 8008b4e:	7803      	ldrb	r3, [r0, #0]
 8008b50:	b123      	cbz	r3, 8008b5c <thread_name_get+0x18>
}
 8008b52:	bd08      	pop	{r3, pc}
		thread_name = "unknown";
 8008b54:	4802      	ldr	r0, [pc, #8]	; (8008b60 <thread_name_get+0x1c>)
}
 8008b56:	4770      	bx	lr
		thread_name = "unknown";
 8008b58:	4801      	ldr	r0, [pc, #4]	; (8008b60 <thread_name_get+0x1c>)
 8008b5a:	e7fa      	b.n	8008b52 <thread_name_get+0xe>
 8008b5c:	4800      	ldr	r0, [pc, #0]	; (8008b60 <thread_name_get+0x1c>)
	return thread_name;
 8008b5e:	e7f8      	b.n	8008b52 <thread_name_get+0xe>
 8008b60:	08010208 	.word	0x08010208

08008b64 <k_sys_fatal_error_handler>:
{
 8008b64:	b510      	push	{r4, lr}
 8008b66:	4604      	mov	r4, r0
	z_impl_log_panic();
 8008b68:	f7fa fdb8 	bl	80036dc <z_impl_log_panic>
 8008b6c:	4b09      	ldr	r3, [pc, #36]	; (8008b94 <k_sys_fatal_error_handler+0x30>)
 8008b6e:	4a0a      	ldr	r2, [pc, #40]	; (8008b98 <k_sys_fatal_error_handler+0x34>)
 8008b70:	1a9b      	subs	r3, r3, r2
 8008b72:	08db      	lsrs	r3, r3, #3
	LOG_ERR("Halting system");
 8008b74:	f04f 0100 	mov.w	r1, #0
 8008b78:	2201      	movs	r2, #1
 8008b7a:	f362 0102 	bfi	r1, r2, #0, #3
 8008b7e:	f36f 01c5 	bfc	r1, #3, #3
 8008b82:	f363 118f 	bfi	r1, r3, #6, #10
 8008b86:	4805      	ldr	r0, [pc, #20]	; (8008b9c <k_sys_fatal_error_handler+0x38>)
 8008b88:	f7fa fd16 	bl	80035b8 <log_0>
	arch_system_halt(reason);
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f004 ff5b 	bl	800da48 <arch_system_halt>
 8008b92:	bf00      	nop
 8008b94:	0800edf8 	.word	0x0800edf8
 8008b98:	0800edd8 	.word	0x0800edd8
 8008b9c:	08010210 	.word	0x08010210

08008ba0 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 8008ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba4:	b082      	sub	sp, #8
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	460e      	mov	r6, r1
	__asm__ volatile(
 8008baa:	f04f 0310 	mov.w	r3, #16
 8008bae:	f3ef 8711 	mrs	r7, BASEPRI
 8008bb2:	f383 8812 	msr	BASEPRI_MAX, r3
 8008bb6:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 8008bba:	f001 f8f1 	bl	8009da0 <z_impl_z_current_get>
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	4b29      	ldr	r3, [pc, #164]	; (8008c68 <z_fatal_error+0xc8>)
 8008bc2:	4a2a      	ldr	r2, [pc, #168]	; (8008c6c <z_fatal_error+0xcc>)
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	08db      	lsrs	r3, r3, #3
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
 8008bc8:	f04f 0800 	mov.w	r8, #0
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f362 0802 	bfi	r8, r2, #0, #3
 8008bd2:	f36f 08c5 	bfc	r8, #3, #3
 8008bd6:	f363 188f 	bfi	r8, r3, #6, #10
 8008bda:	4628      	mov	r0, r5
 8008bdc:	f7ff ff92 	bl	8008b04 <reason_to_str>
 8008be0:	4602      	mov	r2, r0
 8008be2:	f8ad 8000 	strh.w	r8, [sp]
 8008be6:	2300      	movs	r3, #0
 8008be8:	4629      	mov	r1, r5
 8008bea:	4821      	ldr	r0, [pc, #132]	; (8008c70 <z_fatal_error+0xd0>)
 8008bec:	f7fa fcaa 	bl	8003544 <log_3>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
 8008bf0:	b11e      	cbz	r6, 8008bfa <z_fatal_error+0x5a>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
 8008bf2:	69f3      	ldr	r3, [r6, #28]
 8008bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bf8:	bb2b      	cbnz	r3, 8008c46 <z_fatal_error+0xa6>
 8008bfa:	4b1b      	ldr	r3, [pc, #108]	; (8008c68 <z_fatal_error+0xc8>)
 8008bfc:	4a1b      	ldr	r2, [pc, #108]	; (8008c6c <z_fatal_error+0xcc>)
 8008bfe:	1a9b      	subs	r3, r3, r2
 8008c00:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Fault during interrupt handling\n");
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
 8008c02:	f04f 0800 	mov.w	r8, #0
 8008c06:	2201      	movs	r2, #1
 8008c08:	f362 0802 	bfi	r8, r2, #0, #3
 8008c0c:	f36f 08c5 	bfc	r8, #3, #3
 8008c10:	f363 188f 	bfi	r8, r3, #6, #10
 8008c14:	4620      	mov	r0, r4
 8008c16:	f7ff ff95 	bl	8008b44 <thread_name_get>
{
	if (IS_ENABLED(CONFIG_LOG_MINIMAL) || IS_ENABLED(CONFIG_LOG2)) {
		return (char *)str;
	}

	return z_log_strdup(str);
 8008c1a:	f7fa fb57 	bl	80032cc <z_log_strdup>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	4643      	mov	r3, r8
 8008c22:	4621      	mov	r1, r4
 8008c24:	4813      	ldr	r0, [pc, #76]	; (8008c74 <z_fatal_error+0xd4>)
 8008c26:	f7fa fd23 	bl	8003670 <log_2>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 8008c2a:	4631      	mov	r1, r6
 8008c2c:	4628      	mov	r0, r5
 8008c2e:	f7ff ff99 	bl	8008b64 <k_sys_fatal_error_handler>
	__asm__ volatile(
 8008c32:	f387 8811 	msr	BASEPRI, r7
 8008c36:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	f7fb fe0a 	bl	8004854 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 8008c40:	b002      	add	sp, #8
 8008c42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c46:	4b08      	ldr	r3, [pc, #32]	; (8008c68 <z_fatal_error+0xc8>)
 8008c48:	4a08      	ldr	r2, [pc, #32]	; (8008c6c <z_fatal_error+0xcc>)
 8008c4a:	1a9b      	subs	r3, r3, r2
 8008c4c:	08db      	lsrs	r3, r3, #3
		LOG_ERR("Fault during interrupt handling\n");
 8008c4e:	f04f 0100 	mov.w	r1, #0
 8008c52:	2201      	movs	r2, #1
 8008c54:	f362 0102 	bfi	r1, r2, #0, #3
 8008c58:	f36f 01c5 	bfc	r1, #3, #3
 8008c5c:	f363 118f 	bfi	r1, r3, #6, #10
 8008c60:	4805      	ldr	r0, [pc, #20]	; (8008c78 <z_fatal_error+0xd8>)
 8008c62:	f7fa fca9 	bl	80035b8 <log_0>
 8008c66:	e7c8      	b.n	8008bfa <z_fatal_error+0x5a>
 8008c68:	0800edf8 	.word	0x0800edf8
 8008c6c:	0800edd8 	.word	0x0800edd8
 8008c70:	08010220 	.word	0x08010220
 8008c74:	0801026c 	.word	0x0801026c
 8008c78:	08010248 	.word	0x08010248

08008c7c <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
 8008c7c:	b510      	push	{r4, lr}
 8008c7e:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
 8008c80:	4c10      	ldr	r4, [pc, #64]	; (8008cc4 <init_idle_thread+0x48>)
 8008c82:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8008c86:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8008c8a:	4b0f      	ldr	r3, [pc, #60]	; (8008cc8 <init_idle_thread+0x4c>)
 8008c8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
 8008c90:	2200      	movs	r2, #0
 8008c92:	9205      	str	r2, [sp, #20]
 8008c94:	2101      	movs	r1, #1
 8008c96:	9104      	str	r1, [sp, #16]
 8008c98:	210f      	movs	r1, #15
 8008c9a:	9103      	str	r1, [sp, #12]
 8008c9c:	9202      	str	r2, [sp, #8]
 8008c9e:	9201      	str	r2, [sp, #4]
 8008ca0:	9300      	str	r3, [sp, #0]
 8008ca2:	4b0a      	ldr	r3, [pc, #40]	; (8008ccc <init_idle_thread+0x50>)
 8008ca4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008ca8:	4909      	ldr	r1, [pc, #36]	; (8008cd0 <init_idle_thread+0x54>)
 8008caa:	f44f 7cb0 	mov.w	ip, #352	; 0x160
 8008cae:	fb0c 1100 	mla	r1, ip, r0, r1
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	f000 f920 	bl	8008ef8 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8008cb8:	7b63      	ldrb	r3, [r4, #13]
 8008cba:	f023 0304 	bic.w	r3, r3, #4
 8008cbe:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
 8008cc0:	b006      	add	sp, #24
 8008cc2:	bd10      	pop	{r4, pc}
 8008cc4:	20000690 	.word	0x20000690
 8008cc8:	20000dfc 	.word	0x20000dfc
 8008ccc:	0800db93 	.word	0x0800db93
 8008cd0:	200029e0 	.word	0x200029e0

08008cd4 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
 8008cd8:	f000 ffac 	bl	8009c34 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
 8008cdc:	4d1b      	ldr	r5, [pc, #108]	; (8008d4c <prepare_multithreading+0x78>)
 8008cde:	4b1c      	ldr	r3, [pc, #112]	; (8008d50 <prepare_multithreading+0x7c>)
 8008ce0:	619d      	str	r5, [r3, #24]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8008ce2:	4b1c      	ldr	r3, [pc, #112]	; (8008d54 <prepare_multithreading+0x80>)
 8008ce4:	9305      	str	r3, [sp, #20]
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	9304      	str	r3, [sp, #16]
 8008cea:	2400      	movs	r4, #0
 8008cec:	9403      	str	r4, [sp, #12]
 8008cee:	9402      	str	r4, [sp, #8]
 8008cf0:	9401      	str	r4, [sp, #4]
 8008cf2:	9400      	str	r4, [sp, #0]
 8008cf4:	4b18      	ldr	r3, [pc, #96]	; (8008d58 <prepare_multithreading+0x84>)
 8008cf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008cfa:	4918      	ldr	r1, [pc, #96]	; (8008d5c <prepare_multithreading+0x88>)
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	f000 f8fb 	bl	8008ef8 <z_setup_new_thread>
 8008d02:	4606      	mov	r6, r0
 8008d04:	7b6b      	ldrb	r3, [r5, #13]
 8008d06:	f023 0304 	bic.w	r3, r3, #4
 8008d0a:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
 8008d0c:	4628      	mov	r0, r5
 8008d0e:	f005 f806 	bl	800dd1e <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 8008d12:	2c00      	cmp	r4, #0
 8008d14:	dd02      	ble.n	8008d1c <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
 8008d16:	4630      	mov	r0, r6
 8008d18:	b006      	add	sp, #24
 8008d1a:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f7ff ffad 	bl	8008c7c <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 8008d22:	4a0f      	ldr	r2, [pc, #60]	; (8008d60 <prepare_multithreading+0x8c>)
 8008d24:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
 8008d28:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8008d2c:	4b08      	ldr	r3, [pc, #32]	; (8008d50 <prepare_multithreading+0x7c>)
 8008d2e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008d32:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
 8008d34:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
 8008d36:	eb04 1184 	add.w	r1, r4, r4, lsl #6
 8008d3a:	4a0a      	ldr	r2, [pc, #40]	; (8008d64 <prepare_multithreading+0x90>)
 8008d3c:	eb02 1241 	add.w	r2, r2, r1, lsl #5
 8008d40:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
 8008d44:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 8008d46:	3401      	adds	r4, #1
 8008d48:	e7e3      	b.n	8008d12 <prepare_multithreading+0x3e>
 8008d4a:	bf00      	nop
 8008d4c:	20000710 	.word	0x20000710
 8008d50:	20000dfc 	.word	0x20000dfc
 8008d54:	08010284 	.word	0x08010284
 8008d58:	08008d69 	.word	0x08008d69
 8008d5c:	200019c0 	.word	0x200019c0
 8008d60:	20000690 	.word	0x20000690
 8008d64:	20002b40 	.word	0x20002b40

08008d68 <bg_thread_main>:
{
 8008d68:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 8008d6a:	4b0b      	ldr	r3, [pc, #44]	; (8008d98 <bg_thread_main+0x30>)
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8008d70:	2002      	movs	r0, #2
 8008d72:	f7ff fe6d 	bl	8008a50 <z_sys_init_run_level>
	boot_banner();
 8008d76:	f001 fd53 	bl	800a820 <boot_banner>
	z_cpp_init_static();
 8008d7a:	f003 fdf3 	bl	800c964 <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 8008d7e:	2003      	movs	r0, #3
 8008d80:	f7ff fe66 	bl	8008a50 <z_sys_init_run_level>
	z_init_static_threads();
 8008d84:	f000 f8e8 	bl	8008f58 <z_init_static_threads>
	main();
 8008d88:	f005 fa6f 	bl	800e26a <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 8008d8c:	4a03      	ldr	r2, [pc, #12]	; (8008d9c <bg_thread_main+0x34>)
 8008d8e:	7b13      	ldrb	r3, [r2, #12]
 8008d90:	f023 0301 	bic.w	r3, r3, #1
 8008d94:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 8008d96:	bd08      	pop	{r3, pc}
 8008d98:	20000e5d 	.word	0x20000e5d
 8008d9c:	20000710 	.word	0x20000710

08008da0 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
 8008da0:	b508      	push	{r3, lr}
 8008da2:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 8008da4:	4a01      	ldr	r2, [pc, #4]	; (8008dac <switch_to_main_thread+0xc>)
 8008da6:	4802      	ldr	r0, [pc, #8]	; (8008db0 <switch_to_main_thread+0x10>)
 8008da8:	f7fb f926 	bl	8003ff8 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 8008dac:	08008d69 	.word	0x08008d69
 8008db0:	20000710 	.word	0x20000710

08008db4 <z_bss_zero>:
{
 8008db4:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 8008db6:	4803      	ldr	r0, [pc, #12]	; (8008dc4 <z_bss_zero+0x10>)
__ssp_bos_icheck3(memset, void *, int)
 8008db8:	4a03      	ldr	r2, [pc, #12]	; (8008dc8 <z_bss_zero+0x14>)
 8008dba:	1a12      	subs	r2, r2, r0
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	f005 fa6c 	bl	800e29a <memset>
}
 8008dc2:	bd08      	pop	{r3, pc}
 8008dc4:	200004a0 	.word	0x200004a0
 8008dc8:	20000e60 	.word	0x20000e60

08008dcc <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 8008dcc:	b500      	push	{lr}
 8008dce:	b0a1      	sub	sp, #132	; 0x84
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	LOG_CORE_INIT();
 8008dd0:	f7fa f9ac 	bl	800312c <log_core_init>
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 8008dd4:	4b1b      	ldr	r3, [pc, #108]	; (8008e44 <z_cstart+0x78>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8008dd6:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 8008dda:	4c1b      	ldr	r4, [pc, #108]	; (8008e48 <z_cstart+0x7c>)
 8008ddc:	6963      	ldr	r3, [r4, #20]
 8008dde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008de2:	6163      	str	r3, [r4, #20]
 8008de4:	23f0      	movs	r3, #240	; 0xf0
 8008de6:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 8008dea:	2500      	movs	r5, #0
 8008dec:	77e5      	strb	r5, [r4, #31]
 8008dee:	7625      	strb	r5, [r4, #24]
 8008df0:	7665      	strb	r5, [r4, #25]
 8008df2:	76a5      	strb	r5, [r4, #26]
 8008df4:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 8008df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dfa:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8008dfe:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 8008e00:	f7fb fce6 	bl	80047d0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 8008e04:	f7fa ffb0 	bl	8003d68 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 8008e08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008e0c:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 8008e0e:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 8008e10:	f7fb fe06 	bl	8004a20 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 8008e14:	f7fb fd34 	bl	8004880 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
 8008e18:	2401      	movs	r4, #1
 8008e1a:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
 8008e1e:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
 8008e22:	951a      	str	r5, [sp, #104]	; 0x68
	dummy_thread->stack_info.size = 0U;
 8008e24:	951b      	str	r5, [sp, #108]	; 0x6c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
 8008e26:	4b09      	ldr	r3, [pc, #36]	; (8008e4c <z_cstart+0x80>)
 8008e28:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 8008e2c:	f7ff fe04 	bl	8008a38 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 8008e30:	4628      	mov	r0, r5
 8008e32:	f7ff fe0d 	bl	8008a50 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 8008e36:	4620      	mov	r0, r4
 8008e38:	f7ff fe0a 	bl	8008a50 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
 8008e3c:	f7ff ff4a 	bl	8008cd4 <prepare_multithreading>
 8008e40:	f7ff ffae 	bl	8008da0 <switch_to_main_thread>
 8008e44:	20003360 	.word	0x20003360
 8008e48:	e000ed00 	.word	0xe000ed00
 8008e4c:	20000dfc 	.word	0x20000dfc

08008e50 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
 8008e50:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 8008e52:	4c06      	ldr	r4, [pc, #24]	; (8008e6c <init_mem_slab_module+0x1c>)
	int rc = 0;
 8008e54:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 8008e56:	e000      	b.n	8008e5a <init_mem_slab_module+0xa>
 8008e58:	3420      	adds	r4, #32
 8008e5a:	4b05      	ldr	r3, [pc, #20]	; (8008e70 <init_mem_slab_module+0x20>)
 8008e5c:	429c      	cmp	r4, r3
 8008e5e:	d204      	bcs.n	8008e6a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
 8008e60:	4620      	mov	r0, r4
 8008e62:	f004 fdfa 	bl	800da5a <create_free_list>
		if (rc < 0) {
 8008e66:	2800      	cmp	r0, #0
 8008e68:	daf6      	bge.n	8008e58 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
 8008e6a:	bd10      	pop	{r4, pc}
 8008e6c:	20000378 	.word	0x20000378
 8008e70:	20000378 	.word	0x20000378

08008e74 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
 8008e74:	b530      	push	{r4, r5, lr}
 8008e76:	b083      	sub	sp, #12
 8008e78:	460d      	mov	r5, r1
	__asm__ volatile(
 8008e7a:	f04f 0410 	mov.w	r4, #16
 8008e7e:	f3ef 8111 	mrs	r1, BASEPRI
 8008e82:	f384 8812 	msr	BASEPRI_MAX, r4
 8008e86:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
 8008e8a:	6984      	ldr	r4, [r0, #24]
 8008e8c:	b16c      	cbz	r4, 8008eaa <k_mem_slab_alloc+0x36>
		/* take a free block */
		*mem = slab->free_list;
 8008e8e:	602c      	str	r4, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
 8008e90:	6983      	ldr	r3, [r0, #24]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	6183      	str	r3, [r0, #24]
		slab->num_used++;
 8008e96:	69c3      	ldr	r3, [r0, #28]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
 8008e9c:	2000      	movs	r0, #0
	__asm__ volatile(
 8008e9e:	f381 8811 	msr	BASEPRI, r1
 8008ea2:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
 8008ea6:	b003      	add	sp, #12
 8008ea8:	bd30      	pop	{r4, r5, pc}
 8008eaa:	f100 0c08 	add.w	ip, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
 8008eae:	ea53 0402 	orrs.w	r4, r3, r2
 8008eb2:	d104      	bne.n	8008ebe <k_mem_slab_alloc+0x4a>
		*mem = NULL;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
 8008eb8:	f06f 000b 	mvn.w	r0, #11
 8008ebc:	e7ef      	b.n	8008e9e <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
 8008ebe:	9200      	str	r2, [sp, #0]
 8008ec0:	9301      	str	r3, [sp, #4]
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	4660      	mov	r0, ip
 8008ec6:	f000 fd8d 	bl	80099e4 <z_pend_curr>
		if (result == 0) {
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	d1eb      	bne.n	8008ea6 <k_mem_slab_alloc+0x32>
			*mem = _current->base.swap_data;
 8008ece:	4b02      	ldr	r3, [pc, #8]	; (8008ed8 <k_mem_slab_alloc+0x64>)
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	695b      	ldr	r3, [r3, #20]
 8008ed4:	602b      	str	r3, [r5, #0]
		return result;
 8008ed6:	e7e6      	b.n	8008ea6 <k_mem_slab_alloc+0x32>
 8008ed8:	20000dfc 	.word	0x20000dfc

08008edc <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
 8008edc:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 8008ede:	ea53 0102 	orrs.w	r1, r3, r2
 8008ee2:	d102      	bne.n	8008eea <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
 8008ee4:	f004 fe24 	bl	800db30 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
 8008ee8:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 8008eea:	4902      	ldr	r1, [pc, #8]	; (8008ef4 <schedule_new_thread+0x18>)
 8008eec:	3018      	adds	r0, #24
 8008eee:	f001 f80b 	bl	8009f08 <z_add_timeout>
 8008ef2:	e7f9      	b.n	8008ee8 <schedule_new_thread+0xc>
 8008ef4:	0800dd57 	.word	0x0800dd57

08008ef8 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 8008ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008efa:	b085      	sub	sp, #20
 8008efc:	4604      	mov	r4, r0
 8008efe:	460e      	mov	r6, r1
 8008f00:	4615      	mov	r5, r2
 8008f02:	461f      	mov	r7, r3
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 8008f04:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
 8008f08:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
 8008f0a:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
 8008f0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f0e:	2204      	movs	r2, #4
 8008f10:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008f12:	f004 fe11 	bl	800db38 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
 8008f16:	462a      	mov	r2, r5
 8008f18:	4631      	mov	r1, r6
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f004 fdee 	bl	800dafc <setup_thread_stack>
 8008f20:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8008f22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f24:	9302      	str	r3, [sp, #8]
 8008f26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f28:	9301      	str	r3, [sp, #4]
 8008f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f2c:	9300      	str	r3, [sp, #0]
 8008f2e:	463b      	mov	r3, r7
 8008f30:	4602      	mov	r2, r0
 8008f32:	4631      	mov	r1, r6
 8008f34:	4620      	mov	r0, r4
 8008f36:	f7fb f819 	bl	8003f6c <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
 8008f3e:	4b05      	ldr	r3, [pc, #20]	; (8008f54 <z_setup_new_thread+0x5c>)
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	b123      	cbz	r3, 8008f4e <z_setup_new_thread+0x56>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
 8008f44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f46:	6763      	str	r3, [r4, #116]	; 0x74
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
 8008f48:	4628      	mov	r0, r5
 8008f4a:	b005      	add	sp, #20
 8008f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		new_thread->resource_pool = NULL;
 8008f4e:	6763      	str	r3, [r4, #116]	; 0x74
		return stack_ptr;
 8008f50:	e7fa      	b.n	8008f48 <z_setup_new_thread+0x50>
 8008f52:	bf00      	nop
 8008f54:	20000dfc 	.word	0x20000dfc

08008f58 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
 8008f58:	b510      	push	{r4, lr}
 8008f5a:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
 8008f5c:	4c1d      	ldr	r4, [pc, #116]	; (8008fd4 <z_init_static_threads+0x7c>)
 8008f5e:	e014      	b.n	8008f8a <z_init_static_threads+0x32>
		z_setup_new_thread(
 8008f60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008f62:	9305      	str	r3, [sp, #20]
 8008f64:	6a23      	ldr	r3, [r4, #32]
 8008f66:	9304      	str	r3, [sp, #16]
 8008f68:	69e3      	ldr	r3, [r4, #28]
 8008f6a:	9303      	str	r3, [sp, #12]
 8008f6c:	69a3      	ldr	r3, [r4, #24]
 8008f6e:	9302      	str	r3, [sp, #8]
 8008f70:	6963      	ldr	r3, [r4, #20]
 8008f72:	9301      	str	r3, [sp, #4]
 8008f74:	6923      	ldr	r3, [r4, #16]
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	68e3      	ldr	r3, [r4, #12]
 8008f7a:	68a2      	ldr	r2, [r4, #8]
 8008f7c:	6861      	ldr	r1, [r4, #4]
 8008f7e:	6820      	ldr	r0, [r4, #0]
 8008f80:	f7ff ffba 	bl	8008ef8 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 8008f88:	3430      	adds	r4, #48	; 0x30
 8008f8a:	4b13      	ldr	r3, [pc, #76]	; (8008fd8 <z_init_static_threads+0x80>)
 8008f8c:	429c      	cmp	r4, r3
 8008f8e:	d3e7      	bcc.n	8008f60 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
 8008f90:	f000 fbd4 	bl	800973c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 8008f94:	4c0f      	ldr	r4, [pc, #60]	; (8008fd4 <z_init_static_threads+0x7c>)
 8008f96:	e000      	b.n	8008f9a <z_init_static_threads+0x42>
 8008f98:	3430      	adds	r4, #48	; 0x30
 8008f9a:	4b0f      	ldr	r3, [pc, #60]	; (8008fd8 <z_init_static_threads+0x80>)
 8008f9c:	429c      	cmp	r4, r3
 8008f9e:	d214      	bcs.n	8008fca <z_init_static_threads+0x72>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 8008fa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fa6:	d0f7      	beq.n	8008f98 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
					    K_MSEC(thread_data->init_delay));
 8008fa8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008fac:	17d8      	asrs	r0, r3, #31
 8008fae:	0082      	lsls	r2, r0, #2
 8008fb0:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8008fb4:	0099      	lsls	r1, r3, #2
 8008fb6:	18c9      	adds	r1, r1, r3
 8008fb8:	eb40 0002 	adc.w	r0, r0, r2
 8008fbc:	184a      	adds	r2, r1, r1
 8008fbe:	eb40 0300 	adc.w	r3, r0, r0
			schedule_new_thread(thread_data->init_thread,
 8008fc2:	6820      	ldr	r0, [r4, #0]
 8008fc4:	f7ff ff8a 	bl	8008edc <schedule_new_thread>
 8008fc8:	e7e6      	b.n	8008f98 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
 8008fca:	f000 fdc1 	bl	8009b50 <k_sched_unlock>
}
 8008fce:	b006      	add	sp, #24
 8008fd0:	bd10      	pop	{r4, pc}
 8008fd2:	bf00      	nop
 8008fd4:	200002e0 	.word	0x200002e0
 8008fd8:	20000340 	.word	0x20000340

08008fdc <z_impl_k_msgq_put>:
	return 0;
}


int z_impl_k_msgq_put(struct k_msgq *msgq, const void *data, k_timeout_t timeout)
{
 8008fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe0:	b082      	sub	sp, #8
 8008fe2:	4604      	mov	r4, r0
 8008fe4:	460d      	mov	r5, r1

	struct k_thread *pending_thread;
	k_spinlock_key_t key;
	int result;

	key = k_spin_lock(&msgq->lock);
 8008fe6:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
 8008fea:	f04f 0110 	mov.w	r1, #16
 8008fee:	f3ef 8611 	mrs	r6, BASEPRI
 8008ff2:	f381 8812 	msr	BASEPRI_MAX, r1
 8008ff6:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, put, msgq, timeout);

	if (msgq->used_msgs < msgq->max_msgs) {
 8008ffa:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8008ffc:	6921      	ldr	r1, [r4, #16]
 8008ffe:	4288      	cmp	r0, r1
 8009000:	d30b      	bcc.n	800901a <z_impl_k_msgq_put+0x3e>
#ifdef CONFIG_POLL
			handle_poll_events(msgq, K_POLL_STATE_MSGQ_DATA_AVAILABLE);
#endif /* CONFIG_POLL */
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 8009002:	ea53 0102 	orrs.w	r1, r3, r2
 8009006:	d137      	bne.n	8009078 <z_impl_k_msgq_put+0x9c>
		/* don't wait for message space to become available */
		result = -ENOMSG;
 8009008:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800900c:	f386 8811 	msr	BASEPRI, r6
 8009010:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, put, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 8009014:	b002      	add	sp, #8
 8009016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800901a:	4620      	mov	r0, r4
 800901c:	f004 ff46 	bl	800deac <z_unpend_first_thread>
		if (pending_thread != NULL) {
 8009020:	4680      	mov	r8, r0
 8009022:	b180      	cbz	r0, 8009046 <z_impl_k_msgq_put+0x6a>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 8009024:	68e2      	ldr	r2, [r4, #12]
 8009026:	4629      	mov	r1, r5
 8009028:	6940      	ldr	r0, [r0, #20]
 800902a:	f005 f928 	bl	800e27e <memcpy>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 800902e:	2400      	movs	r4, #0
 8009030:	f8c8 407c 	str.w	r4, [r8, #124]	; 0x7c
			z_ready_thread(pending_thread);
 8009034:	4640      	mov	r0, r8
 8009036:	f004 fe72 	bl	800dd1e <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800903a:	4631      	mov	r1, r6
 800903c:	4638      	mov	r0, r7
 800903e:	f000 fb61 	bl	8009704 <z_reschedule>
			return 0;
 8009042:	4620      	mov	r0, r4
 8009044:	e7e6      	b.n	8009014 <z_impl_k_msgq_put+0x38>
 8009046:	68e2      	ldr	r2, [r4, #12]
 8009048:	4629      	mov	r1, r5
 800904a:	6a20      	ldr	r0, [r4, #32]
 800904c:	f005 f917 	bl	800e27e <memcpy>
			msgq->write_ptr += msgq->msg_size;
 8009050:	68e2      	ldr	r2, [r4, #12]
 8009052:	6a23      	ldr	r3, [r4, #32]
 8009054:	4413      	add	r3, r2
 8009056:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 8009058:	69a2      	ldr	r2, [r4, #24]
 800905a:	4293      	cmp	r3, r2
 800905c:	d009      	beq.n	8009072 <z_impl_k_msgq_put+0x96>
			msgq->used_msgs++;
 800905e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009060:	3301      	adds	r3, #1
 8009062:	6263      	str	r3, [r4, #36]	; 0x24
	z_handle_obj_poll_events(&msgq->poll_events, state);
 8009064:	2110      	movs	r1, #16
 8009066:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800906a:	f005 f8ee 	bl	800e24a <z_handle_obj_poll_events>
		result = 0;
 800906e:	2000      	movs	r0, #0
 8009070:	e7cc      	b.n	800900c <z_impl_k_msgq_put+0x30>
				msgq->write_ptr = msgq->buffer_start;
 8009072:	6963      	ldr	r3, [r4, #20]
 8009074:	6223      	str	r3, [r4, #32]
 8009076:	e7f2      	b.n	800905e <z_impl_k_msgq_put+0x82>
		_current->base.swap_data = (void *) data;
 8009078:	4905      	ldr	r1, [pc, #20]	; (8009090 <z_impl_k_msgq_put+0xb4>)
 800907a:	6889      	ldr	r1, [r1, #8]
 800907c:	614d      	str	r5, [r1, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800907e:	9200      	str	r2, [sp, #0]
 8009080:	9301      	str	r3, [sp, #4]
 8009082:	4622      	mov	r2, r4
 8009084:	4631      	mov	r1, r6
 8009086:	4638      	mov	r0, r7
 8009088:	f000 fcac 	bl	80099e4 <z_pend_curr>
		return result;
 800908c:	e7c2      	b.n	8009014 <z_impl_k_msgq_put+0x38>
 800908e:	bf00      	nop
 8009090:	20000dfc 	.word	0x20000dfc

08009094 <z_impl_k_msgq_get>:
}
#include <syscalls/k_msgq_get_attrs_mrsh.c>
#endif

int z_impl_k_msgq_get(struct k_msgq *msgq, void *data, k_timeout_t timeout)
{
 8009094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009096:	b083      	sub	sp, #12
 8009098:	4604      	mov	r4, r0
 800909a:	4608      	mov	r0, r1

	k_spinlock_key_t key;
	struct k_thread *pending_thread;
	int result;

	key = k_spin_lock(&msgq->lock);
 800909c:	f104 0608 	add.w	r6, r4, #8
	__asm__ volatile(
 80090a0:	f04f 0110 	mov.w	r1, #16
 80090a4:	f3ef 8511 	mrs	r5, BASEPRI
 80090a8:	f381 8812 	msr	BASEPRI_MAX, r1
 80090ac:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, get, msgq, timeout);

	if (msgq->used_msgs > 0U) {
 80090b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80090b2:	2900      	cmp	r1, #0
 80090b4:	d033      	beq.n	800911e <z_impl_k_msgq_get+0x8a>
 80090b6:	68e2      	ldr	r2, [r4, #12]
 80090b8:	69e1      	ldr	r1, [r4, #28]
 80090ba:	f005 f8e0 	bl	800e27e <memcpy>
		/* take first available message from queue */
		(void)memcpy(data, msgq->read_ptr, msgq->msg_size);
		msgq->read_ptr += msgq->msg_size;
 80090be:	68e2      	ldr	r2, [r4, #12]
 80090c0:	69e3      	ldr	r3, [r4, #28]
 80090c2:	4413      	add	r3, r2
 80090c4:	61e3      	str	r3, [r4, #28]
		if (msgq->read_ptr == msgq->buffer_end) {
 80090c6:	69a2      	ldr	r2, [r4, #24]
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d022      	beq.n	8009112 <z_impl_k_msgq_get+0x7e>
			msgq->read_ptr = msgq->buffer_start;
		}
		msgq->used_msgs--;
 80090cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090ce:	3b01      	subs	r3, #1
 80090d0:	6263      	str	r3, [r4, #36]	; 0x24

		/* handle first thread waiting to write (if any) */
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 80090d2:	4620      	mov	r0, r4
 80090d4:	f004 feea 	bl	800deac <z_unpend_first_thread>
		if (pending_thread != NULL) {
 80090d8:	4607      	mov	r7, r0
 80090da:	2800      	cmp	r0, #0
 80090dc:	d035      	beq.n	800914a <z_impl_k_msgq_get+0xb6>
 80090de:	68e2      	ldr	r2, [r4, #12]
 80090e0:	6941      	ldr	r1, [r0, #20]
 80090e2:	6a20      	ldr	r0, [r4, #32]
 80090e4:	f005 f8cb 	bl	800e27e <memcpy>
			SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_msgq, get, msgq, timeout);

			/* add thread's message to queue */
			(void)memcpy(msgq->write_ptr, pending_thread->base.swap_data,
			       msgq->msg_size);
			msgq->write_ptr += msgq->msg_size;
 80090e8:	68e2      	ldr	r2, [r4, #12]
 80090ea:	6a23      	ldr	r3, [r4, #32]
 80090ec:	4413      	add	r3, r2
 80090ee:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 80090f0:	69a2      	ldr	r2, [r4, #24]
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d010      	beq.n	8009118 <z_impl_k_msgq_get+0x84>
				msgq->write_ptr = msgq->buffer_start;
			}
			msgq->used_msgs++;
 80090f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090f8:	3301      	adds	r3, #1
 80090fa:	6263      	str	r3, [r4, #36]	; 0x24
 80090fc:	2400      	movs	r4, #0
 80090fe:	67fc      	str	r4, [r7, #124]	; 0x7c

			/* wake up waiting thread */
			arch_thread_return_value_set(pending_thread, 0);
			z_ready_thread(pending_thread);
 8009100:	4638      	mov	r0, r7
 8009102:	f004 fe0c 	bl	800dd1e <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 8009106:	4629      	mov	r1, r5
 8009108:	4630      	mov	r0, r6
 800910a:	f000 fafb 	bl	8009704 <z_reschedule>

			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, 0);

			return 0;
 800910e:	4620      	mov	r0, r4
 8009110:	e00e      	b.n	8009130 <z_impl_k_msgq_get+0x9c>
			msgq->read_ptr = msgq->buffer_start;
 8009112:	6963      	ldr	r3, [r4, #20]
 8009114:	61e3      	str	r3, [r4, #28]
 8009116:	e7d9      	b.n	80090cc <z_impl_k_msgq_get+0x38>
				msgq->write_ptr = msgq->buffer_start;
 8009118:	6963      	ldr	r3, [r4, #20]
 800911a:	6223      	str	r3, [r4, #32]
 800911c:	e7eb      	b.n	80090f6 <z_impl_k_msgq_get+0x62>
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800911e:	ea53 0102 	orrs.w	r1, r3, r2
 8009122:	d107      	bne.n	8009134 <z_impl_k_msgq_get+0xa0>
		/* don't wait for a message to become available */
		result = -ENOMSG;
 8009124:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 8009128:	f385 8811 	msr	BASEPRI, r5
 800912c:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 8009130:	b003      	add	sp, #12
 8009132:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_current->base.swap_data = data;
 8009134:	4906      	ldr	r1, [pc, #24]	; (8009150 <z_impl_k_msgq_get+0xbc>)
 8009136:	6889      	ldr	r1, [r1, #8]
 8009138:	6148      	str	r0, [r1, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800913a:	9200      	str	r2, [sp, #0]
 800913c:	9301      	str	r3, [sp, #4]
 800913e:	4622      	mov	r2, r4
 8009140:	4629      	mov	r1, r5
 8009142:	4630      	mov	r0, r6
 8009144:	f000 fc4e 	bl	80099e4 <z_pend_curr>
		return result;
 8009148:	e7f2      	b.n	8009130 <z_impl_k_msgq_get+0x9c>
		result = 0;
 800914a:	2000      	movs	r0, #0
 800914c:	e7ec      	b.n	8009128 <z_impl_k_msgq_get+0x94>
 800914e:	bf00      	nop
 8009150:	20000dfc 	.word	0x20000dfc

08009154 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
 8009154:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009158:	b083      	sub	sp, #12
 800915a:	4604      	mov	r4, r0
 800915c:	461d      	mov	r5, r3
	__asm__ volatile(
 800915e:	f04f 0310 	mov.w	r3, #16
 8009162:	f3ef 8711 	mrs	r7, BASEPRI
 8009166:	f383 8812 	msr	BASEPRI_MAX, r3
 800916a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800916e:	68c1      	ldr	r1, [r0, #12]
 8009170:	b999      	cbnz	r1, 800919a <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
 8009172:	2900      	cmp	r1, #0
 8009174:	d14f      	bne.n	8009216 <z_impl_k_mutex_lock+0xc2>
 8009176:	4b3a      	ldr	r3, [pc, #232]	; (8009260 <z_impl_k_mutex_lock+0x10c>)
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
 800917e:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
 8009180:	3101      	adds	r1, #1
 8009182:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
 8009184:	4b36      	ldr	r3, [pc, #216]	; (8009260 <z_impl_k_mutex_lock+0x10c>)
 8009186:	689b      	ldr	r3, [r3, #8]
 8009188:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800918a:	f387 8811 	msr	BASEPRI, r7
 800918e:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
 8009192:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
 8009194:	b003      	add	sp, #12
 8009196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800919a:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800919c:	6882      	ldr	r2, [r0, #8]
 800919e:	4b30      	ldr	r3, [pc, #192]	; (8009260 <z_impl_k_mutex_lock+0x10c>)
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d0e5      	beq.n	8009172 <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
 80091a6:	ea55 0106 	orrs.w	r1, r5, r6
 80091aa:	bf0c      	ite	eq
 80091ac:	f04f 0801 	moveq.w	r8, #1
 80091b0:	f04f 0800 	movne.w	r8, #0
 80091b4:	d031      	beq.n	800921a <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
 80091b6:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
 80091ba:	4649      	mov	r1, r9
 80091bc:	f993 000e 	ldrsb.w	r0, [r3, #14]
 80091c0:	f004 fcf3 	bl	800dbaa <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
 80091c4:	4581      	cmp	r9, r0
 80091c6:	dc2f      	bgt.n	8009228 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
 80091c8:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
 80091cc:	9600      	str	r6, [sp, #0]
 80091ce:	9501      	str	r5, [sp, #4]
 80091d0:	4622      	mov	r2, r4
 80091d2:	4639      	mov	r1, r7
 80091d4:	4823      	ldr	r0, [pc, #140]	; (8009264 <z_impl_k_mutex_lock+0x110>)
 80091d6:	f000 fc05 	bl	80099e4 <z_pend_curr>
	if (got_mutex == 0) {
 80091da:	2800      	cmp	r0, #0
 80091dc:	d0da      	beq.n	8009194 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
 80091de:	f04f 0310 	mov.w	r3, #16
 80091e2:	f3ef 8511 	mrs	r5, BASEPRI
 80091e6:	f383 8812 	msr	BASEPRI_MAX, r3
 80091ea:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 80091ee:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80091f0:	42a3      	cmp	r3, r4
 80091f2:	d01f      	beq.n	8009234 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 80091f4:	b1f3      	cbz	r3, 8009234 <z_impl_k_mutex_lock+0xe0>
 80091f6:	6921      	ldr	r1, [r4, #16]
 80091f8:	f993 000e 	ldrsb.w	r0, [r3, #14]
 80091fc:	f004 fcd5 	bl	800dbaa <new_prio_for_inheritance>
 8009200:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 8009202:	4620      	mov	r0, r4
 8009204:	f004 fcdc 	bl	800dbc0 <adjust_owner_prio>
 8009208:	b9b0      	cbnz	r0, 8009238 <z_impl_k_mutex_lock+0xe4>
 800920a:	f1b9 0f00 	cmp.w	r9, #0
 800920e:	d015      	beq.n	800923c <z_impl_k_mutex_lock+0xe8>
 8009210:	f04f 0801 	mov.w	r8, #1
 8009214:	e012      	b.n	800923c <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
 8009216:	6923      	ldr	r3, [r4, #16]
 8009218:	e7b1      	b.n	800917e <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
 800921a:	f387 8811 	msr	BASEPRI, r7
 800921e:	f3bf 8f6f 	isb	sy
		return -EBUSY;
 8009222:	f06f 000f 	mvn.w	r0, #15
 8009226:	e7b5      	b.n	8009194 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
 8009228:	4601      	mov	r1, r0
 800922a:	4620      	mov	r0, r4
 800922c:	f004 fcc8 	bl	800dbc0 <adjust_owner_prio>
 8009230:	4681      	mov	r9, r0
 8009232:	e7cb      	b.n	80091cc <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 8009234:	6921      	ldr	r1, [r4, #16]
 8009236:	e7e4      	b.n	8009202 <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 8009238:	f04f 0801 	mov.w	r8, #1
	if (resched) {
 800923c:	f1b8 0f00 	cmp.w	r8, #0
 8009240:	d106      	bne.n	8009250 <z_impl_k_mutex_lock+0xfc>
 8009242:	f385 8811 	msr	BASEPRI, r5
 8009246:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
 800924a:	f06f 000a 	mvn.w	r0, #10
 800924e:	e7a1      	b.n	8009194 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
 8009250:	4629      	mov	r1, r5
 8009252:	4804      	ldr	r0, [pc, #16]	; (8009264 <z_impl_k_mutex_lock+0x110>)
 8009254:	f000 fa56 	bl	8009704 <z_reschedule>
	return -EAGAIN;
 8009258:	f06f 000a 	mvn.w	r0, #10
 800925c:	e79a      	b.n	8009194 <z_impl_k_mutex_lock+0x40>
 800925e:	bf00      	nop
 8009260:	20000dfc 	.word	0x20000dfc
 8009264:	20000e20 	.word	0x20000e20

08009268 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
 8009268:	6882      	ldr	r2, [r0, #8]
 800926a:	2a00      	cmp	r2, #0
 800926c:	d034      	beq.n	80092d8 <z_impl_k_mutex_unlock+0x70>
{
 800926e:	b538      	push	{r3, r4, r5, lr}
 8009270:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
 8009272:	4b1c      	ldr	r3, [pc, #112]	; (80092e4 <z_impl_k_mutex_unlock+0x7c>)
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	429a      	cmp	r2, r3
 8009278:	d131      	bne.n	80092de <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 800927a:	7bda      	ldrb	r2, [r3, #15]
 800927c:	3a01      	subs	r2, #1
 800927e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
 8009280:	68c3      	ldr	r3, [r0, #12]
 8009282:	2b01      	cmp	r3, #1
 8009284:	d905      	bls.n	8009292 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
 8009286:	3b01      	subs	r3, #1
 8009288:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
 800928a:	f000 fc61 	bl	8009b50 <k_sched_unlock>

	return 0;
 800928e:	2000      	movs	r0, #0
}
 8009290:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 8009292:	f04f 0310 	mov.w	r3, #16
 8009296:	f3ef 8511 	mrs	r5, BASEPRI
 800929a:	f383 8812 	msr	BASEPRI_MAX, r3
 800929e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
 80092a2:	6901      	ldr	r1, [r0, #16]
 80092a4:	f004 fc8c 	bl	800dbc0 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
 80092a8:	4620      	mov	r0, r4
 80092aa:	f004 fdff 	bl	800deac <z_unpend_first_thread>
	mutex->owner = new_owner;
 80092ae:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
 80092b0:	b158      	cbz	r0, 80092ca <z_impl_k_mutex_unlock+0x62>
		mutex->owner_orig_prio = new_owner->base.prio;
 80092b2:	f990 300e 	ldrsb.w	r3, [r0, #14]
 80092b6:	6123      	str	r3, [r4, #16]
 80092b8:	2300      	movs	r3, #0
 80092ba:	67c3      	str	r3, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
 80092bc:	f004 fd2f 	bl	800dd1e <z_ready_thread>
		z_reschedule(&lock, key);
 80092c0:	4629      	mov	r1, r5
 80092c2:	4809      	ldr	r0, [pc, #36]	; (80092e8 <z_impl_k_mutex_unlock+0x80>)
 80092c4:	f000 fa1e 	bl	8009704 <z_reschedule>
 80092c8:	e7df      	b.n	800928a <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
 80092ce:	f385 8811 	msr	BASEPRI, r5
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	e7d8      	b.n	800928a <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
 80092d8:	f06f 0015 	mvn.w	r0, #21
}
 80092dc:	4770      	bx	lr
		return -EPERM;
 80092de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092e2:	e7d5      	b.n	8009290 <z_impl_k_mutex_unlock+0x28>
 80092e4:	20000dfc 	.word	0x20000dfc
 80092e8:	20000e20 	.word	0x20000e20

080092ec <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4604      	mov	r4, r0
	__asm__ volatile(
 80092f0:	f04f 0310 	mov.w	r3, #16
 80092f4:	f3ef 8511 	mrs	r5, BASEPRI
 80092f8:	f383 8812 	msr	BASEPRI_MAX, r3
 80092fc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
 8009300:	f004 fdd4 	bl	800deac <z_unpend_first_thread>

	if (thread != NULL) {
 8009304:	b140      	cbz	r0, 8009318 <z_impl_k_sem_give+0x2c>
 8009306:	2200      	movs	r2, #0
 8009308:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
 800930a:	f004 fd08 	bl	800dd1e <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
 800930e:	4629      	mov	r1, r5
 8009310:	4809      	ldr	r0, [pc, #36]	; (8009338 <z_impl_k_sem_give+0x4c>)
 8009312:	f000 f9f7 	bl	8009704 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
 8009316:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 8009318:	68a3      	ldr	r3, [r4, #8]
 800931a:	68e2      	ldr	r2, [r4, #12]
 800931c:	4293      	cmp	r3, r2
 800931e:	d008      	beq.n	8009332 <z_impl_k_sem_give+0x46>
 8009320:	2201      	movs	r2, #1
 8009322:	4413      	add	r3, r2
 8009324:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 8009326:	2102      	movs	r1, #2
 8009328:	f104 0010 	add.w	r0, r4, #16
 800932c:	f004 ff8d 	bl	800e24a <z_handle_obj_poll_events>
}
 8009330:	e7ed      	b.n	800930e <z_impl_k_sem_give+0x22>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 8009332:	2200      	movs	r2, #0
 8009334:	e7f5      	b.n	8009322 <z_impl_k_sem_give+0x36>
 8009336:	bf00      	nop
 8009338:	20000e24 	.word	0x20000e24

0800933c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
 800933c:	b510      	push	{r4, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	f04f 0410 	mov.w	r4, #16
 8009344:	f3ef 8111 	mrs	r1, BASEPRI
 8009348:	f384 8812 	msr	BASEPRI_MAX, r4
 800934c:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
 8009350:	6884      	ldr	r4, [r0, #8]
 8009352:	b144      	cbz	r4, 8009366 <z_impl_k_sem_take+0x2a>
		sem->count--;
 8009354:	3c01      	subs	r4, #1
 8009356:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
 8009358:	f381 8811 	msr	BASEPRI, r1
 800935c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
 8009360:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
 8009362:	b002      	add	sp, #8
 8009364:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 8009366:	ea53 0402 	orrs.w	r4, r3, r2
 800936a:	d006      	beq.n	800937a <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
 800936c:	9200      	str	r2, [sp, #0]
 800936e:	9301      	str	r3, [sp, #4]
 8009370:	4602      	mov	r2, r0
 8009372:	4805      	ldr	r0, [pc, #20]	; (8009388 <z_impl_k_sem_take+0x4c>)
 8009374:	f000 fb36 	bl	80099e4 <z_pend_curr>
	return ret;
 8009378:	e7f3      	b.n	8009362 <z_impl_k_sem_take+0x26>
 800937a:	f381 8811 	msr	BASEPRI, r1
 800937e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
 8009382:	f06f 000f 	mvn.w	r0, #15
 8009386:	e7ec      	b.n	8009362 <z_impl_k_sem_take+0x26>
 8009388:	20000e24 	.word	0x20000e24

0800938c <submit_to_queue_locked>:
 * @retval -EINVAL if no queue is provided
 * @retval -ENODEV if the queue is not started
 */
static int submit_to_queue_locked(struct k_work *work,
				  struct k_work_q **queuep)
{
 800938c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800938e:	460d      	mov	r5, r1
	return (*flagp & BIT(bit)) != 0U;
 8009390:	68c3      	ldr	r3, [r0, #12]
	int ret = 0;

	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 8009392:	f013 0f02 	tst.w	r3, #2
 8009396:	d15c      	bne.n	8009452 <submit_to_queue_locked+0xc6>
 8009398:	4604      	mov	r4, r0
		/* Disallowed */
		ret = -EBUSY;
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
 800939a:	f013 0f04 	tst.w	r3, #4
 800939e:	d15d      	bne.n	800945c <submit_to_queue_locked+0xd0>
		/* Not currently queued */
		ret = 1;

		/* If no queue specified resubmit to last queue.
		 */
		if (*queuep == NULL) {
 80093a0:	680b      	ldr	r3, [r1, #0]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d038      	beq.n	8009418 <submit_to_queue_locked+0x8c>
	return (*flagp & BIT(bit)) != 0U;
 80093a6:	68e3      	ldr	r3, [r4, #12]

		/* If the work is currently running we have to use the
		 * queue it's running on to prevent handler
		 * re-entrancy.
		 */
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
 80093a8:	f013 0f01 	tst.w	r3, #1
 80093ac:	d037      	beq.n	800941e <submit_to_queue_locked+0x92>
			__ASSERT_NO_MSG(work->queue != NULL);
			*queuep = work->queue;
 80093ae:	68a3      	ldr	r3, [r4, #8]
 80093b0:	602b      	str	r3, [r5, #0]
			ret = 2;
 80093b2:	2702      	movs	r7, #2
		}

		int rc = queue_submit_locked(*queuep, work);
 80093b4:	682e      	ldr	r6, [r5, #0]
	if (queue == NULL) {
 80093b6:	2e00      	cmp	r6, #0
 80093b8:	d03f      	beq.n	800943a <submit_to_queue_locked+0xae>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 80093ba:	4b29      	ldr	r3, [pc, #164]	; (8009460 <submit_to_queue_locked+0xd4>)
 80093bc:	689b      	ldr	r3, [r3, #8]
 80093be:	42b3      	cmp	r3, r6
 80093c0:	d02f      	beq.n	8009422 <submit_to_queue_locked+0x96>
 80093c2:	2300      	movs	r3, #0
 80093c4:	461a      	mov	r2, r3
	return (*flagp & BIT(bit)) != 0U;
 80093c6:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 80093ca:	f3c3 0180 	ubfx	r1, r3, #2, #1
 80093ce:	f3c3 00c0 	ubfx	r0, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 80093d2:	f013 0f01 	tst.w	r3, #1
 80093d6:	d033      	beq.n	8009440 <submit_to_queue_locked+0xb4>
	} else if (draining && !chained) {
 80093d8:	b101      	cbz	r1, 80093dc <submit_to_queue_locked+0x50>
 80093da:	b3a2      	cbz	r2, 8009446 <submit_to_queue_locked+0xba>
	} else if (plugged && !draining) {
 80093dc:	b100      	cbz	r0, 80093e0 <submit_to_queue_locked+0x54>
 80093de:	b3a9      	cbz	r1, 800944c <submit_to_queue_locked+0xc0>
	return node->next;
}

static inline void z_snode_next_set(sys_snode_t *parent, sys_snode_t *child)
{
	parent->next = child;
 80093e0:	2300      	movs	r3, #0
 80093e2:	6023      	str	r3, [r4, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
 80093e4:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
 80093e8:	b313      	cbz	r3, 8009430 <submit_to_queue_locked+0xa4>
	parent->next = child;
 80093ea:	601c      	str	r4, [r3, #0]
	list->tail = node;
 80093ec:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	if (queue != NULL) {
 80093f0:	b12e      	cbz	r6, 80093fe <submit_to_queue_locked+0x72>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
 80093f2:	2200      	movs	r2, #0
 80093f4:	4611      	mov	r1, r2
 80093f6:	f106 0088 	add.w	r0, r6, #136	; 0x88
 80093fa:	f004 fdbb 	bl	800df74 <z_sched_wake>
		ret = 1;
 80093fe:	2001      	movs	r0, #1

		if (rc < 0) {
 8009400:	2800      	cmp	r0, #0
 8009402:	db06      	blt.n	8009412 <submit_to_queue_locked+0x86>
	*flagp |= BIT(bit);
 8009404:	68e3      	ldr	r3, [r4, #12]
 8009406:	f043 0304 	orr.w	r3, r3, #4
 800940a:	60e3      	str	r3, [r4, #12]
			ret = rc;
		} else {
			flag_set(&work->flags, K_WORK_QUEUED_BIT);
			work->queue = *queuep;
 800940c:	682b      	ldr	r3, [r5, #0]
 800940e:	60a3      	str	r3, [r4, #8]
 8009410:	4638      	mov	r0, r7
		}
	} else {
		/* Already queued, do nothing. */
	}

	if (ret <= 0) {
 8009412:	2800      	cmp	r0, #0
 8009414:	dc21      	bgt.n	800945a <submit_to_queue_locked+0xce>
 8009416:	e01e      	b.n	8009456 <submit_to_queue_locked+0xca>
			*queuep = work->queue;
 8009418:	6883      	ldr	r3, [r0, #8]
 800941a:	600b      	str	r3, [r1, #0]
 800941c:	e7c3      	b.n	80093a6 <submit_to_queue_locked+0x1a>
		ret = 1;
 800941e:	2701      	movs	r7, #1
 8009420:	e7c8      	b.n	80093b4 <submit_to_queue_locked+0x28>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 8009422:	f004 fb7a 	bl	800db1a <k_is_in_isr>
 8009426:	b908      	cbnz	r0, 800942c <submit_to_queue_locked+0xa0>
 8009428:	2301      	movs	r3, #1
 800942a:	e7cb      	b.n	80093c4 <submit_to_queue_locked+0x38>
 800942c:	2300      	movs	r3, #0
 800942e:	e7c9      	b.n	80093c4 <submit_to_queue_locked+0x38>
 8009430:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	list->head = node;
 8009434:	f8c6 4080 	str.w	r4, [r6, #128]	; 0x80
}
 8009438:	e7da      	b.n	80093f0 <submit_to_queue_locked+0x64>
		return -EINVAL;
 800943a:	f06f 0015 	mvn.w	r0, #21
 800943e:	e7df      	b.n	8009400 <submit_to_queue_locked+0x74>
		ret = -ENODEV;
 8009440:	f06f 0012 	mvn.w	r0, #18
 8009444:	e7dc      	b.n	8009400 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 8009446:	f06f 000f 	mvn.w	r0, #15
 800944a:	e7d9      	b.n	8009400 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800944c:	f06f 000f 	mvn.w	r0, #15
 8009450:	e7d6      	b.n	8009400 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 8009452:	f06f 000f 	mvn.w	r0, #15
		*queuep = NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	602b      	str	r3, [r5, #0]
	}

	return ret;
}
 800945a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int ret = 0;
 800945c:	2000      	movs	r0, #0
 800945e:	e7fa      	b.n	8009456 <submit_to_queue_locked+0xca>
 8009460:	20000dfc 	.word	0x20000dfc

08009464 <finalize_cancel_locked>:
{
 8009464:	b570      	push	{r4, r5, r6, lr}
 8009466:	4605      	mov	r5, r0
	*flagp &= ~BIT(bit);
 8009468:	68c3      	ldr	r3, [r0, #12]
 800946a:	f023 0302 	bic.w	r3, r3, #2
 800946e:	60c3      	str	r3, [r0, #12]
	return list->head;
 8009470:	4b1a      	ldr	r3, [pc, #104]	; (80094dc <finalize_cancel_locked+0x78>)
 8009472:	681b      	ldr	r3, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 8009474:	b1fb      	cbz	r3, 80094b6 <finalize_cancel_locked+0x52>
 8009476:	461c      	mov	r4, r3
Z_GENLIST_PEEK_NEXT(slist, snode)
 8009478:	b103      	cbz	r3, 800947c <finalize_cancel_locked+0x18>
	return node->next;
 800947a:	681c      	ldr	r4, [r3, #0]
 800947c:	2600      	movs	r6, #0
 800947e:	e01f      	b.n	80094c0 <finalize_cancel_locked+0x5c>
			sys_slist_remove(&pending_cancels, prev, &wc->node);
 8009480:	461a      	mov	r2, r3
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
 8009482:	b166      	cbz	r6, 800949e <finalize_cancel_locked+0x3a>
	return node->next;
 8009484:	6819      	ldr	r1, [r3, #0]
	parent->next = child;
 8009486:	6031      	str	r1, [r6, #0]
	return list->tail;
 8009488:	4914      	ldr	r1, [pc, #80]	; (80094dc <finalize_cancel_locked+0x78>)
 800948a:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800948c:	428b      	cmp	r3, r1
 800948e:	d00f      	beq.n	80094b0 <finalize_cancel_locked+0x4c>
	parent->next = child;
 8009490:	2100      	movs	r1, #0
 8009492:	6011      	str	r1, [r2, #0]
			k_sem_give(&wc->sem);
 8009494:	f103 0008 	add.w	r0, r3, #8
	z_impl_k_sem_give(sem);
 8009498:	f7ff ff28 	bl	80092ec <z_impl_k_sem_give>
}
 800949c:	e015      	b.n	80094ca <finalize_cancel_locked+0x66>
	return node->next;
 800949e:	6818      	ldr	r0, [r3, #0]
	list->head = node;
 80094a0:	490e      	ldr	r1, [pc, #56]	; (80094dc <finalize_cancel_locked+0x78>)
 80094a2:	6008      	str	r0, [r1, #0]
	return list->tail;
 80094a4:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 80094a6:	428b      	cmp	r3, r1
 80094a8:	d1f2      	bne.n	8009490 <finalize_cancel_locked+0x2c>
	list->tail = node;
 80094aa:	490c      	ldr	r1, [pc, #48]	; (80094dc <finalize_cancel_locked+0x78>)
 80094ac:	6048      	str	r0, [r1, #4]
}
 80094ae:	e7ef      	b.n	8009490 <finalize_cancel_locked+0x2c>
	list->tail = node;
 80094b0:	490a      	ldr	r1, [pc, #40]	; (80094dc <finalize_cancel_locked+0x78>)
 80094b2:	604e      	str	r6, [r1, #4]
}
 80094b4:	e7ec      	b.n	8009490 <finalize_cancel_locked+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 80094b6:	461c      	mov	r4, r3
 80094b8:	e7e0      	b.n	800947c <finalize_cancel_locked+0x18>
 80094ba:	4622      	mov	r2, r4
 80094bc:	4623      	mov	r3, r4
 80094be:	4614      	mov	r4, r2
 80094c0:	b153      	cbz	r3, 80094d8 <finalize_cancel_locked+0x74>
		if (wc->work == work) {
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	42aa      	cmp	r2, r5
 80094c6:	d0db      	beq.n	8009480 <finalize_cancel_locked+0x1c>
			prev = &wc->node;
 80094c8:	461e      	mov	r6, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 80094ca:	2c00      	cmp	r4, #0
 80094cc:	d0f5      	beq.n	80094ba <finalize_cancel_locked+0x56>
 80094ce:	4622      	mov	r2, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 80094d0:	2c00      	cmp	r4, #0
 80094d2:	d0f3      	beq.n	80094bc <finalize_cancel_locked+0x58>
	return node->next;
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	e7f1      	b.n	80094bc <finalize_cancel_locked+0x58>
}
 80094d8:	bd70      	pop	{r4, r5, r6, pc}
 80094da:	bf00      	nop
 80094dc:	20000e2c 	.word	0x20000e2c

080094e0 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
 80094e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094e2:	b085      	sub	sp, #20
 80094e4:	4605      	mov	r5, r0
	struct k_work_q *queue = (struct k_work_q *)workq_ptr;
 80094e6:	e016      	b.n	8009516 <work_queue_main+0x36>
	return (*flagp & BIT(bit)) != 0U;
 80094e8:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	*flagp &= ~BIT(bit);
 80094ec:	f023 0204 	bic.w	r2, r3, #4
 80094f0:	f8c5 2098 	str.w	r2, [r5, #152]	; 0x98
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
 80094f4:	f013 0f04 	tst.w	r3, #4
 80094f8:	d159      	bne.n	80095ae <work_queue_main+0xce>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
 80094fa:	2300      	movs	r3, #0
 80094fc:	9302      	str	r3, [sp, #8]
 80094fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009506:	e9cd 2300 	strd	r2, r3, [sp]
 800950a:	f105 0288 	add.w	r2, r5, #136	; 0x88
 800950e:	4631      	mov	r1, r6
 8009510:	482e      	ldr	r0, [pc, #184]	; (80095cc <work_queue_main+0xec>)
 8009512:	f000 fc83 	bl	8009e1c <z_sched_wait>
	__asm__ volatile(
 8009516:	f04f 0310 	mov.w	r3, #16
 800951a:	f3ef 8611 	mrs	r6, BASEPRI
 800951e:	f383 8812 	msr	BASEPRI_MAX, r3
 8009522:	f3bf 8f6f 	isb	sy
	return list->head;
 8009526:	f8d5 4080 	ldr.w	r4, [r5, #128]	; 0x80
Z_GENLIST_GET(slist, snode)
 800952a:	2c00      	cmp	r4, #0
 800952c:	d0dc      	beq.n	80094e8 <work_queue_main+0x8>
	return node->next;
 800952e:	6823      	ldr	r3, [r4, #0]
	list->head = node;
 8009530:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	return list->tail;
 8009534:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
 8009538:	4294      	cmp	r4, r2
 800953a:	d035      	beq.n	80095a8 <work_queue_main+0xc8>
	*flagp |= BIT(bit);
 800953c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8009540:	f043 0302 	orr.w	r3, r3, #2
 8009544:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
 8009548:	68e3      	ldr	r3, [r4, #12]
 800954a:	f043 0301 	orr.w	r3, r3, #1
 800954e:	60e3      	str	r3, [r4, #12]
	*flagp &= ~BIT(bit);
 8009550:	f023 0304 	bic.w	r3, r3, #4
 8009554:	60e3      	str	r3, [r4, #12]
			handler = work->handler;
 8009556:	6863      	ldr	r3, [r4, #4]
		if (work == NULL) {
 8009558:	2c00      	cmp	r4, #0
 800955a:	d0ce      	beq.n	80094fa <work_queue_main+0x1a>
	__asm__ volatile(
 800955c:	f386 8811 	msr	BASEPRI, r6
 8009560:	f3bf 8f6f 	isb	sy

		if (work != NULL) {
			bool yield;

			__ASSERT_NO_MSG(handler != NULL);
			handler(work);
 8009564:	4620      	mov	r0, r4
 8009566:	4798      	blx	r3
	__asm__ volatile(
 8009568:	f04f 0310 	mov.w	r3, #16
 800956c:	f3ef 8611 	mrs	r6, BASEPRI
 8009570:	f383 8812 	msr	BASEPRI_MAX, r3
 8009574:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
 8009578:	68e3      	ldr	r3, [r4, #12]
 800957a:	f023 0301 	bic.w	r3, r3, #1
 800957e:	60e3      	str	r3, [r4, #12]
			 * starving other threads.
			 */
			key = k_spin_lock(&lock);

			flag_clear(&work->flags, K_WORK_RUNNING_BIT);
			if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 8009580:	f013 0f02 	tst.w	r3, #2
 8009584:	d11e      	bne.n	80095c4 <work_queue_main+0xe4>
	*flagp &= ~BIT(bit);
 8009586:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800958a:	f023 0302 	bic.w	r3, r3, #2
 800958e:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
	return (*flagp & BIT(bit)) != 0U;
 8009592:	f3c3 2300 	ubfx	r3, r3, #8, #1
	__asm__ volatile(
 8009596:	f386 8811 	msr	BASEPRI, r6
 800959a:	f3bf 8f6f 	isb	sy
			k_spin_unlock(&lock, key);

			/* Optionally yield to prevent the work queue from
			 * starving other threads.
			 */
			if (yield) {
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1b9      	bne.n	8009516 <work_queue_main+0x36>
	z_impl_k_yield();
 80095a2:	f000 fb55 	bl	8009c50 <z_impl_k_yield>
}
 80095a6:	e7b6      	b.n	8009516 <work_queue_main+0x36>
	list->tail = node;
 80095a8:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
}
 80095ac:	e7c6      	b.n	800953c <work_queue_main+0x5c>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
 80095ae:	f105 0790 	add.w	r7, r5, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
 80095b2:	2200      	movs	r2, #0
 80095b4:	2101      	movs	r1, #1
 80095b6:	4638      	mov	r0, r7
 80095b8:	f004 fcdc 	bl	800df74 <z_sched_wake>
 80095bc:	2800      	cmp	r0, #0
 80095be:	d1f8      	bne.n	80095b2 <work_queue_main+0xd2>
		k_work_handler_t handler = NULL;
 80095c0:	2300      	movs	r3, #0
 80095c2:	e7c9      	b.n	8009558 <work_queue_main+0x78>
				finalize_cancel_locked(work);
 80095c4:	4620      	mov	r0, r4
 80095c6:	f7ff ff4d 	bl	8009464 <finalize_cancel_locked>
 80095ca:	e7dc      	b.n	8009586 <work_queue_main+0xa6>
 80095cc:	20000e28 	.word	0x20000e28

080095d0 <k_work_submit>:
{
 80095d0:	b508      	push	{r3, lr}
 80095d2:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
 80095d4:	4801      	ldr	r0, [pc, #4]	; (80095dc <k_work_submit+0xc>)
 80095d6:	f004 fb0c 	bl	800dbf2 <k_work_submit_to_queue>
}
 80095da:	bd08      	pop	{r3, pc}
 80095dc:	20000798 	.word	0x20000798

080095e0 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
 80095e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095e2:	b089      	sub	sp, #36	; 0x24
 80095e4:	4604      	mov	r4, r0
 80095e6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	list->head = NULL;
 80095e8:	2000      	movs	r0, #0
 80095ea:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
	list->tail = NULL;
 80095ee:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 80095f2:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->head = (sys_dnode_t *)list;
 80095f6:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
	list->tail = (sys_dnode_t *)list;
 80095fa:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 80095fe:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->head = (sys_dnode_t *)list;
 8009602:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	list->tail = (sys_dnode_t *)list;
 8009606:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
 800960a:	b1fd      	cbz	r5, 800964c <k_work_queue_start+0x6c>
 800960c:	7928      	ldrb	r0, [r5, #4]
 800960e:	b9f8      	cbnz	r0, 8009650 <k_work_queue_start+0x70>
	uint32_t flags = K_WORK_QUEUE_STARTED;
 8009610:	2001      	movs	r0, #1
	*flagp = flags;
 8009612:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 8009616:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800961a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800961e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009622:	2000      	movs	r0, #0
 8009624:	9004      	str	r0, [sp, #16]
 8009626:	9303      	str	r3, [sp, #12]
 8009628:	9002      	str	r0, [sp, #8]
 800962a:	9001      	str	r0, [sp, #4]
 800962c:	9400      	str	r4, [sp, #0]
 800962e:	4b0a      	ldr	r3, [pc, #40]	; (8009658 <k_work_queue_start+0x78>)
 8009630:	4620      	mov	r0, r4
 8009632:	f004 fa8c 	bl	800db4e <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
 8009636:	b125      	cbz	r5, 8009642 <k_work_queue_start+0x62>
 8009638:	6829      	ldr	r1, [r5, #0]
 800963a:	b111      	cbz	r1, 8009642 <k_work_queue_start+0x62>
	return z_impl_k_thread_name_set(thread, str);
 800963c:	4620      	mov	r0, r4
 800963e:	f004 fa72 	bl	800db26 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
 8009642:	4620      	mov	r0, r4
 8009644:	f004 fa74 	bl	800db30 <z_impl_k_thread_start>
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
 8009648:	b009      	add	sp, #36	; 0x24
 800964a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800964c:	2001      	movs	r0, #1
 800964e:	e7e0      	b.n	8009612 <k_work_queue_start+0x32>
		flags |= K_WORK_QUEUE_NO_YIELD;
 8009650:	f240 1001 	movw	r0, #257	; 0x101
 8009654:	e7dd      	b.n	8009612 <k_work_queue_start+0x32>
 8009656:	bf00      	nop
 8009658:	080094e1 	.word	0x080094e1

0800965c <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800965c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009660:	bf08      	it	eq
 8009662:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8009666:	d100      	bne.n	800966a <add_thread_timeout+0xe>
 8009668:	4770      	bx	lr
{
 800966a:	b508      	push	{r3, lr}
 800966c:	4902      	ldr	r1, [pc, #8]	; (8009678 <add_thread_timeout+0x1c>)
 800966e:	3018      	adds	r0, #24
 8009670:	f000 fc4a 	bl	8009f08 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
 8009674:	bd08      	pop	{r3, pc}
 8009676:	bf00      	nop
 8009678:	0800dd57 	.word	0x0800dd57

0800967c <z_reset_time_slice>:
{
 800967c:	b508      	push	{r3, lr}
	if (slice_time != 0) {
 800967e:	4b08      	ldr	r3, [pc, #32]	; (80096a0 <z_reset_time_slice+0x24>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	b903      	cbnz	r3, 8009686 <z_reset_time_slice+0xa>
}
 8009684:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 8009686:	f7fe fd29 	bl	80080dc <sys_clock_elapsed>
 800968a:	4603      	mov	r3, r0
 800968c:	4a04      	ldr	r2, [pc, #16]	; (80096a0 <z_reset_time_slice+0x24>)
 800968e:	6810      	ldr	r0, [r2, #0]
 8009690:	4403      	add	r3, r0
 8009692:	4a04      	ldr	r2, [pc, #16]	; (80096a4 <z_reset_time_slice+0x28>)
 8009694:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
 8009696:	2100      	movs	r1, #0
 8009698:	f004 fd0f 	bl	800e0ba <z_set_timeout_expiry>
}
 800969c:	e7f2      	b.n	8009684 <z_reset_time_slice+0x8>
 800969e:	bf00      	nop
 80096a0:	20000e40 	.word	0x20000e40
 80096a4:	20000dfc 	.word	0x20000dfc

080096a8 <k_sched_time_slice_set>:
{
 80096a8:	b570      	push	{r4, r5, r6, lr}
 80096aa:	4604      	mov	r4, r0
 80096ac:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
 80096ae:	2300      	movs	r3, #0
	__asm__ volatile(
 80096b0:	f04f 0210 	mov.w	r2, #16
 80096b4:	f3ef 8611 	mrs	r6, BASEPRI
 80096b8:	f382 8812 	msr	BASEPRI_MAX, r2
 80096bc:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 80096c0:	e00c      	b.n	80096dc <k_sched_time_slice_set+0x34>
			slice_time = MAX(2, slice_time);
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	bfb8      	it	lt
 80096c6:	2302      	movlt	r3, #2
 80096c8:	6013      	str	r3, [r2, #0]
		slice_max_prio = prio;
 80096ca:	4b0b      	ldr	r3, [pc, #44]	; (80096f8 <k_sched_time_slice_set+0x50>)
 80096cc:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
 80096ce:	f7ff ffd5 	bl	800967c <z_reset_time_slice>
	__asm__ volatile(
 80096d2:	f386 8811 	msr	BASEPRI, r6
 80096d6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 80096da:	2301      	movs	r3, #1
 80096dc:	b953      	cbnz	r3, 80096f4 <k_sched_time_slice_set+0x4c>
		_current_cpu->slice_ticks = 0;
 80096de:	4b07      	ldr	r3, [pc, #28]	; (80096fc <k_sched_time_slice_set+0x54>)
 80096e0:	2200      	movs	r2, #0
 80096e2:	611a      	str	r2, [r3, #16]
			return ((uint32_t)t) * (to_hz / from_hz);
 80096e4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80096e8:	005b      	lsls	r3, r3, #1
		slice_time = k_ms_to_ticks_ceil32(slice);
 80096ea:	4a05      	ldr	r2, [pc, #20]	; (8009700 <k_sched_time_slice_set+0x58>)
 80096ec:	6013      	str	r3, [r2, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 80096ee:	2c00      	cmp	r4, #0
 80096f0:	dce7      	bgt.n	80096c2 <k_sched_time_slice_set+0x1a>
 80096f2:	e7ea      	b.n	80096ca <k_sched_time_slice_set+0x22>
}
 80096f4:	bd70      	pop	{r4, r5, r6, pc}
 80096f6:	bf00      	nop
 80096f8:	20000e3c 	.word	0x20000e3c
 80096fc:	20000dfc 	.word	0x20000dfc
 8009700:	20000e40 	.word	0x20000e40

08009704 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
 8009704:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
 8009706:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 8009708:	b921      	cbnz	r1, 8009714 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800970a:	f3ef 8305 	mrs	r3, IPSR
 800970e:	b913      	cbnz	r3, 8009716 <z_reschedule+0x12>
 8009710:	2101      	movs	r1, #1
 8009712:	e000      	b.n	8009716 <z_reschedule+0x12>
 8009714:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
 8009716:	f011 0f01 	tst.w	r1, #1
 800971a:	d007      	beq.n	800972c <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
 800971c:	4b06      	ldr	r3, [pc, #24]	; (8009738 <z_reschedule+0x34>)
 800971e:	699a      	ldr	r2, [r3, #24]
	return new_thread != _current;
 8009720:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
 8009722:	429a      	cmp	r2, r3
 8009724:	d002      	beq.n	800972c <z_reschedule+0x28>
	ret = arch_swap(key);
 8009726:	f7fa fbcd 	bl	8003ec4 <arch_swap>
		z_swap(lock, key);
 800972a:	e003      	b.n	8009734 <z_reschedule+0x30>
 800972c:	f380 8811 	msr	BASEPRI, r0
 8009730:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
 8009734:	bd08      	pop	{r3, pc}
 8009736:	bf00      	nop
 8009738:	20000dfc 	.word	0x20000dfc

0800973c <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
 800973c:	2300      	movs	r3, #0
	__asm__ volatile(
 800973e:	f04f 0210 	mov.w	r2, #16
 8009742:	f3ef 8111 	mrs	r1, BASEPRI
 8009746:	f382 8812 	msr	BASEPRI_MAX, r2
 800974a:	f3bf 8f6f 	isb	sy
 800974e:	e009      	b.n	8009764 <k_sched_lock+0x28>
	--_current->base.sched_locked;
 8009750:	4b06      	ldr	r3, [pc, #24]	; (800976c <k_sched_lock+0x30>)
 8009752:	689a      	ldr	r2, [r3, #8]
 8009754:	7bd3      	ldrb	r3, [r2, #15]
 8009756:	3b01      	subs	r3, #1
 8009758:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 800975a:	f381 8811 	msr	BASEPRI, r1
 800975e:	f3bf 8f6f 	isb	sy
 8009762:	2301      	movs	r3, #1
 8009764:	2b00      	cmp	r3, #0
 8009766:	d0f3      	beq.n	8009750 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	20000dfc 	.word	0x20000dfc

08009770 <update_cache>:
{
 8009770:	b538      	push	{r3, r4, r5, lr}
 8009772:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
 8009774:	480f      	ldr	r0, [pc, #60]	; (80097b4 <update_cache+0x44>)
 8009776:	f004 facb 	bl	800dd10 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800977a:	4605      	mov	r5, r0
 800977c:	b170      	cbz	r0, 800979c <update_cache+0x2c>
	if (preempt_ok != 0) {
 800977e:	b984      	cbnz	r4, 80097a2 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
 8009780:	4b0d      	ldr	r3, [pc, #52]	; (80097b8 <update_cache+0x48>)
 8009782:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
 8009784:	7b5a      	ldrb	r2, [r3, #13]
 8009786:	f012 0f1f 	tst.w	r2, #31
 800978a:	d10a      	bne.n	80097a2 <update_cache+0x32>
	return node->next != NULL;
 800978c:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 800978e:	b942      	cbnz	r2, 80097a2 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 8009790:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
 8009792:	2a7f      	cmp	r2, #127	; 0x7f
 8009794:	d905      	bls.n	80097a2 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
 8009796:	4a08      	ldr	r2, [pc, #32]	; (80097b8 <update_cache+0x48>)
 8009798:	6193      	str	r3, [r2, #24]
 800979a:	e00a      	b.n	80097b2 <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800979c:	4b06      	ldr	r3, [pc, #24]	; (80097b8 <update_cache+0x48>)
 800979e:	68dd      	ldr	r5, [r3, #12]
 80097a0:	e7ed      	b.n	800977e <update_cache+0xe>
		if (thread != _current) {
 80097a2:	4b05      	ldr	r3, [pc, #20]	; (80097b8 <update_cache+0x48>)
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	42ab      	cmp	r3, r5
 80097a8:	d001      	beq.n	80097ae <update_cache+0x3e>
			z_reset_time_slice();
 80097aa:	f7ff ff67 	bl	800967c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 80097ae:	4b02      	ldr	r3, [pc, #8]	; (80097b8 <update_cache+0x48>)
 80097b0:	619d      	str	r5, [r3, #24]
}
 80097b2:	bd38      	pop	{r3, r4, r5, pc}
 80097b4:	20000e18 	.word	0x20000e18
 80097b8:	20000dfc 	.word	0x20000dfc

080097bc <move_thread_to_end_of_prio_q>:
{
 80097bc:	b538      	push	{r3, r4, r5, lr}
 80097be:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
 80097c0:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 80097c2:	f990 300d 	ldrsb.w	r3, [r0, #13]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	db28      	blt.n	800981c <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
 80097ca:	7b6b      	ldrb	r3, [r5, #13]
 80097cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80097d0:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 80097d2:	4b1a      	ldr	r3, [pc, #104]	; (800983c <move_thread_to_end_of_prio_q+0x80>)
 80097d4:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80097d8:	429c      	cmp	r4, r3
 80097da:	d02d      	beq.n	8009838 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80097dc:	b16c      	cbz	r4, 80097fa <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
 80097de:	4621      	mov	r1, r4
 80097e0:	4628      	mov	r0, r5
 80097e2:	f004 fa2a 	bl	800dc3a <z_sched_prio_cmp>
 80097e6:	2800      	cmp	r0, #0
 80097e8:	dc20      	bgt.n	800982c <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 80097ea:	b134      	cbz	r4, 80097fa <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
 80097ec:	4b13      	ldr	r3, [pc, #76]	; (800983c <move_thread_to_end_of_prio_q+0x80>)
 80097ee:	6a1b      	ldr	r3, [r3, #32]
 80097f0:	429c      	cmp	r4, r3
 80097f2:	d002      	beq.n	80097fa <move_thread_to_end_of_prio_q+0x3e>
 80097f4:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80097f6:	2c00      	cmp	r4, #0
 80097f8:	d1f0      	bne.n	80097dc <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
 80097fa:	4b10      	ldr	r3, [pc, #64]	; (800983c <move_thread_to_end_of_prio_q+0x80>)
 80097fc:	6a1a      	ldr	r2, [r3, #32]

	node->next = list;
 80097fe:	f103 011c 	add.w	r1, r3, #28
 8009802:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 8009804:	606a      	str	r2, [r5, #4]

	tail->next = node;
 8009806:	6015      	str	r5, [r2, #0]
	list->tail = node;
 8009808:	621d      	str	r5, [r3, #32]
	update_cache(thread == _current);
 800980a:	4b0c      	ldr	r3, [pc, #48]	; (800983c <move_thread_to_end_of_prio_q+0x80>)
 800980c:	6898      	ldr	r0, [r3, #8]
 800980e:	42a8      	cmp	r0, r5
 8009810:	bf14      	ite	ne
 8009812:	2000      	movne	r0, #0
 8009814:	2001      	moveq	r0, #1
 8009816:	f7ff ffab 	bl	8009770 <update_cache>
}
 800981a:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800981c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009820:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
 8009822:	4601      	mov	r1, r0
 8009824:	4806      	ldr	r0, [pc, #24]	; (8009840 <move_thread_to_end_of_prio_q+0x84>)
 8009826:	f004 fa47 	bl	800dcb8 <z_priq_dumb_remove>
}
 800982a:	e7ce      	b.n	80097ca <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 800982c:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
 800982e:	606b      	str	r3, [r5, #4]
	node->next = successor;
 8009830:	602c      	str	r4, [r5, #0]
	prev->next = node;
 8009832:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 8009834:	6065      	str	r5, [r4, #4]
}
 8009836:	e7e8      	b.n	800980a <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009838:	2400      	movs	r4, #0
 800983a:	e7cf      	b.n	80097dc <move_thread_to_end_of_prio_q+0x20>
 800983c:	20000dfc 	.word	0x20000dfc
 8009840:	20000e18 	.word	0x20000e18

08009844 <z_time_slice>:
{
 8009844:	b510      	push	{r4, lr}
	__asm__ volatile(
 8009846:	f04f 0310 	mov.w	r3, #16
 800984a:	f3ef 8411 	mrs	r4, BASEPRI
 800984e:	f383 8812 	msr	BASEPRI_MAX, r3
 8009852:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 8009856:	4b21      	ldr	r3, [pc, #132]	; (80098dc <z_time_slice+0x98>)
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	4a21      	ldr	r2, [pc, #132]	; (80098e0 <z_time_slice+0x9c>)
 800985c:	6812      	ldr	r2, [r2, #0]
 800985e:	4293      	cmp	r3, r2
 8009860:	d017      	beq.n	8009892 <z_time_slice+0x4e>
	pending_current = NULL;
 8009862:	4a1f      	ldr	r2, [pc, #124]	; (80098e0 <z_time_slice+0x9c>)
 8009864:	2100      	movs	r1, #0
 8009866:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
 8009868:	4a1e      	ldr	r2, [pc, #120]	; (80098e4 <z_time_slice+0xa0>)
 800986a:	6812      	ldr	r2, [r2, #0]
 800986c:	b372      	cbz	r2, 80098cc <z_time_slice+0x88>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800986e:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
 8009870:	2a7f      	cmp	r2, #127	; 0x7f
 8009872:	d815      	bhi.n	80098a0 <z_time_slice+0x5c>
	uint8_t state = thread->base.thread_state;
 8009874:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
 8009876:	f012 0f1f 	tst.w	r2, #31
 800987a:	d11b      	bne.n	80098b4 <z_time_slice+0x70>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 800987c:	f993 100e 	ldrsb.w	r1, [r3, #14]
 8009880:	4a19      	ldr	r2, [pc, #100]	; (80098e8 <z_time_slice+0xa4>)
 8009882:	6812      	ldr	r2, [r2, #0]
 8009884:	4291      	cmp	r1, r2
 8009886:	db17      	blt.n	80098b8 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
 8009888:	4a18      	ldr	r2, [pc, #96]	; (80098ec <z_time_slice+0xa8>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d016      	beq.n	80098bc <z_time_slice+0x78>
 800988e:	2201      	movs	r2, #1
 8009890:	e007      	b.n	80098a2 <z_time_slice+0x5e>
		z_reset_time_slice();
 8009892:	f7ff fef3 	bl	800967c <z_reset_time_slice>
	__asm__ volatile(
 8009896:	f384 8811 	msr	BASEPRI, r4
 800989a:	f3bf 8f6f 	isb	sy
		return;
 800989e:	e01c      	b.n	80098da <z_time_slice+0x96>
		&& !z_is_idle_thread_object(thread);
 80098a0:	2200      	movs	r2, #0
	if (slice_time && sliceable(_current)) {
 80098a2:	b19a      	cbz	r2, 80098cc <z_time_slice+0x88>
		if (ticks >= _current_cpu->slice_ticks) {
 80098a4:	4a0d      	ldr	r2, [pc, #52]	; (80098dc <z_time_slice+0x98>)
 80098a6:	6912      	ldr	r2, [r2, #16]
 80098a8:	4282      	cmp	r2, r0
 80098aa:	dd09      	ble.n	80098c0 <z_time_slice+0x7c>
			_current_cpu->slice_ticks -= ticks;
 80098ac:	1a10      	subs	r0, r2, r0
 80098ae:	4b0b      	ldr	r3, [pc, #44]	; (80098dc <z_time_slice+0x98>)
 80098b0:	6118      	str	r0, [r3, #16]
 80098b2:	e00e      	b.n	80098d2 <z_time_slice+0x8e>
		&& !z_is_idle_thread_object(thread);
 80098b4:	2200      	movs	r2, #0
 80098b6:	e7f4      	b.n	80098a2 <z_time_slice+0x5e>
 80098b8:	2200      	movs	r2, #0
 80098ba:	e7f2      	b.n	80098a2 <z_time_slice+0x5e>
 80098bc:	2200      	movs	r2, #0
 80098be:	e7f0      	b.n	80098a2 <z_time_slice+0x5e>
			move_thread_to_end_of_prio_q(_current);
 80098c0:	4618      	mov	r0, r3
 80098c2:	f7ff ff7b 	bl	80097bc <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
 80098c6:	f7ff fed9 	bl	800967c <z_reset_time_slice>
 80098ca:	e002      	b.n	80098d2 <z_time_slice+0x8e>
		_current_cpu->slice_ticks = 0;
 80098cc:	4b03      	ldr	r3, [pc, #12]	; (80098dc <z_time_slice+0x98>)
 80098ce:	2200      	movs	r2, #0
 80098d0:	611a      	str	r2, [r3, #16]
 80098d2:	f384 8811 	msr	BASEPRI, r4
 80098d6:	f3bf 8f6f 	isb	sy
}
 80098da:	bd10      	pop	{r4, pc}
 80098dc:	20000dfc 	.word	0x20000dfc
 80098e0:	20000e34 	.word	0x20000e34
 80098e4:	20000e40 	.word	0x20000e40
 80098e8:	20000e3c 	.word	0x20000e3c
 80098ec:	20000690 	.word	0x20000690

080098f0 <ready_thread>:
{
 80098f0:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
 80098f2:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 80098f4:	f990 200d 	ldrsb.w	r2, [r0, #13]
 80098f8:	2a00      	cmp	r2, #0
 80098fa:	db2d      	blt.n	8009958 <ready_thread+0x68>
 80098fc:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 80098fe:	f013 0f1f 	tst.w	r3, #31
 8009902:	d105      	bne.n	8009910 <ready_thread+0x20>
	return node->next != NULL;
 8009904:	6982      	ldr	r2, [r0, #24]
 8009906:	b10a      	cbz	r2, 800990c <ready_thread+0x1c>
 8009908:	2200      	movs	r2, #0
 800990a:	e002      	b.n	8009912 <ready_thread+0x22>
 800990c:	2201      	movs	r2, #1
 800990e:	e000      	b.n	8009912 <ready_thread+0x22>
 8009910:	2200      	movs	r2, #0
 8009912:	b30a      	cbz	r2, 8009958 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
 8009914:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009918:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800991a:	4b14      	ldr	r3, [pc, #80]	; (800996c <ready_thread+0x7c>)
 800991c:	f853 5f1c 	ldr.w	r5, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8009920:	429d      	cmp	r5, r3
 8009922:	d020      	beq.n	8009966 <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009924:	b16d      	cbz	r5, 8009942 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
 8009926:	4629      	mov	r1, r5
 8009928:	4620      	mov	r0, r4
 800992a:	f004 f986 	bl	800dc3a <z_sched_prio_cmp>
 800992e:	2800      	cmp	r0, #0
 8009930:	dc13      	bgt.n	800995a <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8009932:	b135      	cbz	r5, 8009942 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
 8009934:	4b0d      	ldr	r3, [pc, #52]	; (800996c <ready_thread+0x7c>)
 8009936:	6a1b      	ldr	r3, [r3, #32]
 8009938:	429d      	cmp	r5, r3
 800993a:	d002      	beq.n	8009942 <ready_thread+0x52>
 800993c:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800993e:	2d00      	cmp	r5, #0
 8009940:	d1f0      	bne.n	8009924 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
 8009942:	4b0a      	ldr	r3, [pc, #40]	; (800996c <ready_thread+0x7c>)
 8009944:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 8009946:	f103 011c 	add.w	r1, r3, #28
 800994a:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800994c:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800994e:	6014      	str	r4, [r2, #0]
	list->tail = node;
 8009950:	621c      	str	r4, [r3, #32]
		update_cache(0);
 8009952:	2000      	movs	r0, #0
 8009954:	f7ff ff0c 	bl	8009770 <update_cache>
}
 8009958:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
 800995a:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800995c:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800995e:	6025      	str	r5, [r4, #0]
	prev->next = node;
 8009960:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 8009962:	606c      	str	r4, [r5, #4]
}
 8009964:	e7f5      	b.n	8009952 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009966:	2500      	movs	r5, #0
 8009968:	e7dc      	b.n	8009924 <ready_thread+0x34>
 800996a:	bf00      	nop
 800996c:	20000dfc 	.word	0x20000dfc

08009970 <z_sched_start>:
{
 8009970:	b510      	push	{r4, lr}
	__asm__ volatile(
 8009972:	f04f 0310 	mov.w	r3, #16
 8009976:	f3ef 8411 	mrs	r4, BASEPRI
 800997a:	f383 8812 	msr	BASEPRI_MAX, r3
 800997e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 8009982:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
 8009984:	f013 0f04 	tst.w	r3, #4
 8009988:	d104      	bne.n	8009994 <z_sched_start+0x24>
	__asm__ volatile(
 800998a:	f384 8811 	msr	BASEPRI, r4
 800998e:	f3bf 8f6f 	isb	sy
}
 8009992:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8009994:	f023 0304 	bic.w	r3, r3, #4
 8009998:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
 800999a:	f7ff ffa9 	bl	80098f0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 800999e:	4621      	mov	r1, r4
 80099a0:	4801      	ldr	r0, [pc, #4]	; (80099a8 <z_sched_start+0x38>)
 80099a2:	f7ff feaf 	bl	8009704 <z_reschedule>
 80099a6:	e7f4      	b.n	8009992 <z_sched_start+0x22>
 80099a8:	20000e38 	.word	0x20000e38

080099ac <unready_thread>:
{
 80099ac:	b510      	push	{r4, lr}
 80099ae:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
 80099b0:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 80099b2:	f990 300d 	ldrsb.w	r3, [r0, #13]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	db08      	blt.n	80099cc <unready_thread+0x20>
	update_cache(thread == _current);
 80099ba:	4b08      	ldr	r3, [pc, #32]	; (80099dc <unready_thread+0x30>)
 80099bc:	6898      	ldr	r0, [r3, #8]
 80099be:	42a0      	cmp	r0, r4
 80099c0:	bf14      	ite	ne
 80099c2:	2000      	movne	r0, #0
 80099c4:	2001      	moveq	r0, #1
 80099c6:	f7ff fed3 	bl	8009770 <update_cache>
}
 80099ca:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80099cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80099d0:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
 80099d2:	4601      	mov	r1, r0
 80099d4:	4802      	ldr	r0, [pc, #8]	; (80099e0 <unready_thread+0x34>)
 80099d6:	f004 f96f 	bl	800dcb8 <z_priq_dumb_remove>
}
 80099da:	e7ee      	b.n	80099ba <unready_thread+0xe>
 80099dc:	20000dfc 	.word	0x20000dfc
 80099e0:	20000e18 	.word	0x20000e18

080099e4 <z_pend_curr>:
{
 80099e4:	b510      	push	{r4, lr}
 80099e6:	460c      	mov	r4, r1
 80099e8:	4611      	mov	r1, r2
	pending_current = _current;
 80099ea:	4b06      	ldr	r3, [pc, #24]	; (8009a04 <z_pend_curr+0x20>)
 80099ec:	6898      	ldr	r0, [r3, #8]
 80099ee:	4b06      	ldr	r3, [pc, #24]	; (8009a08 <z_pend_curr+0x24>)
 80099f0:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
 80099f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099f6:	f004 fa10 	bl	800de1a <pend>
 80099fa:	4620      	mov	r0, r4
 80099fc:	f7fa fa62 	bl	8003ec4 <arch_swap>
}
 8009a00:	bd10      	pop	{r4, pc}
 8009a02:	bf00      	nop
 8009a04:	20000dfc 	.word	0x20000dfc
 8009a08:	20000e34 	.word	0x20000e34

08009a0c <z_set_prio>:
{
 8009a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a10:	4604      	mov	r4, r0
 8009a12:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
 8009a14:	2300      	movs	r3, #0
	__asm__ volatile(
 8009a16:	f04f 0210 	mov.w	r2, #16
 8009a1a:	f3ef 8811 	mrs	r8, BASEPRI
 8009a1e:	f382 8812 	msr	BASEPRI_MAX, r2
 8009a22:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
 8009a26:	461f      	mov	r7, r3
 8009a28:	e008      	b.n	8009a3c <z_set_prio+0x30>
		if (need_sched) {
 8009a2a:	f012 0701 	ands.w	r7, r2, #1
 8009a2e:	d111      	bne.n	8009a54 <z_set_prio+0x48>
			thread->base.prio = prio;
 8009a30:	73a6      	strb	r6, [r4, #14]
	__asm__ volatile(
 8009a32:	f388 8811 	msr	BASEPRI, r8
 8009a36:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d13d      	bne.n	8009abe <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
 8009a42:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 8009a44:	f013 0f1f 	tst.w	r3, #31
 8009a48:	d1ef      	bne.n	8009a2a <z_set_prio+0x1e>
	return node->next != NULL;
 8009a4a:	69a1      	ldr	r1, [r4, #24]
 8009a4c:	2900      	cmp	r1, #0
 8009a4e:	d1ec      	bne.n	8009a2a <z_set_prio+0x1e>
 8009a50:	2201      	movs	r2, #1
 8009a52:	e7ea      	b.n	8009a2a <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8009a54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a58:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
 8009a5a:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8009ac4 <z_set_prio+0xb8>
 8009a5e:	4621      	mov	r1, r4
 8009a60:	4648      	mov	r0, r9
 8009a62:	f004 f929 	bl	800dcb8 <z_priq_dumb_remove>
				thread->base.prio = prio;
 8009a66:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
 8009a68:	7b63      	ldrb	r3, [r4, #13]
 8009a6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009a6e:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 8009a70:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8009a74:	454d      	cmp	r5, r9
 8009a76:	d020      	beq.n	8009aba <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009a78:	b16d      	cbz	r5, 8009a96 <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f004 f8dc 	bl	800dc3a <z_sched_prio_cmp>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	dc13      	bgt.n	8009aae <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8009a86:	b135      	cbz	r5, 8009a96 <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
 8009a88:	4b0f      	ldr	r3, [pc, #60]	; (8009ac8 <z_set_prio+0xbc>)
 8009a8a:	6a1b      	ldr	r3, [r3, #32]
 8009a8c:	429d      	cmp	r5, r3
 8009a8e:	d002      	beq.n	8009a96 <z_set_prio+0x8a>
 8009a90:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009a92:	2d00      	cmp	r5, #0
 8009a94:	d1f0      	bne.n	8009a78 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
 8009a96:	4b0c      	ldr	r3, [pc, #48]	; (8009ac8 <z_set_prio+0xbc>)
 8009a98:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 8009a9a:	f103 011c 	add.w	r1, r3, #28
 8009a9e:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 8009aa0:	6062      	str	r2, [r4, #4]
	tail->next = node;
 8009aa2:	6014      	str	r4, [r2, #0]
	list->tail = node;
 8009aa4:	621c      	str	r4, [r3, #32]
			update_cache(1);
 8009aa6:	2001      	movs	r0, #1
 8009aa8:	f7ff fe62 	bl	8009770 <update_cache>
 8009aac:	e7c1      	b.n	8009a32 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
 8009aae:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 8009ab0:	6063      	str	r3, [r4, #4]
	node->next = successor;
 8009ab2:	6025      	str	r5, [r4, #0]
	prev->next = node;
 8009ab4:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 8009ab6:	606c      	str	r4, [r5, #4]
}
 8009ab8:	e7f5      	b.n	8009aa6 <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009aba:	2500      	movs	r5, #0
 8009abc:	e7dc      	b.n	8009a78 <z_set_prio+0x6c>
}
 8009abe:	4638      	mov	r0, r7
 8009ac0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ac4:	20000e18 	.word	0x20000e18
 8009ac8:	20000dfc 	.word	0x20000dfc

08009acc <z_impl_k_thread_suspend>:
{
 8009acc:	b538      	push	{r3, r4, r5, lr}
 8009ace:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 8009ad0:	3018      	adds	r0, #24
 8009ad2:	f004 fabb 	bl	800e04c <z_abort_timeout>
	LOCKED(&sched_spinlock) {
 8009ad6:	2300      	movs	r3, #0
	__asm__ volatile(
 8009ad8:	f04f 0210 	mov.w	r2, #16
 8009adc:	f3ef 8511 	mrs	r5, BASEPRI
 8009ae0:	f382 8812 	msr	BASEPRI_MAX, r2
 8009ae4:	f3bf 8f6f 	isb	sy
 8009ae8:	e010      	b.n	8009b0c <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
 8009aea:	7b63      	ldrb	r3, [r4, #13]
 8009aec:	f043 0310 	orr.w	r3, r3, #16
 8009af0:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
 8009af2:	4b15      	ldr	r3, [pc, #84]	; (8009b48 <z_impl_k_thread_suspend+0x7c>)
 8009af4:	6898      	ldr	r0, [r3, #8]
 8009af6:	42a0      	cmp	r0, r4
 8009af8:	bf14      	ite	ne
 8009afa:	2000      	movne	r0, #0
 8009afc:	2001      	moveq	r0, #1
 8009afe:	f7ff fe37 	bl	8009770 <update_cache>
	__asm__ volatile(
 8009b02:	f385 8811 	msr	BASEPRI, r5
 8009b06:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	b963      	cbnz	r3, 8009b28 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
 8009b0e:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
 8009b10:	f994 300d 	ldrsb.w	r3, [r4, #13]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	dae8      	bge.n	8009aea <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8009b18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009b1c:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
 8009b1e:	4621      	mov	r1, r4
 8009b20:	480a      	ldr	r0, [pc, #40]	; (8009b4c <z_impl_k_thread_suspend+0x80>)
 8009b22:	f004 f8c9 	bl	800dcb8 <z_priq_dumb_remove>
}
 8009b26:	e7e0      	b.n	8009aea <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
 8009b28:	4b07      	ldr	r3, [pc, #28]	; (8009b48 <z_impl_k_thread_suspend+0x7c>)
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	42a3      	cmp	r3, r4
 8009b2e:	d000      	beq.n	8009b32 <z_impl_k_thread_suspend+0x66>
}
 8009b30:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 8009b32:	f04f 0310 	mov.w	r3, #16
 8009b36:	f3ef 8011 	mrs	r0, BASEPRI
 8009b3a:	f383 8812 	msr	BASEPRI_MAX, r3
 8009b3e:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 8009b42:	f004 f8a4 	bl	800dc8e <z_reschedule_irqlock>
 8009b46:	e7f3      	b.n	8009b30 <z_impl_k_thread_suspend+0x64>
 8009b48:	20000dfc 	.word	0x20000dfc
 8009b4c:	20000e18 	.word	0x20000e18

08009b50 <k_sched_unlock>:

void k_sched_unlock(void)
{
 8009b50:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
 8009b52:	2300      	movs	r3, #0
 8009b54:	f04f 0210 	mov.w	r2, #16
 8009b58:	f3ef 8411 	mrs	r4, BASEPRI
 8009b5c:	f382 8812 	msr	BASEPRI_MAX, r2
 8009b60:	f3bf 8f6f 	isb	sy
 8009b64:	e00c      	b.n	8009b80 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
 8009b66:	4b0d      	ldr	r3, [pc, #52]	; (8009b9c <k_sched_unlock+0x4c>)
 8009b68:	689a      	ldr	r2, [r3, #8]
 8009b6a:	7bd3      	ldrb	r3, [r2, #15]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 8009b70:	2000      	movs	r0, #0
 8009b72:	f7ff fdfd 	bl	8009770 <update_cache>
	__asm__ volatile(
 8009b76:	f384 8811 	msr	BASEPRI, r4
 8009b7a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8009b7e:	2301      	movs	r3, #1
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d0f0      	beq.n	8009b66 <k_sched_unlock+0x16>
	__asm__ volatile(
 8009b84:	f04f 0310 	mov.w	r3, #16
 8009b88:	f3ef 8011 	mrs	r0, BASEPRI
 8009b8c:	f383 8812 	msr	BASEPRI_MAX, r3
 8009b90:	f3bf 8f6f 	isb	sy
 8009b94:	f004 f87b 	bl	800dc8e <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
 8009b98:	bd10      	pop	{r4, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20000dfc 	.word	0x20000dfc

08009ba0 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
 8009ba0:	7b43      	ldrb	r3, [r0, #13]
 8009ba2:	f013 0f08 	tst.w	r3, #8
 8009ba6:	d142      	bne.n	8009c2e <end_thread+0x8e>
{
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
 8009bac:	f043 0308 	orr.w	r3, r3, #8
 8009bb0:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
 8009bb2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009bb6:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
 8009bb8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009bbc:	d12b      	bne.n	8009c16 <end_thread+0x76>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
 8009bbe:	68ab      	ldr	r3, [r5, #8]
 8009bc0:	b15b      	cbz	r3, 8009bda <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f004 f837 	bl	800dc36 <pended_on_thread>
 8009bc8:	4629      	mov	r1, r5
 8009bca:	f004 f875 	bl	800dcb8 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 8009bce:	7b6b      	ldrb	r3, [r5, #13]
 8009bd0:	f023 0302 	bic.w	r3, r3, #2
 8009bd4:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	60ab      	str	r3, [r5, #8]
 8009bda:	f105 0018 	add.w	r0, r5, #24
 8009bde:	f004 fa35 	bl	800e04c <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
 8009be2:	3558      	adds	r5, #88	; 0x58
	return list->head == list;
 8009be4:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8009be6:	42ac      	cmp	r4, r5
 8009be8:	d01d      	beq.n	8009c26 <end_thread+0x86>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 8009bea:	b1e4      	cbz	r4, 8009c26 <end_thread+0x86>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8009bec:	4620      	mov	r0, r4
 8009bee:	f004 f822 	bl	800dc36 <pended_on_thread>
 8009bf2:	4621      	mov	r1, r4
 8009bf4:	f004 f860 	bl	800dcb8 <z_priq_dumb_remove>
 8009bf8:	7b63      	ldrb	r3, [r4, #13]
 8009bfa:	f023 0302 	bic.w	r3, r3, #2
 8009bfe:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 8009c00:	2600      	movs	r6, #0
 8009c02:	60a6      	str	r6, [r4, #8]
 8009c04:	f104 0018 	add.w	r0, r4, #24
 8009c08:	f004 fa20 	bl	800e04c <z_abort_timeout>
 8009c0c:	67e6      	str	r6, [r4, #124]	; 0x7c
		ready_thread(thread);
 8009c0e:	4620      	mov	r0, r4
 8009c10:	f7ff fe6e 	bl	80098f0 <ready_thread>
 8009c14:	e7e6      	b.n	8009be4 <end_thread+0x44>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8009c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c1a:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
 8009c1c:	4601      	mov	r1, r0
 8009c1e:	4804      	ldr	r0, [pc, #16]	; (8009c30 <end_thread+0x90>)
 8009c20:	f004 f84a 	bl	800dcb8 <z_priq_dumb_remove>
}
 8009c24:	e7cb      	b.n	8009bbe <end_thread+0x1e>
		update_cache(1);
 8009c26:	2001      	movs	r0, #1
 8009c28:	f7ff fda2 	bl	8009770 <update_cache>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
 8009c2c:	bd70      	pop	{r4, r5, r6, pc}
 8009c2e:	4770      	bx	lr
 8009c30:	20000e18 	.word	0x20000e18

08009c34 <z_sched_init>:
{
 8009c34:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
 8009c36:	4b05      	ldr	r3, [pc, #20]	; (8009c4c <z_sched_init+0x18>)
 8009c38:	f103 021c 	add.w	r2, r3, #28
 8009c3c:	61da      	str	r2, [r3, #28]
	list->tail = (sys_dnode_t *)list;
 8009c3e:	621a      	str	r2, [r3, #32]
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 8009c40:	2100      	movs	r1, #0
 8009c42:	4608      	mov	r0, r1
 8009c44:	f7ff fd30 	bl	80096a8 <k_sched_time_slice_set>
}
 8009c48:	bd08      	pop	{r3, pc}
 8009c4a:	bf00      	nop
 8009c4c:	20000dfc 	.word	0x20000dfc

08009c50 <z_impl_k_yield>:
{
 8009c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c52:	f04f 0310 	mov.w	r3, #16
 8009c56:	f3ef 8611 	mrs	r6, BASEPRI
 8009c5a:	f383 8812 	msr	BASEPRI_MAX, r3
 8009c5e:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
 8009c62:	4c1c      	ldr	r4, [pc, #112]	; (8009cd4 <z_impl_k_yield+0x84>)
 8009c64:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8009c66:	7b4b      	ldrb	r3, [r1, #13]
 8009c68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c6c:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
 8009c6e:	f104 071c 	add.w	r7, r4, #28
 8009c72:	4638      	mov	r0, r7
 8009c74:	f004 f820 	bl	800dcb8 <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
 8009c78:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
 8009c7a:	7b6b      	ldrb	r3, [r5, #13]
 8009c7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c80:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 8009c82:	69e4      	ldr	r4, [r4, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8009c84:	42bc      	cmp	r4, r7
 8009c86:	d023      	beq.n	8009cd0 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009c88:	b16c      	cbz	r4, 8009ca6 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	f003 ffd4 	bl	800dc3a <z_sched_prio_cmp>
 8009c92:	2800      	cmp	r0, #0
 8009c94:	dc16      	bgt.n	8009cc4 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8009c96:	b134      	cbz	r4, 8009ca6 <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
 8009c98:	4b0e      	ldr	r3, [pc, #56]	; (8009cd4 <z_impl_k_yield+0x84>)
 8009c9a:	6a1b      	ldr	r3, [r3, #32]
 8009c9c:	429c      	cmp	r4, r3
 8009c9e:	d002      	beq.n	8009ca6 <z_impl_k_yield+0x56>
 8009ca0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009ca2:	2c00      	cmp	r4, #0
 8009ca4:	d1f0      	bne.n	8009c88 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
 8009ca6:	4b0b      	ldr	r3, [pc, #44]	; (8009cd4 <z_impl_k_yield+0x84>)
 8009ca8:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 8009caa:	f103 011c 	add.w	r1, r3, #28
 8009cae:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 8009cb0:	606a      	str	r2, [r5, #4]
	tail->next = node;
 8009cb2:	6015      	str	r5, [r2, #0]
	list->tail = node;
 8009cb4:	621d      	str	r5, [r3, #32]
	update_cache(1);
 8009cb6:	2001      	movs	r0, #1
 8009cb8:	f7ff fd5a 	bl	8009770 <update_cache>
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	f7fa f901 	bl	8003ec4 <arch_swap>
}
 8009cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
 8009cc4:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 8009cc6:	606b      	str	r3, [r5, #4]
	node->next = successor;
 8009cc8:	602c      	str	r4, [r5, #0]
	prev->next = node;
 8009cca:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 8009ccc:	6065      	str	r5, [r4, #4]
}
 8009cce:	e7f2      	b.n	8009cb6 <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8009cd0:	2400      	movs	r4, #0
 8009cd2:	e7d9      	b.n	8009c88 <z_impl_k_yield+0x38>
 8009cd4:	20000dfc 	.word	0x20000dfc

08009cd8 <z_tick_sleep>:
{
 8009cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
 8009cdc:	ea50 0301 	orrs.w	r3, r0, r1
 8009ce0:	d038      	beq.n	8009d54 <z_tick_sleep+0x7c>
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
 8009ce6:	f06f 0301 	mvn.w	r3, #1
 8009cea:	1a1b      	subs	r3, r3, r0
 8009cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009cf0:	eb62 0201 	sbc.w	r2, r2, r1
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	f172 0300 	sbcs.w	r3, r2, #0
 8009cfa:	db2f      	blt.n	8009d5c <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
 8009cfc:	f06f 0501 	mvn.w	r5, #1
 8009d00:	1a2d      	subs	r5, r5, r0
 8009d02:	f04f 0310 	mov.w	r3, #16
 8009d06:	f3ef 8811 	mrs	r8, BASEPRI
 8009d0a:	f383 8812 	msr	BASEPRI_MAX, r3
 8009d0e:	f3bf 8f6f 	isb	sy
	pending_current = _current;
 8009d12:	4f14      	ldr	r7, [pc, #80]	; (8009d64 <z_tick_sleep+0x8c>)
 8009d14:	68b8      	ldr	r0, [r7, #8]
 8009d16:	4b14      	ldr	r3, [pc, #80]	; (8009d68 <z_tick_sleep+0x90>)
 8009d18:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
 8009d1a:	f7ff fe47 	bl	80099ac <unready_thread>
	z_add_thread_timeout(_current, timeout);
 8009d1e:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 8009d20:	4622      	mov	r2, r4
 8009d22:	4633      	mov	r3, r6
 8009d24:	4911      	ldr	r1, [pc, #68]	; (8009d6c <z_tick_sleep+0x94>)
 8009d26:	3018      	adds	r0, #24
 8009d28:	f000 f8ee 	bl	8009f08 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 8009d2c:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
 8009d2e:	7b53      	ldrb	r3, [r2, #13]
 8009d30:	f043 0310 	orr.w	r3, r3, #16
 8009d34:	7353      	strb	r3, [r2, #13]
 8009d36:	4640      	mov	r0, r8
 8009d38:	f7fa f8c4 	bl	8003ec4 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 8009d3c:	f004 f9e8 	bl	800e110 <sys_clock_tick_get_32>
 8009d40:	1a28      	subs	r0, r5, r0
 8009d42:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 8009d46:	2801      	cmp	r0, #1
 8009d48:	f173 0300 	sbcs.w	r3, r3, #0
 8009d4c:	da00      	bge.n	8009d50 <z_tick_sleep+0x78>
	return 0;
 8009d4e:	2000      	movs	r0, #0
}
 8009d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
 8009d54:	f7ff ff7c 	bl	8009c50 <z_impl_k_yield>
		return 0;
 8009d58:	2000      	movs	r0, #0
 8009d5a:	e7f9      	b.n	8009d50 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 8009d5c:	f004 f9d8 	bl	800e110 <sys_clock_tick_get_32>
 8009d60:	1905      	adds	r5, r0, r4
 8009d62:	e7ce      	b.n	8009d02 <z_tick_sleep+0x2a>
 8009d64:	20000dfc 	.word	0x20000dfc
 8009d68:	20000e34 	.word	0x20000e34
 8009d6c:	0800dd57 	.word	0x0800dd57

08009d70 <z_impl_k_sleep>:
{
 8009d70:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 8009d72:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8009d76:	bf08      	it	eq
 8009d78:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
 8009d7c:	d007      	beq.n	8009d8e <z_impl_k_sleep+0x1e>
	ticks = z_tick_sleep(ticks);
 8009d7e:	f7ff ffab 	bl	8009cd8 <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 8009d82:	220a      	movs	r2, #10
 8009d84:	2300      	movs	r3, #0
 8009d86:	17c1      	asrs	r1, r0, #31
 8009d88:	f7f6 fe28 	bl	80009dc <__aeabi_uldivmod>
}
 8009d8c:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
 8009d8e:	4b03      	ldr	r3, [pc, #12]	; (8009d9c <z_impl_k_sleep+0x2c>)
 8009d90:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
 8009d92:	f7ff fe9b 	bl	8009acc <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
 8009d96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d9a:	e7f7      	b.n	8009d8c <z_impl_k_sleep+0x1c>
 8009d9c:	20000dfc 	.word	0x20000dfc

08009da0 <z_impl_z_current_get>:
}
 8009da0:	4b01      	ldr	r3, [pc, #4]	; (8009da8 <z_impl_z_current_get+0x8>)
 8009da2:	6898      	ldr	r0, [r3, #8]
 8009da4:	4770      	bx	lr
 8009da6:	bf00      	nop
 8009da8:	20000dfc 	.word	0x20000dfc

08009dac <z_impl_k_is_preempt_thread>:
 8009dac:	f3ef 8305 	mrs	r3, IPSR
	return !arch_is_in_isr() && is_preempt(_current);
 8009db0:	b933      	cbnz	r3, 8009dc0 <z_impl_k_is_preempt_thread+0x14>
 8009db2:	4b05      	ldr	r3, [pc, #20]	; (8009dc8 <z_impl_k_is_preempt_thread+0x1c>)
 8009db4:	689b      	ldr	r3, [r3, #8]
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 8009db6:	89db      	ldrh	r3, [r3, #14]
	return !arch_is_in_isr() && is_preempt(_current);
 8009db8:	2b7f      	cmp	r3, #127	; 0x7f
 8009dba:	d803      	bhi.n	8009dc4 <z_impl_k_is_preempt_thread+0x18>
 8009dbc:	2001      	movs	r0, #1
 8009dbe:	4770      	bx	lr
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	4770      	bx	lr
 8009dc4:	2000      	movs	r0, #0
}
 8009dc6:	4770      	bx	lr
 8009dc8:	20000dfc 	.word	0x20000dfc

08009dcc <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
 8009dcc:	b538      	push	{r3, r4, r5, lr}
 8009dce:	f04f 0310 	mov.w	r3, #16
 8009dd2:	f3ef 8511 	mrs	r5, BASEPRI
 8009dd6:	f383 8812 	msr	BASEPRI_MAX, r3
 8009dda:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 8009dde:	7b43      	ldrb	r3, [r0, #13]
 8009de0:	f013 0f08 	tst.w	r3, #8
 8009de4:	d004      	beq.n	8009df0 <z_thread_abort+0x24>
	__asm__ volatile(
 8009de6:	f385 8811 	msr	BASEPRI, r5
 8009dea:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 8009dee:	bd38      	pop	{r3, r4, r5, pc}
 8009df0:	4604      	mov	r4, r0
	end_thread(thread);
 8009df2:	f7ff fed5 	bl	8009ba0 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
 8009df6:	4b08      	ldr	r3, [pc, #32]	; (8009e18 <z_thread_abort+0x4c>)
 8009df8:	689b      	ldr	r3, [r3, #8]
 8009dfa:	42a3      	cmp	r3, r4
 8009dfc:	d004      	beq.n	8009e08 <z_thread_abort+0x3c>
 8009dfe:	f385 8811 	msr	BASEPRI, r5
 8009e02:	f3bf 8f6f 	isb	sy
 8009e06:	e7f2      	b.n	8009dee <z_thread_abort+0x22>
 8009e08:	f3ef 8305 	mrs	r3, IPSR
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1f6      	bne.n	8009dfe <z_thread_abort+0x32>
 8009e10:	4628      	mov	r0, r5
 8009e12:	f7fa f857 	bl	8003ec4 <arch_swap>
	return ret;
 8009e16:	e7f2      	b.n	8009dfe <z_thread_abort+0x32>
 8009e18:	20000dfc 	.word	0x20000dfc

08009e1c <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
 8009e1c:	e92d 4810 	stmdb	sp!, {r4, fp, lr}
 8009e20:	b083      	sub	sp, #12
 8009e22:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
 8009e24:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
 8009e28:	e9cd bc00 	strd	fp, ip, [sp]
 8009e2c:	f7ff fdda 	bl	80099e4 <z_pend_curr>

	if (data != NULL) {
 8009e30:	b11c      	cbz	r4, 8009e3a <z_sched_wait+0x1e>
		*data = _current->base.swap_data;
 8009e32:	4b03      	ldr	r3, [pc, #12]	; (8009e40 <z_sched_wait+0x24>)
 8009e34:	689b      	ldr	r3, [r3, #8]
 8009e36:	695b      	ldr	r3, [r3, #20]
 8009e38:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
 8009e3a:	b003      	add	sp, #12
 8009e3c:	e8bd 8810 	ldmia.w	sp!, {r4, fp, pc}
 8009e40:	20000dfc 	.word	0x20000dfc

08009e44 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
 8009e44:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
 8009e46:	4806      	ldr	r0, [pc, #24]	; (8009e60 <z_data_copy+0x1c>)
 8009e48:	4a06      	ldr	r2, [pc, #24]	; (8009e64 <z_data_copy+0x20>)
 8009e4a:	1a12      	subs	r2, r2, r0
 8009e4c:	4906      	ldr	r1, [pc, #24]	; (8009e68 <z_data_copy+0x24>)
 8009e4e:	f004 fa16 	bl	800e27e <memcpy>
 8009e52:	4a06      	ldr	r2, [pc, #24]	; (8009e6c <z_data_copy+0x28>)
 8009e54:	4906      	ldr	r1, [pc, #24]	; (8009e70 <z_data_copy+0x2c>)
 8009e56:	4807      	ldr	r0, [pc, #28]	; (8009e74 <z_data_copy+0x30>)
 8009e58:	f004 fa11 	bl	800e27e <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 8009e5c:	bd08      	pop	{r3, pc}
 8009e5e:	bf00      	nop
 8009e60:	20000000 	.word	0x20000000
 8009e64:	2000049c 	.word	0x2000049c
 8009e68:	080105bc 	.word	0x080105bc
 8009e6c:	00000000 	.word	0x00000000
 8009e70:	080105bc 	.word	0x080105bc
 8009e74:	20000000 	.word	0x20000000

08009e78 <first>:
	return list->head == list;
 8009e78:	4b03      	ldr	r3, [pc, #12]	; (8009e88 <first+0x10>)
 8009e7a:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8009e7c:	4298      	cmp	r0, r3
 8009e7e:	d000      	beq.n	8009e82 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
 8009e80:	4770      	bx	lr
 8009e82:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
 8009e84:	e7fc      	b.n	8009e80 <first+0x8>
 8009e86:	bf00      	nop
 8009e88:	200000c4 	.word	0x200000c4

08009e8c <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8009e8c:	b130      	cbz	r0, 8009e9c <next+0x10>
	return (node == list->tail) ? NULL : node->next;
 8009e8e:	4a04      	ldr	r2, [pc, #16]	; (8009ea0 <next+0x14>)
 8009e90:	6852      	ldr	r2, [r2, #4]
 8009e92:	4290      	cmp	r0, r2
 8009e94:	d001      	beq.n	8009e9a <next+0xe>
 8009e96:	6800      	ldr	r0, [r0, #0]
 8009e98:	4770      	bx	lr
 8009e9a:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	200000c4 	.word	0x200000c4

08009ea4 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
 8009ea4:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 8009ea6:	4b04      	ldr	r3, [pc, #16]	; (8009eb8 <elapsed+0x14>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	b10b      	cbz	r3, 8009eb0 <elapsed+0xc>
 8009eac:	2000      	movs	r0, #0
}
 8009eae:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 8009eb0:	f7fe f914 	bl	80080dc <sys_clock_elapsed>
 8009eb4:	e7fb      	b.n	8009eae <elapsed+0xa>
 8009eb6:	bf00      	nop
 8009eb8:	20000e44 	.word	0x20000e44

08009ebc <next_timeout>:

static int32_t next_timeout(void)
{
 8009ebc:	b510      	push	{r4, lr}
	struct _timeout *to = first();
 8009ebe:	f7ff ffdb 	bl	8009e78 <first>
 8009ec2:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
 8009ec4:	f7ff ffee 	bl	8009ea4 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
 8009ec8:	b18c      	cbz	r4, 8009eee <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
 8009eca:	6923      	ldr	r3, [r4, #16]
 8009ecc:	6962      	ldr	r2, [r4, #20]
 8009ece:	1a1b      	subs	r3, r3, r0
 8009ed0:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	f172 0100 	sbcs.w	r1, r2, #0
 8009eda:	db11      	blt.n	8009f00 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
 8009edc:	4618      	mov	r0, r3
 8009ede:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ee2:	f172 0300 	sbcs.w	r3, r2, #0
 8009ee6:	db04      	blt.n	8009ef2 <next_timeout+0x36>
 8009ee8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8009eec:	e001      	b.n	8009ef2 <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
 8009eee:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 8009ef2:	4b04      	ldr	r3, [pc, #16]	; (8009f04 <next_timeout+0x48>)
 8009ef4:	691b      	ldr	r3, [r3, #16]
 8009ef6:	b113      	cbz	r3, 8009efe <next_timeout+0x42>
 8009ef8:	4283      	cmp	r3, r0
 8009efa:	da00      	bge.n	8009efe <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
 8009efc:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
 8009efe:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
 8009f00:	2000      	movs	r0, #0
 8009f02:	e7f6      	b.n	8009ef2 <next_timeout+0x36>
 8009f04:	20000dfc 	.word	0x20000dfc

08009f08 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 8009f08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f0c:	bf08      	it	eq
 8009f0e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8009f12:	d07f      	beq.n	800a014 <z_add_timeout+0x10c>
{
 8009f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f18:	4604      	mov	r4, r0
 8009f1a:	4691      	mov	r9, r2
 8009f1c:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 8009f1e:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
 8009f20:	2300      	movs	r3, #0
	__asm__ volatile(
 8009f22:	f04f 0210 	mov.w	r2, #16
 8009f26:	f3ef 8711 	mrs	r7, BASEPRI
 8009f2a:	f382 8812 	msr	BASEPRI_MAX, r2
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	e021      	b.n	8009f78 <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 8009f34:	f7ff ffb6 	bl	8009ea4 <elapsed>
 8009f38:	eb19 0800 	adds.w	r8, r9, r0
 8009f3c:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
 8009f40:	f118 0301 	adds.w	r3, r8, #1
 8009f44:	f140 0000 	adc.w	r0, r0, #0
 8009f48:	6123      	str	r3, [r4, #16]
 8009f4a:	6160      	str	r0, [r4, #20]
 8009f4c:	e038      	b.n	8009fc0 <z_add_timeout+0xb8>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
 8009f4e:	1a51      	subs	r1, r2, r1
 8009f50:	eb66 0303 	sbc.w	r3, r6, r3
 8009f54:	6101      	str	r1, [r0, #16]
 8009f56:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
 8009f58:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
 8009f5a:	6063      	str	r3, [r4, #4]
	node->next = successor;
 8009f5c:	6020      	str	r0, [r4, #0]
	prev->next = node;
 8009f5e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 8009f60:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d040      	beq.n	8009fe8 <z_add_timeout+0xe0>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 8009f66:	f7ff ff87 	bl	8009e78 <first>
 8009f6a:	4284      	cmp	r4, r0
 8009f6c:	d043      	beq.n	8009ff6 <z_add_timeout+0xee>
	__asm__ volatile(
 8009f6e:	f387 8811 	msr	BASEPRI, r7
 8009f72:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 8009f76:	2301      	movs	r3, #1
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d149      	bne.n	800a010 <z_add_timeout+0x108>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 8009f7c:	f06f 0201 	mvn.w	r2, #1
 8009f80:	ebb2 0209 	subs.w	r2, r2, r9
 8009f84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009f88:	eb61 0305 	sbc.w	r3, r1, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	dbd1      	blt.n	8009f34 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 8009f90:	4b21      	ldr	r3, [pc, #132]	; (800a018 <z_add_timeout+0x110>)
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	eb19 0202 	adds.w	r2, r9, r2
 8009f9a:	eb43 0305 	adc.w	r3, r3, r5
 8009f9e:	f06f 0801 	mvn.w	r8, #1
 8009fa2:	ebb8 0802 	subs.w	r8, r8, r2
 8009fa6:	eb61 0303 	sbc.w	r3, r1, r3
			to->dticks = MAX(1, ticks);
 8009faa:	4641      	mov	r1, r8
 8009fac:	461a      	mov	r2, r3
 8009fae:	f1b8 0f01 	cmp.w	r8, #1
 8009fb2:	f173 0300 	sbcs.w	r3, r3, #0
 8009fb6:	da01      	bge.n	8009fbc <z_add_timeout+0xb4>
 8009fb8:	2101      	movs	r1, #1
 8009fba:	2200      	movs	r2, #0
 8009fbc:	6121      	str	r1, [r4, #16]
 8009fbe:	6162      	str	r2, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 8009fc0:	f7ff ff5a 	bl	8009e78 <first>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	d0cc      	beq.n	8009f62 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
 8009fc8:	6902      	ldr	r2, [r0, #16]
 8009fca:	6946      	ldr	r6, [r0, #20]
 8009fcc:	6921      	ldr	r1, [r4, #16]
 8009fce:	6963      	ldr	r3, [r4, #20]
 8009fd0:	4291      	cmp	r1, r2
 8009fd2:	eb73 0c06 	sbcs.w	ip, r3, r6
 8009fd6:	dbba      	blt.n	8009f4e <z_add_timeout+0x46>
			to->dticks -= t->dticks;
 8009fd8:	1a89      	subs	r1, r1, r2
 8009fda:	eb63 0306 	sbc.w	r3, r3, r6
 8009fde:	6121      	str	r1, [r4, #16]
 8009fe0:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 8009fe2:	f7ff ff53 	bl	8009e8c <next>
 8009fe6:	e7ed      	b.n	8009fc4 <z_add_timeout+0xbc>
	sys_dnode_t *const tail = list->tail;
 8009fe8:	4b0c      	ldr	r3, [pc, #48]	; (800a01c <z_add_timeout+0x114>)
 8009fea:	685a      	ldr	r2, [r3, #4]
	node->next = list;
 8009fec:	6023      	str	r3, [r4, #0]
	node->prev = tail;
 8009fee:	6062      	str	r2, [r4, #4]
	tail->next = node;
 8009ff0:	6014      	str	r4, [r2, #0]
	list->tail = node;
 8009ff2:	605c      	str	r4, [r3, #4]
}
 8009ff4:	e7b7      	b.n	8009f66 <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 8009ff6:	f7ff ff61 	bl	8009ebc <next_timeout>

			if (next_time == 0 ||
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	b118      	cbz	r0, 800a006 <z_add_timeout+0xfe>
			    _current_cpu->slice_ticks != next_time) {
 8009ffe:	4a08      	ldr	r2, [pc, #32]	; (800a020 <z_add_timeout+0x118>)
 800a000:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
 800a002:	4282      	cmp	r2, r0
 800a004:	d0b3      	beq.n	8009f6e <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
 800a006:	2100      	movs	r1, #0
 800a008:	4618      	mov	r0, r3
 800a00a:	f7fd ffe7 	bl	8007fdc <sys_clock_set_timeout>
 800a00e:	e7ae      	b.n	8009f6e <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 800a010:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a014:	4770      	bx	lr
 800a016:	bf00      	nop
 800a018:	20000790 	.word	0x20000790
 800a01c:	200000c4 	.word	0x200000c4
 800a020:	20000dfc 	.word	0x20000dfc

0800a024 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 800a024:	b570      	push	{r4, r5, r6, lr}
 800a026:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800a028:	f7ff fc0c 	bl	8009844 <z_time_slice>
	__asm__ volatile(
 800a02c:	f04f 0310 	mov.w	r3, #16
 800a030:	f3ef 8511 	mrs	r5, BASEPRI
 800a034:	f383 8812 	msr	BASEPRI_MAX, r3
 800a038:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800a03c:	4b28      	ldr	r3, [pc, #160]	; (800a0e0 <sys_clock_announce+0xbc>)
 800a03e:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
 800a040:	e020      	b.n	800a084 <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 800a042:	4828      	ldr	r0, [pc, #160]	; (800a0e4 <sys_clock_announce+0xc0>)
 800a044:	6801      	ldr	r1, [r0, #0]
 800a046:	6846      	ldr	r6, [r0, #4]
 800a048:	1889      	adds	r1, r1, r2
 800a04a:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
 800a04e:	6001      	str	r1, [r0, #0]
 800a050:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
 800a052:	1a9b      	subs	r3, r3, r2
 800a054:	4a22      	ldr	r2, [pc, #136]	; (800a0e0 <sys_clock_announce+0xbc>)
 800a056:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
 800a058:	2200      	movs	r2, #0
 800a05a:	2300      	movs	r3, #0
 800a05c:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
 800a060:	4620      	mov	r0, r4
 800a062:	f003 ffbe 	bl	800dfe2 <remove_timeout>
	__asm__ volatile(
 800a066:	f385 8811 	msr	BASEPRI, r5
 800a06a:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
 800a06e:	68a3      	ldr	r3, [r4, #8]
 800a070:	4620      	mov	r0, r4
 800a072:	4798      	blx	r3
	__asm__ volatile(
 800a074:	f04f 0310 	mov.w	r3, #16
 800a078:	f3ef 8511 	mrs	r5, BASEPRI
 800a07c:	f383 8812 	msr	BASEPRI_MAX, r3
 800a080:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800a084:	f7ff fef8 	bl	8009e78 <first>
 800a088:	4604      	mov	r4, r0
 800a08a:	b140      	cbz	r0, 800a09e <sys_clock_announce+0x7a>
 800a08c:	6902      	ldr	r2, [r0, #16]
 800a08e:	6941      	ldr	r1, [r0, #20]
 800a090:	4b13      	ldr	r3, [pc, #76]	; (800a0e0 <sys_clock_announce+0xbc>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	17d8      	asrs	r0, r3, #31
 800a096:	4293      	cmp	r3, r2
 800a098:	eb70 0101 	sbcs.w	r1, r0, r1
 800a09c:	dad1      	bge.n	800a042 <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
 800a09e:	b144      	cbz	r4, 800a0b2 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
 800a0a0:	4b0f      	ldr	r3, [pc, #60]	; (800a0e0 <sys_clock_announce+0xbc>)
 800a0a2:	6819      	ldr	r1, [r3, #0]
 800a0a4:	6923      	ldr	r3, [r4, #16]
 800a0a6:	6962      	ldr	r2, [r4, #20]
 800a0a8:	1a5b      	subs	r3, r3, r1
 800a0aa:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 800a0ae:	6123      	str	r3, [r4, #16]
 800a0b0:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
 800a0b2:	4a0c      	ldr	r2, [pc, #48]	; (800a0e4 <sys_clock_announce+0xc0>)
 800a0b4:	4e0a      	ldr	r6, [pc, #40]	; (800a0e0 <sys_clock_announce+0xbc>)
 800a0b6:	6830      	ldr	r0, [r6, #0]
 800a0b8:	6813      	ldr	r3, [r2, #0]
 800a0ba:	6851      	ldr	r1, [r2, #4]
 800a0bc:	181b      	adds	r3, r3, r0
 800a0be:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
 800a0c2:	6013      	str	r3, [r2, #0]
 800a0c4:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
 800a0c6:	2400      	movs	r4, #0
 800a0c8:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 800a0ca:	f7ff fef7 	bl	8009ebc <next_timeout>
 800a0ce:	4621      	mov	r1, r4
 800a0d0:	f7fd ff84 	bl	8007fdc <sys_clock_set_timeout>
	__asm__ volatile(
 800a0d4:	f385 8811 	msr	BASEPRI, r5
 800a0d8:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 800a0dc:	bd70      	pop	{r4, r5, r6, pc}
 800a0de:	bf00      	nop
 800a0e0:	20000e44 	.word	0x20000e44
 800a0e4:	20000790 	.word	0x20000790

0800a0e8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
 800a0e8:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
 800a0ea:	2300      	movs	r3, #0
	__asm__ volatile(
 800a0ec:	f04f 0210 	mov.w	r2, #16
 800a0f0:	f3ef 8411 	mrs	r4, BASEPRI
 800a0f4:	f382 8812 	msr	BASEPRI_MAX, r2
 800a0f8:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	4619      	mov	r1, r3
 800a100:	e00c      	b.n	800a11c <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
 800a102:	f7fd ffeb 	bl	80080dc <sys_clock_elapsed>
 800a106:	4a07      	ldr	r2, [pc, #28]	; (800a124 <sys_clock_tick_get+0x3c>)
 800a108:	6813      	ldr	r3, [r2, #0]
 800a10a:	6851      	ldr	r1, [r2, #4]
 800a10c:	18c0      	adds	r0, r0, r3
 800a10e:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 800a112:	f384 8811 	msr	BASEPRI, r4
 800a116:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800a11a:	2301      	movs	r3, #1
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d0f0      	beq.n	800a102 <sys_clock_tick_get+0x1a>
	}
	return t;
}
 800a120:	bd10      	pop	{r4, pc}
 800a122:	bf00      	nop
 800a124:	20000790 	.word	0x20000790

0800a128 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
 800a128:	b900      	cbnz	r0, 800a12c <z_impl_k_busy_wait+0x4>
 800a12a:	4770      	bx	lr
{
 800a12c:	b538      	push	{r3, r4, r5, lr}
 800a12e:	4604      	mov	r4, r0
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
 800a130:	f7fd fff4 	bl	800811c <sys_clock_cycle_get_32>
 800a134:	4605      	mov	r5, r0
#if !defined(CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT)
	uint32_t start_cycles = k_cycle_get_32();

	/* use 64-bit math to prevent overflow when multiplying */
	uint32_t cycles_to_wait = (uint32_t)(
		(uint64_t)usec_to_wait *
 800a136:	4907      	ldr	r1, [pc, #28]	; (800a154 <z_impl_k_busy_wait+0x2c>)
		(uint64_t)sys_clock_hw_cycles_per_sec() /
 800a138:	4a07      	ldr	r2, [pc, #28]	; (800a158 <z_impl_k_busy_wait+0x30>)
 800a13a:	2300      	movs	r3, #0
 800a13c:	fba4 0101 	umull	r0, r1, r4, r1
 800a140:	f7f6 fc4c 	bl	80009dc <__aeabi_uldivmod>
	uint32_t cycles_to_wait = (uint32_t)(
 800a144:	4604      	mov	r4, r0
 800a146:	f7fd ffe9 	bl	800811c <sys_clock_cycle_get_32>

	for (;;) {
		uint32_t current_cycles = k_cycle_get_32();

		/* this handles the rollover on an unsigned 32-bit value */
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
 800a14a:	1b40      	subs	r0, r0, r5
 800a14c:	42a0      	cmp	r0, r4
 800a14e:	d3fa      	bcc.n	800a146 <z_impl_k_busy_wait+0x1e>
	}
#else
	arch_busy_wait(usec_to_wait);
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
 800a150:	bd38      	pop	{r3, r4, r5, pc}
 800a152:	bf00      	nop
 800a154:	04c4b400 	.word	0x04c4b400
 800a158:	000f4240 	.word	0x000f4240

0800a15c <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
 800a15c:	b538      	push	{r3, r4, r5, lr}
 800a15e:	4604      	mov	r4, r0
	__asm__ volatile(
 800a160:	f04f 0310 	mov.w	r3, #16
 800a164:	f3ef 8511 	mrs	r5, BASEPRI
 800a168:	f383 8812 	msr	BASEPRI_MAX, r3
 800a16c:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
 800a170:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800a172:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a174:	ea52 0103 	orrs.w	r1, r2, r3
 800a178:	d005      	beq.n	800a186 <z_timer_expiration_handler+0x2a>
 800a17a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a17e:	bf08      	it	eq
 800a180:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800a184:	d119      	bne.n	800a1ba <z_timer_expiration_handler+0x5e>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
 800a186:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a188:	3301      	adds	r3, #1
 800a18a:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
 800a18c:	6a23      	ldr	r3, [r4, #32]
 800a18e:	b10b      	cbz	r3, 800a194 <z_timer_expiration_handler+0x38>
		timer->expiry_fn(timer);
 800a190:	4620      	mov	r0, r4
 800a192:	4798      	blx	r3
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 800a194:	f104 0318 	add.w	r3, r4, #24
	return list->head == list;
 800a198:	69a4      	ldr	r4, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a19a:	42a3      	cmp	r3, r4
 800a19c:	d013      	beq.n	800a1c6 <z_timer_expiration_handler+0x6a>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
 800a19e:	b194      	cbz	r4, 800a1c6 <z_timer_expiration_handler+0x6a>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	f003 fd54 	bl	800dc4e <z_unpend_thread_no_timeout>
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	67e3      	str	r3, [r4, #124]	; 0x7c
	__asm__ volatile(
 800a1aa:	f385 8811 	msr	BASEPRI, r5
 800a1ae:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	f003 fdb3 	bl	800dd1e <z_ready_thread>
}
 800a1b8:	bd38      	pop	{r3, r4, r5, pc}
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800a1ba:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
 800a1be:	4904      	ldr	r1, [pc, #16]	; (800a1d0 <z_timer_expiration_handler+0x74>)
 800a1c0:	f7ff fea2 	bl	8009f08 <z_add_timeout>
 800a1c4:	e7df      	b.n	800a186 <z_timer_expiration_handler+0x2a>
 800a1c6:	f385 8811 	msr	BASEPRI, r5
 800a1ca:	f3bf 8f6f 	isb	sy
		return;
 800a1ce:	e7f3      	b.n	800a1b8 <z_timer_expiration_handler+0x5c>
 800a1d0:	0800a15d 	.word	0x0800a15d

0800a1d4 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
 800a1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d8:	461d      	mov	r5, r3
 800a1da:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a1de:	9f07      	ldr	r7, [sp, #28]
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
 800a1e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1e4:	bf08      	it	eq
 800a1e6:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800a1ea:	d02f      	beq.n	800a24c <z_impl_k_timer_start+0x78>
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	4616      	mov	r6, r2
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	4629      	mov	r1, r5
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800a1f4:	4642      	mov	r2, r8
 800a1f6:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800a1fa:	bf08      	it	eq
 800a1fc:	f1b8 3fff 	cmpeq.w	r8, #4294967295	; 0xffffffff
 800a200:	d00d      	beq.n	800a21e <z_impl_k_timer_start+0x4a>
 800a202:	ea58 0c07 	orrs.w	ip, r8, r7
 800a206:	d00a      	beq.n	800a21e <z_impl_k_timer_start+0x4a>
	    Z_TICK_ABS(period.ticks) < 0) {
 800a208:	f06f 0c01 	mvn.w	ip, #1
 800a20c:	ebbc 0c08 	subs.w	ip, ip, r8
 800a210:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a214:	eb6c 0c07 	sbc.w	ip, ip, r7
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800a218:	f1bc 0f00 	cmp.w	ip, #0
 800a21c:	db18      	blt.n	800a250 <z_impl_k_timer_start+0x7c>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
 800a21e:	f06f 0201 	mvn.w	r2, #1
 800a222:	1ad2      	subs	r2, r2, r3
 800a224:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a228:	eb62 0201 	sbc.w	r2, r2, r1
 800a22c:	2a00      	cmp	r2, #0
 800a22e:	db1c      	blt.n	800a26a <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
 800a230:	4620      	mov	r0, r4
 800a232:	f003 ff0b 	bl	800e04c <z_abort_timeout>
	timer->period = period;
 800a236:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
 800a23a:	62e7      	str	r7, [r4, #44]	; 0x2c
	timer->status = 0U;
 800a23c:	2300      	movs	r3, #0
 800a23e:	6323      	str	r3, [r4, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800a240:	4632      	mov	r2, r6
 800a242:	462b      	mov	r3, r5
 800a244:	490d      	ldr	r1, [pc, #52]	; (800a27c <z_impl_k_timer_start+0xa8>)
 800a246:	4620      	mov	r0, r4
 800a248:	f7ff fe5e 	bl	8009f08 <z_add_timeout>
		     duration);
}
 800a24c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		period.ticks = MAX(period.ticks - 1, 1);
 800a250:	3a01      	subs	r2, #1
 800a252:	f147 30ff 	adc.w	r0, r7, #4294967295	; 0xffffffff
 800a256:	4690      	mov	r8, r2
 800a258:	4607      	mov	r7, r0
 800a25a:	2a01      	cmp	r2, #1
 800a25c:	f170 0200 	sbcs.w	r2, r0, #0
 800a260:	dadd      	bge.n	800a21e <z_impl_k_timer_start+0x4a>
 800a262:	f04f 0801 	mov.w	r8, #1
 800a266:	2700      	movs	r7, #0
 800a268:	e7d9      	b.n	800a21e <z_impl_k_timer_start+0x4a>
		duration.ticks = MAX(duration.ticks - 1, 0);
 800a26a:	1e5e      	subs	r6, r3, #1
 800a26c:	f141 31ff 	adc.w	r1, r1, #4294967295	; 0xffffffff
 800a270:	460d      	mov	r5, r1
 800a272:	2900      	cmp	r1, #0
 800a274:	dadc      	bge.n	800a230 <z_impl_k_timer_start+0x5c>
 800a276:	2600      	movs	r6, #0
 800a278:	4635      	mov	r5, r6
 800a27a:	e7d9      	b.n	800a230 <z_impl_k_timer_start+0x5c>
 800a27c:	0800a15d 	.word	0x0800a15d

0800a280 <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
 800a280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a284:	b087      	sub	sp, #28
 800a286:	4682      	mov	sl, r0
 800a288:	460f      	mov	r7, r1
 800a28a:	4693      	mov	fp, r2
 800a28c:	9300      	str	r3, [sp, #0]
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
 800a28e:	2500      	movs	r5, #0
	int events_registered = 0;
 800a290:	9501      	str	r5, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
 800a292:	e02f      	b.n	800a2f4 <register_events+0x74>
		if (k_sem_count_get(event->sem) > 0U) {
 800a294:	6923      	ldr	r3, [r4, #16]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	b1cb      	cbz	r3, 800a2ce <register_events+0x4e>
			*state = K_POLL_STATE_SEM_AVAILABLE;
 800a29a:	f04f 0902 	mov.w	r9, #2
			return true;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e015      	b.n	800a2ce <register_events+0x4e>
		if (!k_queue_is_empty(event->queue)) {
 800a2a2:	6923      	ldr	r3, [r4, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	b193      	cbz	r3, 800a2ce <register_events+0x4e>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
 800a2a8:	f04f 0904 	mov.w	r9, #4
			return true;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	e00e      	b.n	800a2ce <register_events+0x4e>
		if (event->signal->signaled != 0U) {
 800a2b0:	6923      	ldr	r3, [r4, #16]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	b15b      	cbz	r3, 800a2ce <register_events+0x4e>
			*state = K_POLL_STATE_SIGNALED;
 800a2b6:	f04f 0901 	mov.w	r9, #1
			return true;
 800a2ba:	464b      	mov	r3, r9
 800a2bc:	e007      	b.n	800a2ce <register_events+0x4e>
		if (event->msgq->used_msgs > 0) {
 800a2be:	6923      	ldr	r3, [r4, #16]
 800a2c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2c2:	b123      	cbz	r3, 800a2ce <register_events+0x4e>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
 800a2c4:	f04f 0910 	mov.w	r9, #16
			return true;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e000      	b.n	800a2ce <register_events+0x4e>
	switch (event->type) {
 800a2cc:	2300      	movs	r3, #0
		k_spinlock_key_t key;
		uint32_t state;

		key = k_spin_lock(&lock);
		if (is_condition_met(&events[ii], &state)) {
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d03a      	beq.n	800a348 <register_events+0xc8>
	event->poller = NULL;
 800a2d2:	2100      	movs	r1, #0
 800a2d4:	60a1      	str	r1, [r4, #8]
	event->state |= state;
 800a2d6:	68e3      	ldr	r3, [r4, #12]
 800a2d8:	f3c3 3245 	ubfx	r2, r3, #13, #6
 800a2dc:	ea49 0202 	orr.w	r2, r9, r2
 800a2e0:	f362 3352 	bfi	r3, r2, #13, #6
 800a2e4:	60e3      	str	r3, [r4, #12]
			set_event_ready(&events[ii], state);
			poller->is_polling = false;
 800a2e6:	f88b 1000 	strb.w	r1, [fp]
 800a2ea:	f386 8811 	msr	BASEPRI, r6
 800a2ee:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
 800a2f2:	3501      	adds	r5, #1
 800a2f4:	42bd      	cmp	r5, r7
 800a2f6:	f280 81b9 	bge.w	800a66c <register_events+0x3ec>
	__asm__ volatile(
 800a2fa:	f04f 0310 	mov.w	r3, #16
 800a2fe:	f3ef 8611 	mrs	r6, BASEPRI
 800a302:	f383 8812 	msr	BASEPRI_MAX, r3
 800a306:	f3bf 8f6f 	isb	sy
		if (is_condition_met(&events[ii], &state)) {
 800a30a:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 800a30e:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800a312:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
	switch (event->type) {
 800a316:	7b63      	ldrb	r3, [r4, #13]
 800a318:	f003 031f 	and.w	r3, r3, #31
 800a31c:	3b01      	subs	r3, #1
 800a31e:	2b07      	cmp	r3, #7
 800a320:	d8d4      	bhi.n	800a2cc <register_events+0x4c>
 800a322:	a201      	add	r2, pc, #4	; (adr r2, 800a328 <register_events+0xa8>)
 800a324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a328:	0800a2b1 	.word	0x0800a2b1
 800a32c:	0800a295 	.word	0x0800a295
 800a330:	0800a2cd 	.word	0x0800a2cd
 800a334:	0800a2a3 	.word	0x0800a2a3
 800a338:	0800a2cd 	.word	0x0800a2cd
 800a33c:	0800a2cd 	.word	0x0800a2cd
 800a340:	0800a2cd 	.word	0x0800a2cd
 800a344:	0800a2bf 	.word	0x0800a2bf
		} else if (!just_check && poller->is_polling) {
 800a348:	9b00      	ldr	r3, [sp, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d1cd      	bne.n	800a2ea <register_events+0x6a>
 800a34e:	f89b 3000 	ldrb.w	r3, [fp]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d0c9      	beq.n	800a2ea <register_events+0x6a>
	switch (event->type) {
 800a356:	7b63      	ldrb	r3, [r4, #13]
 800a358:	f003 031f 	and.w	r3, r3, #31
 800a35c:	3b01      	subs	r3, #1
 800a35e:	2b07      	cmp	r3, #7
 800a360:	d848      	bhi.n	800a3f4 <register_events+0x174>
 800a362:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a366:	00cb      	.short	0x00cb
 800a368:	00470008 	.word	0x00470008
 800a36c:	0047006d 	.word	0x0047006d
 800a370:	00470047 	.word	0x00470047
 800a374:	0125      	.short	0x0125
		add_event(&event->sem->poll_events, event, poller);
 800a376:	6923      	ldr	r3, [r4, #16]
 800a378:	9304      	str	r3, [sp, #16]
 800a37a:	f103 0210 	add.w	r2, r3, #16
 800a37e:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800a380:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800a382:	429a      	cmp	r2, r3
 800a384:	d02f      	beq.n	800a3e6 <register_events+0x166>
 800a386:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d02c      	beq.n	800a3e6 <register_events+0x166>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800a38c:	6898      	ldr	r0, [r3, #8]
 800a38e:	f003 feee 	bl	800e16e <poller_thread>
 800a392:	9005      	str	r0, [sp, #20]
 800a394:	4658      	mov	r0, fp
 800a396:	f003 feea 	bl	800e16e <poller_thread>
 800a39a:	4601      	mov	r1, r0
 800a39c:	9003      	str	r0, [sp, #12]
 800a39e:	9805      	ldr	r0, [sp, #20]
 800a3a0:	f003 fc4b 	bl	800dc3a <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	dc1e      	bgt.n	800a3e6 <register_events+0x166>
	return list->head == list;
 800a3a8:	9b04      	ldr	r3, [sp, #16]
 800a3aa:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a3ac:	9a02      	ldr	r2, [sp, #8]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d030      	beq.n	800a414 <register_events+0x194>
 800a3b2:	9404      	str	r4, [sp, #16]
 800a3b4:	9505      	str	r5, [sp, #20]
 800a3b6:	9d02      	ldr	r5, [sp, #8]
 800a3b8:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a3ba:	2c00      	cmp	r4, #0
 800a3bc:	d030      	beq.n	800a420 <register_events+0x1a0>
		if (z_sched_prio_cmp(poller_thread(poller),
 800a3be:	68a0      	ldr	r0, [r4, #8]
 800a3c0:	f003 fed5 	bl	800e16e <poller_thread>
 800a3c4:	4601      	mov	r1, r0
 800a3c6:	9803      	ldr	r0, [sp, #12]
 800a3c8:	f003 fc37 	bl	800dc3a <z_sched_prio_cmp>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	dc17      	bgt.n	800a400 <register_events+0x180>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800a3d0:	2c00      	cmp	r4, #0
 800a3d2:	d028      	beq.n	800a426 <register_events+0x1a6>
	return (node == list->tail) ? NULL : node->next;
 800a3d4:	686b      	ldr	r3, [r5, #4]
 800a3d6:	429c      	cmp	r4, r3
 800a3d8:	d02f      	beq.n	800a43a <register_events+0x1ba>
 800a3da:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a3dc:	2c00      	cmp	r4, #0
 800a3de:	d1ec      	bne.n	800a3ba <register_events+0x13a>
 800a3e0:	9c04      	ldr	r4, [sp, #16]
 800a3e2:	9d05      	ldr	r5, [sp, #20]
 800a3e4:	e021      	b.n	800a42a <register_events+0x1aa>
	sys_dnode_t *const tail = list->tail;
 800a3e6:	9a02      	ldr	r2, [sp, #8]
 800a3e8:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a3ea:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a3ee:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a3f0:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a3f2:	6054      	str	r4, [r2, #4]
	event->poller = poller;
 800a3f4:	f8c4 b008 	str.w	fp, [r4, #8]
			register_event(&events[ii], poller);
			events_registered += 1;
 800a3f8:	9b01      	ldr	r3, [sp, #4]
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	9301      	str	r3, [sp, #4]
 800a3fe:	e774      	b.n	800a2ea <register_events+0x6a>
	sys_dnode_t *const prev = successor->prev;
 800a400:	9d05      	ldr	r5, [sp, #20]
 800a402:	4622      	mov	r2, r4
 800a404:	9c04      	ldr	r4, [sp, #16]
 800a406:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800a408:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800a40a:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800a40e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800a410:	6054      	str	r4, [r2, #4]
			return;
 800a412:	e7ef      	b.n	800a3f4 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a414:	2300      	movs	r3, #0
 800a416:	9404      	str	r4, [sp, #16]
 800a418:	9505      	str	r5, [sp, #20]
 800a41a:	9d02      	ldr	r5, [sp, #8]
 800a41c:	461c      	mov	r4, r3
 800a41e:	e7cc      	b.n	800a3ba <register_events+0x13a>
 800a420:	9c04      	ldr	r4, [sp, #16]
 800a422:	9d05      	ldr	r5, [sp, #20]
 800a424:	e001      	b.n	800a42a <register_events+0x1aa>
 800a426:	9c04      	ldr	r4, [sp, #16]
 800a428:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800a42a:	9a02      	ldr	r2, [sp, #8]
 800a42c:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a42e:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a432:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a434:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a436:	6054      	str	r4, [r2, #4]
}
 800a438:	e7dc      	b.n	800a3f4 <register_events+0x174>
 800a43a:	9c04      	ldr	r4, [sp, #16]
 800a43c:	9d05      	ldr	r5, [sp, #20]
 800a43e:	e7f4      	b.n	800a42a <register_events+0x1aa>
		add_event(&event->queue->poll_events, event, poller);
 800a440:	6923      	ldr	r3, [r4, #16]
 800a442:	9304      	str	r3, [sp, #16]
 800a444:	f103 0214 	add.w	r2, r3, #20
 800a448:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800a44a:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d02d      	beq.n	800a4ac <register_events+0x22c>
 800a450:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800a452:	b35b      	cbz	r3, 800a4ac <register_events+0x22c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800a454:	6898      	ldr	r0, [r3, #8]
 800a456:	f003 fe8a 	bl	800e16e <poller_thread>
 800a45a:	9005      	str	r0, [sp, #20]
 800a45c:	4658      	mov	r0, fp
 800a45e:	f003 fe86 	bl	800e16e <poller_thread>
 800a462:	4601      	mov	r1, r0
 800a464:	9003      	str	r0, [sp, #12]
 800a466:	9805      	ldr	r0, [sp, #20]
 800a468:	f003 fbe7 	bl	800dc3a <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800a46c:	2800      	cmp	r0, #0
 800a46e:	dc1d      	bgt.n	800a4ac <register_events+0x22c>
	return list->head == list;
 800a470:	9b04      	ldr	r3, [sp, #16]
 800a472:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a474:	9a02      	ldr	r2, [sp, #8]
 800a476:	429a      	cmp	r2, r3
 800a478:	d02a      	beq.n	800a4d0 <register_events+0x250>
 800a47a:	9404      	str	r4, [sp, #16]
 800a47c:	9505      	str	r5, [sp, #20]
 800a47e:	9d02      	ldr	r5, [sp, #8]
 800a480:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a482:	2c00      	cmp	r4, #0
 800a484:	d02a      	beq.n	800a4dc <register_events+0x25c>
		if (z_sched_prio_cmp(poller_thread(poller),
 800a486:	68a0      	ldr	r0, [r4, #8]
 800a488:	f003 fe71 	bl	800e16e <poller_thread>
 800a48c:	4601      	mov	r1, r0
 800a48e:	9803      	ldr	r0, [sp, #12]
 800a490:	f003 fbd3 	bl	800dc3a <z_sched_prio_cmp>
 800a494:	2800      	cmp	r0, #0
 800a496:	dc11      	bgt.n	800a4bc <register_events+0x23c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800a498:	b31c      	cbz	r4, 800a4e2 <register_events+0x262>
	return (node == list->tail) ? NULL : node->next;
 800a49a:	686b      	ldr	r3, [r5, #4]
 800a49c:	429c      	cmp	r4, r3
 800a49e:	d02a      	beq.n	800a4f6 <register_events+0x276>
 800a4a0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a4a2:	2c00      	cmp	r4, #0
 800a4a4:	d1ed      	bne.n	800a482 <register_events+0x202>
 800a4a6:	9c04      	ldr	r4, [sp, #16]
 800a4a8:	9d05      	ldr	r5, [sp, #20]
 800a4aa:	e01c      	b.n	800a4e6 <register_events+0x266>
	sys_dnode_t *const tail = list->tail;
 800a4ac:	9a02      	ldr	r2, [sp, #8]
 800a4ae:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a4b0:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a4b4:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a4b6:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a4b8:	6054      	str	r4, [r2, #4]
		return;
 800a4ba:	e79b      	b.n	800a3f4 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800a4bc:	9d05      	ldr	r5, [sp, #20]
 800a4be:	4622      	mov	r2, r4
 800a4c0:	9c04      	ldr	r4, [sp, #16]
 800a4c2:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800a4c4:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800a4c6:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800a4ca:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800a4cc:	6054      	str	r4, [r2, #4]
			return;
 800a4ce:	e791      	b.n	800a3f4 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	9404      	str	r4, [sp, #16]
 800a4d4:	9505      	str	r5, [sp, #20]
 800a4d6:	9d02      	ldr	r5, [sp, #8]
 800a4d8:	461c      	mov	r4, r3
 800a4da:	e7d2      	b.n	800a482 <register_events+0x202>
 800a4dc:	9c04      	ldr	r4, [sp, #16]
 800a4de:	9d05      	ldr	r5, [sp, #20]
 800a4e0:	e001      	b.n	800a4e6 <register_events+0x266>
 800a4e2:	9c04      	ldr	r4, [sp, #16]
 800a4e4:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800a4e6:	9a02      	ldr	r2, [sp, #8]
 800a4e8:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a4ea:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a4ee:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a4f0:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a4f2:	6054      	str	r4, [r2, #4]
}
 800a4f4:	e77e      	b.n	800a3f4 <register_events+0x174>
 800a4f6:	9c04      	ldr	r4, [sp, #16]
 800a4f8:	9d05      	ldr	r5, [sp, #20]
 800a4fa:	e7f4      	b.n	800a4e6 <register_events+0x266>
		add_event(&event->signal->poll_events, event, poller);
 800a4fc:	6922      	ldr	r2, [r4, #16]
 800a4fe:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800a500:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800a502:	429a      	cmp	r2, r3
 800a504:	d02c      	beq.n	800a560 <register_events+0x2e0>
 800a506:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800a508:	b353      	cbz	r3, 800a560 <register_events+0x2e0>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800a50a:	6898      	ldr	r0, [r3, #8]
 800a50c:	f003 fe2f 	bl	800e16e <poller_thread>
 800a510:	9004      	str	r0, [sp, #16]
 800a512:	4658      	mov	r0, fp
 800a514:	f003 fe2b 	bl	800e16e <poller_thread>
 800a518:	4601      	mov	r1, r0
 800a51a:	9003      	str	r0, [sp, #12]
 800a51c:	9804      	ldr	r0, [sp, #16]
 800a51e:	f003 fb8c 	bl	800dc3a <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800a522:	2800      	cmp	r0, #0
 800a524:	dc1c      	bgt.n	800a560 <register_events+0x2e0>
	return list->head == list;
 800a526:	9b02      	ldr	r3, [sp, #8]
 800a528:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d02a      	beq.n	800a584 <register_events+0x304>
 800a52e:	9404      	str	r4, [sp, #16]
 800a530:	9505      	str	r5, [sp, #20]
 800a532:	9d02      	ldr	r5, [sp, #8]
 800a534:	4614      	mov	r4, r2
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a536:	2c00      	cmp	r4, #0
 800a538:	d02a      	beq.n	800a590 <register_events+0x310>
		if (z_sched_prio_cmp(poller_thread(poller),
 800a53a:	68a0      	ldr	r0, [r4, #8]
 800a53c:	f003 fe17 	bl	800e16e <poller_thread>
 800a540:	4601      	mov	r1, r0
 800a542:	9803      	ldr	r0, [sp, #12]
 800a544:	f003 fb79 	bl	800dc3a <z_sched_prio_cmp>
 800a548:	2800      	cmp	r0, #0
 800a54a:	dc11      	bgt.n	800a570 <register_events+0x2f0>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800a54c:	b31c      	cbz	r4, 800a596 <register_events+0x316>
	return (node == list->tail) ? NULL : node->next;
 800a54e:	686b      	ldr	r3, [r5, #4]
 800a550:	429c      	cmp	r4, r3
 800a552:	d02a      	beq.n	800a5aa <register_events+0x32a>
 800a554:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a556:	2c00      	cmp	r4, #0
 800a558:	d1ed      	bne.n	800a536 <register_events+0x2b6>
 800a55a:	9c04      	ldr	r4, [sp, #16]
 800a55c:	9d05      	ldr	r5, [sp, #20]
 800a55e:	e01c      	b.n	800a59a <register_events+0x31a>
	sys_dnode_t *const tail = list->tail;
 800a560:	9a02      	ldr	r2, [sp, #8]
 800a562:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a564:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a568:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a56a:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a56c:	6054      	str	r4, [r2, #4]
		return;
 800a56e:	e741      	b.n	800a3f4 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800a570:	9d05      	ldr	r5, [sp, #20]
 800a572:	4622      	mov	r2, r4
 800a574:	9c04      	ldr	r4, [sp, #16]
 800a576:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800a578:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800a57a:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800a57e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800a580:	6054      	str	r4, [r2, #4]
			return;
 800a582:	e737      	b.n	800a3f4 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a584:	2300      	movs	r3, #0
 800a586:	9404      	str	r4, [sp, #16]
 800a588:	9505      	str	r5, [sp, #20]
 800a58a:	9d02      	ldr	r5, [sp, #8]
 800a58c:	461c      	mov	r4, r3
 800a58e:	e7d2      	b.n	800a536 <register_events+0x2b6>
 800a590:	9c04      	ldr	r4, [sp, #16]
 800a592:	9d05      	ldr	r5, [sp, #20]
 800a594:	e001      	b.n	800a59a <register_events+0x31a>
 800a596:	9c04      	ldr	r4, [sp, #16]
 800a598:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800a59a:	9a02      	ldr	r2, [sp, #8]
 800a59c:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a59e:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a5a2:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a5a4:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a5a6:	6054      	str	r4, [r2, #4]
}
 800a5a8:	e724      	b.n	800a3f4 <register_events+0x174>
 800a5aa:	9c04      	ldr	r4, [sp, #16]
 800a5ac:	9d05      	ldr	r5, [sp, #20]
 800a5ae:	e7f4      	b.n	800a59a <register_events+0x31a>
		add_event(&event->msgq->poll_events, event, poller);
 800a5b0:	6923      	ldr	r3, [r4, #16]
 800a5b2:	9304      	str	r3, [sp, #16]
 800a5b4:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800a5b8:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800a5ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	d02d      	beq.n	800a61c <register_events+0x39c>
 800a5c0:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800a5c2:	b35b      	cbz	r3, 800a61c <register_events+0x39c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800a5c4:	6898      	ldr	r0, [r3, #8]
 800a5c6:	f003 fdd2 	bl	800e16e <poller_thread>
 800a5ca:	9005      	str	r0, [sp, #20]
 800a5cc:	4658      	mov	r0, fp
 800a5ce:	f003 fdce 	bl	800e16e <poller_thread>
 800a5d2:	4601      	mov	r1, r0
 800a5d4:	9003      	str	r0, [sp, #12]
 800a5d6:	9805      	ldr	r0, [sp, #20]
 800a5d8:	f003 fb2f 	bl	800dc3a <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	dc1d      	bgt.n	800a61c <register_events+0x39c>
	return list->head == list;
 800a5e0:	9b04      	ldr	r3, [sp, #16]
 800a5e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a5e4:	9a02      	ldr	r2, [sp, #8]
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d02a      	beq.n	800a640 <register_events+0x3c0>
 800a5ea:	9404      	str	r4, [sp, #16]
 800a5ec:	9505      	str	r5, [sp, #20]
 800a5ee:	9d02      	ldr	r5, [sp, #8]
 800a5f0:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a5f2:	2c00      	cmp	r4, #0
 800a5f4:	d02a      	beq.n	800a64c <register_events+0x3cc>
		if (z_sched_prio_cmp(poller_thread(poller),
 800a5f6:	68a0      	ldr	r0, [r4, #8]
 800a5f8:	f003 fdb9 	bl	800e16e <poller_thread>
 800a5fc:	4601      	mov	r1, r0
 800a5fe:	9803      	ldr	r0, [sp, #12]
 800a600:	f003 fb1b 	bl	800dc3a <z_sched_prio_cmp>
 800a604:	2800      	cmp	r0, #0
 800a606:	dc11      	bgt.n	800a62c <register_events+0x3ac>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800a608:	b31c      	cbz	r4, 800a652 <register_events+0x3d2>
	return (node == list->tail) ? NULL : node->next;
 800a60a:	686b      	ldr	r3, [r5, #4]
 800a60c:	429c      	cmp	r4, r3
 800a60e:	d02a      	beq.n	800a666 <register_events+0x3e6>
 800a610:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a612:	2c00      	cmp	r4, #0
 800a614:	d1ed      	bne.n	800a5f2 <register_events+0x372>
 800a616:	9c04      	ldr	r4, [sp, #16]
 800a618:	9d05      	ldr	r5, [sp, #20]
 800a61a:	e01c      	b.n	800a656 <register_events+0x3d6>
	sys_dnode_t *const tail = list->tail;
 800a61c:	9a02      	ldr	r2, [sp, #8]
 800a61e:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a620:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a624:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a626:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a628:	6054      	str	r4, [r2, #4]
		return;
 800a62a:	e6e3      	b.n	800a3f4 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800a62c:	9d05      	ldr	r5, [sp, #20]
 800a62e:	4622      	mov	r2, r4
 800a630:	9c04      	ldr	r4, [sp, #16]
 800a632:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800a634:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800a636:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800a63a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800a63c:	6054      	str	r4, [r2, #4]
			return;
 800a63e:	e6d9      	b.n	800a3f4 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800a640:	2300      	movs	r3, #0
 800a642:	9404      	str	r4, [sp, #16]
 800a644:	9505      	str	r5, [sp, #20]
 800a646:	9d02      	ldr	r5, [sp, #8]
 800a648:	461c      	mov	r4, r3
 800a64a:	e7d2      	b.n	800a5f2 <register_events+0x372>
 800a64c:	9c04      	ldr	r4, [sp, #16]
 800a64e:	9d05      	ldr	r5, [sp, #20]
 800a650:	e001      	b.n	800a656 <register_events+0x3d6>
 800a652:	9c04      	ldr	r4, [sp, #16]
 800a654:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800a656:	9a02      	ldr	r2, [sp, #8]
 800a658:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800a65a:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800a65e:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800a660:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a662:	6054      	str	r4, [r2, #4]
}
 800a664:	e6c6      	b.n	800a3f4 <register_events+0x174>
 800a666:	9c04      	ldr	r4, [sp, #16]
 800a668:	9d05      	ldr	r5, [sp, #20]
 800a66a:	e7f4      	b.n	800a656 <register_events+0x3d6>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
 800a66c:	9801      	ldr	r0, [sp, #4]
 800a66e:	b007      	add	sp, #28
 800a670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a674 <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
 800a674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a678:	b082      	sub	sp, #8
 800a67a:	4605      	mov	r5, r0
 800a67c:	4690      	mov	r8, r2
 800a67e:	461f      	mov	r7, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
 800a680:	4b4f      	ldr	r3, [pc, #316]	; (800a7c0 <z_impl_k_poll+0x14c>)
 800a682:	689e      	ldr	r6, [r3, #8]

	poller->is_polling = true;
 800a684:	2301      	movs	r3, #1
 800a686:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60
	poller->mode = MODE_POLL;
 800a68a:	f886 3061 	strb.w	r3, [r6, #97]	; 0x61
	__ASSERT(events != NULL, "NULL events\n");
	__ASSERT(num_events >= 0, "<0 events\n");

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
 800a68e:	ea57 0302 	orrs.w	r3, r7, r2
 800a692:	bf0c      	ite	eq
 800a694:	2301      	moveq	r3, #1
 800a696:	2300      	movne	r3, #0
 800a698:	f106 0260 	add.w	r2, r6, #96	; 0x60
 800a69c:	f7ff fdf0 	bl	800a280 <register_events>
 800a6a0:	4604      	mov	r4, r0
 800a6a2:	f04f 0310 	mov.w	r3, #16
 800a6a6:	f3ef 8111 	mrs	r1, BASEPRI
 800a6aa:	f383 8812 	msr	BASEPRI_MAX, r3
 800a6ae:	f3bf 8f6f 	isb	sy
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
 800a6b2:	f896 3060 	ldrb.w	r3, [r6, #96]	; 0x60
 800a6b6:	b1b3      	cbz	r3, 800a6e6 <z_impl_k_poll+0x72>
		SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, 0);

		return 0;
	}

	poller->is_polling = false;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800a6be:	ea57 0308 	orrs.w	r3, r7, r8
 800a6c2:	d043      	beq.n	800a74c <z_impl_k_poll+0xd8>
		return -EAGAIN;
	}

	static _wait_q_t wait_q = Z_WAIT_Q_INIT(&wait_q);

	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
 800a6c4:	f8cd 8000 	str.w	r8, [sp]
 800a6c8:	9701      	str	r7, [sp, #4]
 800a6ca:	4a3e      	ldr	r2, [pc, #248]	; (800a7c4 <z_impl_k_poll+0x150>)
 800a6cc:	483e      	ldr	r0, [pc, #248]	; (800a7c8 <z_impl_k_poll+0x154>)
 800a6ce:	f7ff f989 	bl	80099e4 <z_pend_curr>
 800a6d2:	f04f 0310 	mov.w	r3, #16
 800a6d6:	f3ef 8611 	mrs	r6, BASEPRI
 800a6da:	f383 8812 	msr	BASEPRI_MAX, r3
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	46b4      	mov	ip, r6
	while (num_events--) {
 800a6e4:	e04c      	b.n	800a780 <z_impl_k_poll+0x10c>
		clear_event_registrations(events, events_registered, key);
 800a6e6:	460e      	mov	r6, r1
	while (num_events--) {
 800a6e8:	e00c      	b.n	800a704 <z_impl_k_poll+0x90>
	__asm__ volatile(
 800a6ea:	f386 8811 	msr	BASEPRI, r6
 800a6ee:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800a6f2:	f04f 0310 	mov.w	r3, #16
 800a6f6:	f3ef 8611 	mrs	r6, BASEPRI
 800a6fa:	f383 8812 	msr	BASEPRI_MAX, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	4604      	mov	r4, r0
 800a704:	1e60      	subs	r0, r4, #1
 800a706:	b1dc      	cbz	r4, 800a740 <z_impl_k_poll+0xcc>
		clear_event_registration(&events[num_events]);
 800a708:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800a70c:	009f      	lsls	r7, r3, #2
 800a70e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800a712:	2200      	movs	r2, #0
 800a714:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800a716:	7b5a      	ldrb	r2, [r3, #13]
 800a718:	f002 021f 	and.w	r2, r2, #31
 800a71c:	2a08      	cmp	r2, #8
 800a71e:	d8e4      	bhi.n	800a6ea <z_impl_k_poll+0x76>
 800a720:	2401      	movs	r4, #1
 800a722:	fa04 f202 	lsl.w	r2, r4, r2
 800a726:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800a72a:	d0de      	beq.n	800a6ea <z_impl_k_poll+0x76>
	return node->next != NULL;
 800a72c:	59ea      	ldr	r2, [r5, r7]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800a72e:	2a00      	cmp	r2, #0
 800a730:	d0db      	beq.n	800a6ea <z_impl_k_poll+0x76>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 800a732:	685c      	ldr	r4, [r3, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 800a734:	6022      	str	r2, [r4, #0]
	next->prev = prev;
 800a736:	6054      	str	r4, [r2, #4]
	node->next = NULL;
 800a738:	2200      	movs	r2, #0
 800a73a:	51ea      	str	r2, [r5, r7]
	node->prev = NULL;
 800a73c:	605a      	str	r2, [r3, #4]
	sys_dnode_init(node);
}
 800a73e:	e7d4      	b.n	800a6ea <z_impl_k_poll+0x76>
	__asm__ volatile(
 800a740:	f381 8811 	msr	BASEPRI, r1
 800a744:	f3bf 8f6f 	isb	sy
		return 0;
 800a748:	4620      	mov	r0, r4
 800a74a:	e036      	b.n	800a7ba <z_impl_k_poll+0x146>
 800a74c:	f381 8811 	msr	BASEPRI, r1
 800a750:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
 800a754:	f06f 000a 	mvn.w	r0, #10
 800a758:	e02f      	b.n	800a7ba <z_impl_k_poll+0x146>
	sys_dnode_t *const prev = node->prev;
 800a75a:	6859      	ldr	r1, [r3, #4]
	prev->next = next;
 800a75c:	600a      	str	r2, [r1, #0]
	next->prev = prev;
 800a75e:	6051      	str	r1, [r2, #4]
	node->next = NULL;
 800a760:	2200      	movs	r2, #0
 800a762:	512a      	str	r2, [r5, r4]
	node->prev = NULL;
 800a764:	605a      	str	r2, [r3, #4]
 800a766:	f38c 8811 	msr	BASEPRI, ip
 800a76a:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800a76e:	f04f 0310 	mov.w	r3, #16
 800a772:	f3ef 8c11 	mrs	ip, BASEPRI
 800a776:	f383 8812 	msr	BASEPRI_MAX, r3
 800a77a:	f3bf 8f6f 	isb	sy
	while (num_events--) {
 800a77e:	4674      	mov	r4, lr
 800a780:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
 800a784:	b1ac      	cbz	r4, 800a7b2 <z_impl_k_poll+0x13e>
		clear_event_registration(&events[num_events]);
 800a786:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
 800a78a:	009c      	lsls	r4, r3, #2
 800a78c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800a790:	2200      	movs	r2, #0
 800a792:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800a794:	7b5a      	ldrb	r2, [r3, #13]
 800a796:	f002 021f 	and.w	r2, r2, #31
 800a79a:	2a08      	cmp	r2, #8
 800a79c:	d8e3      	bhi.n	800a766 <z_impl_k_poll+0xf2>
 800a79e:	2101      	movs	r1, #1
 800a7a0:	fa01 f202 	lsl.w	r2, r1, r2
 800a7a4:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800a7a8:	d0dd      	beq.n	800a766 <z_impl_k_poll+0xf2>
	return node->next != NULL;
 800a7aa:	592a      	ldr	r2, [r5, r4]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800a7ac:	2a00      	cmp	r2, #0
 800a7ae:	d1d4      	bne.n	800a75a <z_impl_k_poll+0xe6>
 800a7b0:	e7d9      	b.n	800a766 <z_impl_k_poll+0xf2>
	__asm__ volatile(
 800a7b2:	f386 8811 	msr	BASEPRI, r6
 800a7b6:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
 800a7ba:	b002      	add	sp, #8
 800a7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7c0:	20000dfc 	.word	0x20000dfc
 800a7c4:	200000cc 	.word	0x200000cc
 800a7c8:	20000e48 	.word	0x20000e48

0800a7cc <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	4603      	mov	r3, r0
	__asm__ volatile(
 800a7d0:	f04f 0210 	mov.w	r2, #16
 800a7d4:	f3ef 8511 	mrs	r5, BASEPRI
 800a7d8:	f382 8812 	msr	BASEPRI_MAX, r2
 800a7dc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
 800a7e0:	60c1      	str	r1, [r0, #12]
	sig->signaled = 1U;
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	6082      	str	r2, [r0, #8]
	return list->head == list;
 800a7e6:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
 800a7e8:	4283      	cmp	r3, r0
 800a7ea:	d011      	beq.n	800a810 <z_impl_k_poll_signal_raise+0x44>
	sys_dnode_t *const prev = node->prev;
 800a7ec:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800a7ee:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800a7f0:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800a7f2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800a7f8:	6043      	str	r3, [r0, #4]

	poll_event = (struct k_poll_event *)sys_dlist_get(&sig->poll_events);
	if (poll_event == NULL) {
 800a7fa:	b148      	cbz	r0, 800a810 <z_impl_k_poll_signal_raise+0x44>
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
 800a7fc:	2101      	movs	r1, #1
 800a7fe:	f003 fd02 	bl	800e206 <signal_poll_event>
 800a802:	4604      	mov	r4, r0

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
 800a804:	4629      	mov	r1, r5
 800a806:	4805      	ldr	r0, [pc, #20]	; (800a81c <z_impl_k_poll_signal_raise+0x50>)
 800a808:	f7fe ff7c 	bl	8009704 <z_reschedule>
	return rc;
}
 800a80c:	4620      	mov	r0, r4
 800a80e:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800a810:	f385 8811 	msr	BASEPRI, r5
 800a814:	f3bf 8f6f 	isb	sy
		return 0;
 800a818:	2400      	movs	r4, #0
 800a81a:	e7f7      	b.n	800a80c <z_impl_k_poll_signal_raise+0x40>
 800a81c:	20000e48 	.word	0x20000e48

0800a820 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
 800a820:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 800a822:	4a03      	ldr	r2, [pc, #12]	; (800a830 <boot_banner+0x10>)
 800a824:	4903      	ldr	r1, [pc, #12]	; (800a834 <boot_banner+0x14>)
 800a826:	4804      	ldr	r0, [pc, #16]	; (800a838 <boot_banner+0x18>)
 800a828:	f001 fc71 	bl	800c10e <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
 800a82c:	bd08      	pop	{r3, pc}
 800a82e:	bf00      	nop
 800a830:	08010268 	.word	0x08010268
 800a834:	08010290 	.word	0x08010290
 800a838:	080102a0 	.word	0x080102a0

0800a83c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
 800a83c:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800a83e:	4c06      	ldr	r4, [pc, #24]	; (800a858 <statics_init+0x1c>)
 800a840:	e005      	b.n	800a84e <statics_init+0x12>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
 800a842:	68a2      	ldr	r2, [r4, #8]
 800a844:	6861      	ldr	r1, [r4, #4]
 800a846:	4620      	mov	r0, r4
 800a848:	f003 fd11 	bl	800e26e <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800a84c:	3418      	adds	r4, #24
 800a84e:	4b03      	ldr	r3, [pc, #12]	; (800a85c <statics_init+0x20>)
 800a850:	429c      	cmp	r4, r3
 800a852:	d3f6      	bcc.n	800a842 <statics_init+0x6>
		}
	}
	return 0;
}
 800a854:	2000      	movs	r0, #0
 800a856:	bd10      	pop	{r4, pc}
 800a858:	20000378 	.word	0x20000378
 800a85c:	20000378 	.word	0x20000378

0800a860 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
 800a860:	b510      	push	{r4, lr}
 800a862:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
 800a864:	4b08      	ldr	r3, [pc, #32]	; (800a888 <k_sys_work_q_init+0x28>)
 800a866:	9302      	str	r3, [sp, #8]
 800a868:	2400      	movs	r4, #0
 800a86a:	f88d 400c 	strb.w	r4, [sp, #12]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
 800a86e:	ab02      	add	r3, sp, #8
 800a870:	9300      	str	r3, [sp, #0]
 800a872:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a876:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a87a:	4904      	ldr	r1, [pc, #16]	; (800a88c <k_sys_work_q_init+0x2c>)
 800a87c:	4804      	ldr	r0, [pc, #16]	; (800a890 <k_sys_work_q_init+0x30>)
 800a87e:	f7fe feaf 	bl	80095e0 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
 800a882:	4620      	mov	r0, r4
 800a884:	b004      	add	sp, #16
 800a886:	bd10      	pop	{r4, pc}
 800a888:	080102c8 	.word	0x080102c8
 800a88c:	20003360 	.word	0x20003360
 800a890:	20000798 	.word	0x20000798

0800a894 <malloc>:
 800a894:	4b02      	ldr	r3, [pc, #8]	; (800a8a0 <malloc+0xc>)
 800a896:	4601      	mov	r1, r0
 800a898:	6818      	ldr	r0, [r3, #0]
 800a89a:	f000 b84d 	b.w	800a938 <_malloc_r>
 800a89e:	bf00      	nop
 800a8a0:	200000d4 	.word	0x200000d4

0800a8a4 <_free_r>:
 800a8a4:	b538      	push	{r3, r4, r5, lr}
 800a8a6:	4605      	mov	r5, r0
 800a8a8:	2900      	cmp	r1, #0
 800a8aa:	d041      	beq.n	800a930 <_free_r+0x8c>
 800a8ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8b0:	1f0c      	subs	r4, r1, #4
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	bfb8      	it	lt
 800a8b6:	18e4      	addlt	r4, r4, r3
 800a8b8:	f000 fbfc 	bl	800b0b4 <__malloc_lock>
 800a8bc:	4a1d      	ldr	r2, [pc, #116]	; (800a934 <_free_r+0x90>)
 800a8be:	6813      	ldr	r3, [r2, #0]
 800a8c0:	b933      	cbnz	r3, 800a8d0 <_free_r+0x2c>
 800a8c2:	6063      	str	r3, [r4, #4]
 800a8c4:	6014      	str	r4, [r2, #0]
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8cc:	f000 bbf8 	b.w	800b0c0 <__malloc_unlock>
 800a8d0:	42a3      	cmp	r3, r4
 800a8d2:	d908      	bls.n	800a8e6 <_free_r+0x42>
 800a8d4:	6820      	ldr	r0, [r4, #0]
 800a8d6:	1821      	adds	r1, r4, r0
 800a8d8:	428b      	cmp	r3, r1
 800a8da:	bf01      	itttt	eq
 800a8dc:	6819      	ldreq	r1, [r3, #0]
 800a8de:	685b      	ldreq	r3, [r3, #4]
 800a8e0:	1809      	addeq	r1, r1, r0
 800a8e2:	6021      	streq	r1, [r4, #0]
 800a8e4:	e7ed      	b.n	800a8c2 <_free_r+0x1e>
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	b10b      	cbz	r3, 800a8f0 <_free_r+0x4c>
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	d9fa      	bls.n	800a8e6 <_free_r+0x42>
 800a8f0:	6811      	ldr	r1, [r2, #0]
 800a8f2:	1850      	adds	r0, r2, r1
 800a8f4:	42a0      	cmp	r0, r4
 800a8f6:	d10b      	bne.n	800a910 <_free_r+0x6c>
 800a8f8:	6820      	ldr	r0, [r4, #0]
 800a8fa:	4401      	add	r1, r0
 800a8fc:	1850      	adds	r0, r2, r1
 800a8fe:	4283      	cmp	r3, r0
 800a900:	6011      	str	r1, [r2, #0]
 800a902:	d1e0      	bne.n	800a8c6 <_free_r+0x22>
 800a904:	6818      	ldr	r0, [r3, #0]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	6053      	str	r3, [r2, #4]
 800a90a:	4401      	add	r1, r0
 800a90c:	6011      	str	r1, [r2, #0]
 800a90e:	e7da      	b.n	800a8c6 <_free_r+0x22>
 800a910:	d902      	bls.n	800a918 <_free_r+0x74>
 800a912:	230c      	movs	r3, #12
 800a914:	602b      	str	r3, [r5, #0]
 800a916:	e7d6      	b.n	800a8c6 <_free_r+0x22>
 800a918:	6820      	ldr	r0, [r4, #0]
 800a91a:	1821      	adds	r1, r4, r0
 800a91c:	428b      	cmp	r3, r1
 800a91e:	bf04      	itt	eq
 800a920:	6819      	ldreq	r1, [r3, #0]
 800a922:	685b      	ldreq	r3, [r3, #4]
 800a924:	6063      	str	r3, [r4, #4]
 800a926:	bf04      	itt	eq
 800a928:	1809      	addeq	r1, r1, r0
 800a92a:	6021      	streq	r1, [r4, #0]
 800a92c:	6054      	str	r4, [r2, #4]
 800a92e:	e7ca      	b.n	800a8c6 <_free_r+0x22>
 800a930:	bd38      	pop	{r3, r4, r5, pc}
 800a932:	bf00      	nop
 800a934:	20000e4c 	.word	0x20000e4c

0800a938 <_malloc_r>:
 800a938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93a:	1ccd      	adds	r5, r1, #3
 800a93c:	f025 0503 	bic.w	r5, r5, #3
 800a940:	3508      	adds	r5, #8
 800a942:	2d0c      	cmp	r5, #12
 800a944:	bf38      	it	cc
 800a946:	250c      	movcc	r5, #12
 800a948:	2d00      	cmp	r5, #0
 800a94a:	4606      	mov	r6, r0
 800a94c:	db01      	blt.n	800a952 <_malloc_r+0x1a>
 800a94e:	42a9      	cmp	r1, r5
 800a950:	d903      	bls.n	800a95a <_malloc_r+0x22>
 800a952:	230c      	movs	r3, #12
 800a954:	6033      	str	r3, [r6, #0]
 800a956:	2000      	movs	r0, #0
 800a958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a95a:	f000 fbab 	bl	800b0b4 <__malloc_lock>
 800a95e:	4921      	ldr	r1, [pc, #132]	; (800a9e4 <_malloc_r+0xac>)
 800a960:	680a      	ldr	r2, [r1, #0]
 800a962:	4614      	mov	r4, r2
 800a964:	b99c      	cbnz	r4, 800a98e <_malloc_r+0x56>
 800a966:	4f20      	ldr	r7, [pc, #128]	; (800a9e8 <_malloc_r+0xb0>)
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	b923      	cbnz	r3, 800a976 <_malloc_r+0x3e>
 800a96c:	4621      	mov	r1, r4
 800a96e:	4630      	mov	r0, r6
 800a970:	f000 fb8c 	bl	800b08c <_sbrk_r>
 800a974:	6038      	str	r0, [r7, #0]
 800a976:	4629      	mov	r1, r5
 800a978:	4630      	mov	r0, r6
 800a97a:	f000 fb87 	bl	800b08c <_sbrk_r>
 800a97e:	1c43      	adds	r3, r0, #1
 800a980:	d123      	bne.n	800a9ca <_malloc_r+0x92>
 800a982:	230c      	movs	r3, #12
 800a984:	6033      	str	r3, [r6, #0]
 800a986:	4630      	mov	r0, r6
 800a988:	f000 fb9a 	bl	800b0c0 <__malloc_unlock>
 800a98c:	e7e3      	b.n	800a956 <_malloc_r+0x1e>
 800a98e:	6823      	ldr	r3, [r4, #0]
 800a990:	1b5b      	subs	r3, r3, r5
 800a992:	d417      	bmi.n	800a9c4 <_malloc_r+0x8c>
 800a994:	2b0b      	cmp	r3, #11
 800a996:	d903      	bls.n	800a9a0 <_malloc_r+0x68>
 800a998:	6023      	str	r3, [r4, #0]
 800a99a:	441c      	add	r4, r3
 800a99c:	6025      	str	r5, [r4, #0]
 800a99e:	e004      	b.n	800a9aa <_malloc_r+0x72>
 800a9a0:	6863      	ldr	r3, [r4, #4]
 800a9a2:	42a2      	cmp	r2, r4
 800a9a4:	bf0c      	ite	eq
 800a9a6:	600b      	streq	r3, [r1, #0]
 800a9a8:	6053      	strne	r3, [r2, #4]
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f000 fb88 	bl	800b0c0 <__malloc_unlock>
 800a9b0:	f104 000b 	add.w	r0, r4, #11
 800a9b4:	1d23      	adds	r3, r4, #4
 800a9b6:	f020 0007 	bic.w	r0, r0, #7
 800a9ba:	1ac2      	subs	r2, r0, r3
 800a9bc:	d0cc      	beq.n	800a958 <_malloc_r+0x20>
 800a9be:	1a1b      	subs	r3, r3, r0
 800a9c0:	50a3      	str	r3, [r4, r2]
 800a9c2:	e7c9      	b.n	800a958 <_malloc_r+0x20>
 800a9c4:	4622      	mov	r2, r4
 800a9c6:	6864      	ldr	r4, [r4, #4]
 800a9c8:	e7cc      	b.n	800a964 <_malloc_r+0x2c>
 800a9ca:	1cc4      	adds	r4, r0, #3
 800a9cc:	f024 0403 	bic.w	r4, r4, #3
 800a9d0:	42a0      	cmp	r0, r4
 800a9d2:	d0e3      	beq.n	800a99c <_malloc_r+0x64>
 800a9d4:	1a21      	subs	r1, r4, r0
 800a9d6:	4630      	mov	r0, r6
 800a9d8:	f000 fb58 	bl	800b08c <_sbrk_r>
 800a9dc:	3001      	adds	r0, #1
 800a9de:	d1dd      	bne.n	800a99c <_malloc_r+0x64>
 800a9e0:	e7cf      	b.n	800a982 <_malloc_r+0x4a>
 800a9e2:	bf00      	nop
 800a9e4:	20000e4c 	.word	0x20000e4c
 800a9e8:	20000e50 	.word	0x20000e50

0800a9ec <_printf_float>:
 800a9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	b091      	sub	sp, #68	; 0x44
 800a9f2:	460c      	mov	r4, r1
 800a9f4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a9f8:	4616      	mov	r6, r2
 800a9fa:	461f      	mov	r7, r3
 800a9fc:	4605      	mov	r5, r0
 800a9fe:	f000 fb55 	bl	800b0ac <_localeconv_r>
 800aa02:	6803      	ldr	r3, [r0, #0]
 800aa04:	9309      	str	r3, [sp, #36]	; 0x24
 800aa06:	4618      	mov	r0, r3
 800aa08:	f7f6 fa25 	bl	8000e56 <strlen>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	930e      	str	r3, [sp, #56]	; 0x38
 800aa10:	f8d8 3000 	ldr.w	r3, [r8]
 800aa14:	900a      	str	r0, [sp, #40]	; 0x28
 800aa16:	3307      	adds	r3, #7
 800aa18:	f023 0307 	bic.w	r3, r3, #7
 800aa1c:	f103 0208 	add.w	r2, r3, #8
 800aa20:	f894 9018 	ldrb.w	r9, [r4, #24]
 800aa24:	f8d4 b000 	ldr.w	fp, [r4]
 800aa28:	f8c8 2000 	str.w	r2, [r8]
 800aa2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa30:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800aa34:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800aa38:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800aa3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa40:	4b9c      	ldr	r3, [pc, #624]	; (800acb4 <_printf_float+0x2c8>)
 800aa42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aa46:	4640      	mov	r0, r8
 800aa48:	f7f6 f86a 	bl	8000b20 <__aeabi_dcmpun>
 800aa4c:	bb70      	cbnz	r0, 800aaac <_printf_float+0xc0>
 800aa4e:	4b99      	ldr	r3, [pc, #612]	; (800acb4 <_printf_float+0x2c8>)
 800aa50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aa56:	4640      	mov	r0, r8
 800aa58:	f7f6 f844 	bl	8000ae4 <__aeabi_dcmple>
 800aa5c:	bb30      	cbnz	r0, 800aaac <_printf_float+0xc0>
 800aa5e:	2200      	movs	r2, #0
 800aa60:	2300      	movs	r3, #0
 800aa62:	4640      	mov	r0, r8
 800aa64:	4651      	mov	r1, sl
 800aa66:	f7f6 f833 	bl	8000ad0 <__aeabi_dcmplt>
 800aa6a:	b110      	cbz	r0, 800aa72 <_printf_float+0x86>
 800aa6c:	232d      	movs	r3, #45	; 0x2d
 800aa6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa72:	4b91      	ldr	r3, [pc, #580]	; (800acb8 <_printf_float+0x2cc>)
 800aa74:	4891      	ldr	r0, [pc, #580]	; (800acbc <_printf_float+0x2d0>)
 800aa76:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800aa7a:	bf94      	ite	ls
 800aa7c:	4698      	movls	r8, r3
 800aa7e:	4680      	movhi	r8, r0
 800aa80:	2303      	movs	r3, #3
 800aa82:	6123      	str	r3, [r4, #16]
 800aa84:	f02b 0304 	bic.w	r3, fp, #4
 800aa88:	6023      	str	r3, [r4, #0]
 800aa8a:	f04f 0a00 	mov.w	sl, #0
 800aa8e:	9700      	str	r7, [sp, #0]
 800aa90:	4633      	mov	r3, r6
 800aa92:	aa0f      	add	r2, sp, #60	; 0x3c
 800aa94:	4621      	mov	r1, r4
 800aa96:	4628      	mov	r0, r5
 800aa98:	f003 fca5 	bl	800e3e6 <_printf_common>
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	f040 808f 	bne.w	800abc0 <_printf_float+0x1d4>
 800aaa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aaa6:	b011      	add	sp, #68	; 0x44
 800aaa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaac:	4642      	mov	r2, r8
 800aaae:	4653      	mov	r3, sl
 800aab0:	4640      	mov	r0, r8
 800aab2:	4651      	mov	r1, sl
 800aab4:	f7f6 f834 	bl	8000b20 <__aeabi_dcmpun>
 800aab8:	b140      	cbz	r0, 800aacc <_printf_float+0xe0>
 800aaba:	f1ba 0f00 	cmp.w	sl, #0
 800aabe:	bfbc      	itt	lt
 800aac0:	232d      	movlt	r3, #45	; 0x2d
 800aac2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aac6:	487e      	ldr	r0, [pc, #504]	; (800acc0 <_printf_float+0x2d4>)
 800aac8:	4b7e      	ldr	r3, [pc, #504]	; (800acc4 <_printf_float+0x2d8>)
 800aaca:	e7d4      	b.n	800aa76 <_printf_float+0x8a>
 800aacc:	6863      	ldr	r3, [r4, #4]
 800aace:	1c5a      	adds	r2, r3, #1
 800aad0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800aad4:	d142      	bne.n	800ab5c <_printf_float+0x170>
 800aad6:	2306      	movs	r3, #6
 800aad8:	6063      	str	r3, [r4, #4]
 800aada:	2200      	movs	r2, #0
 800aadc:	9206      	str	r2, [sp, #24]
 800aade:	aa0e      	add	r2, sp, #56	; 0x38
 800aae0:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800aae4:	aa0d      	add	r2, sp, #52	; 0x34
 800aae6:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800aaea:	9203      	str	r2, [sp, #12]
 800aaec:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800aaf0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800aaf4:	6023      	str	r3, [r4, #0]
 800aaf6:	6863      	ldr	r3, [r4, #4]
 800aaf8:	9300      	str	r3, [sp, #0]
 800aafa:	4642      	mov	r2, r8
 800aafc:	4653      	mov	r3, sl
 800aafe:	4628      	mov	r0, r5
 800ab00:	910b      	str	r1, [sp, #44]	; 0x2c
 800ab02:	f003 fbd2 	bl	800e2aa <__cvt>
 800ab06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab08:	2947      	cmp	r1, #71	; 0x47
 800ab0a:	4680      	mov	r8, r0
 800ab0c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ab0e:	d108      	bne.n	800ab22 <_printf_float+0x136>
 800ab10:	1cc8      	adds	r0, r1, #3
 800ab12:	db02      	blt.n	800ab1a <_printf_float+0x12e>
 800ab14:	6863      	ldr	r3, [r4, #4]
 800ab16:	4299      	cmp	r1, r3
 800ab18:	dd40      	ble.n	800ab9c <_printf_float+0x1b0>
 800ab1a:	f1a9 0902 	sub.w	r9, r9, #2
 800ab1e:	fa5f f989 	uxtb.w	r9, r9
 800ab22:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ab26:	d81f      	bhi.n	800ab68 <_printf_float+0x17c>
 800ab28:	3901      	subs	r1, #1
 800ab2a:	464a      	mov	r2, r9
 800ab2c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ab30:	910d      	str	r1, [sp, #52]	; 0x34
 800ab32:	f003 fc1a 	bl	800e36a <__exponent>
 800ab36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab38:	1813      	adds	r3, r2, r0
 800ab3a:	2a01      	cmp	r2, #1
 800ab3c:	4682      	mov	sl, r0
 800ab3e:	6123      	str	r3, [r4, #16]
 800ab40:	dc02      	bgt.n	800ab48 <_printf_float+0x15c>
 800ab42:	6822      	ldr	r2, [r4, #0]
 800ab44:	07d2      	lsls	r2, r2, #31
 800ab46:	d501      	bpl.n	800ab4c <_printf_float+0x160>
 800ab48:	3301      	adds	r3, #1
 800ab4a:	6123      	str	r3, [r4, #16]
 800ab4c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d09c      	beq.n	800aa8e <_printf_float+0xa2>
 800ab54:	232d      	movs	r3, #45	; 0x2d
 800ab56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab5a:	e798      	b.n	800aa8e <_printf_float+0xa2>
 800ab5c:	2947      	cmp	r1, #71	; 0x47
 800ab5e:	d1bc      	bne.n	800aada <_printf_float+0xee>
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1ba      	bne.n	800aada <_printf_float+0xee>
 800ab64:	2301      	movs	r3, #1
 800ab66:	e7b7      	b.n	800aad8 <_printf_float+0xec>
 800ab68:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ab6c:	d118      	bne.n	800aba0 <_printf_float+0x1b4>
 800ab6e:	2900      	cmp	r1, #0
 800ab70:	6863      	ldr	r3, [r4, #4]
 800ab72:	dd0b      	ble.n	800ab8c <_printf_float+0x1a0>
 800ab74:	6121      	str	r1, [r4, #16]
 800ab76:	b913      	cbnz	r3, 800ab7e <_printf_float+0x192>
 800ab78:	6822      	ldr	r2, [r4, #0]
 800ab7a:	07d0      	lsls	r0, r2, #31
 800ab7c:	d502      	bpl.n	800ab84 <_printf_float+0x198>
 800ab7e:	3301      	adds	r3, #1
 800ab80:	440b      	add	r3, r1
 800ab82:	6123      	str	r3, [r4, #16]
 800ab84:	65a1      	str	r1, [r4, #88]	; 0x58
 800ab86:	f04f 0a00 	mov.w	sl, #0
 800ab8a:	e7df      	b.n	800ab4c <_printf_float+0x160>
 800ab8c:	b913      	cbnz	r3, 800ab94 <_printf_float+0x1a8>
 800ab8e:	6822      	ldr	r2, [r4, #0]
 800ab90:	07d2      	lsls	r2, r2, #31
 800ab92:	d501      	bpl.n	800ab98 <_printf_float+0x1ac>
 800ab94:	3302      	adds	r3, #2
 800ab96:	e7f4      	b.n	800ab82 <_printf_float+0x196>
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e7f2      	b.n	800ab82 <_printf_float+0x196>
 800ab9c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800aba0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aba2:	4299      	cmp	r1, r3
 800aba4:	db05      	blt.n	800abb2 <_printf_float+0x1c6>
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	6121      	str	r1, [r4, #16]
 800abaa:	07d8      	lsls	r0, r3, #31
 800abac:	d5ea      	bpl.n	800ab84 <_printf_float+0x198>
 800abae:	1c4b      	adds	r3, r1, #1
 800abb0:	e7e7      	b.n	800ab82 <_printf_float+0x196>
 800abb2:	2900      	cmp	r1, #0
 800abb4:	bfd4      	ite	le
 800abb6:	f1c1 0202 	rsble	r2, r1, #2
 800abba:	2201      	movgt	r2, #1
 800abbc:	4413      	add	r3, r2
 800abbe:	e7e0      	b.n	800ab82 <_printf_float+0x196>
 800abc0:	6823      	ldr	r3, [r4, #0]
 800abc2:	055a      	lsls	r2, r3, #21
 800abc4:	d407      	bmi.n	800abd6 <_printf_float+0x1ea>
 800abc6:	6923      	ldr	r3, [r4, #16]
 800abc8:	4642      	mov	r2, r8
 800abca:	4631      	mov	r1, r6
 800abcc:	4628      	mov	r0, r5
 800abce:	47b8      	blx	r7
 800abd0:	3001      	adds	r0, #1
 800abd2:	d12b      	bne.n	800ac2c <_printf_float+0x240>
 800abd4:	e765      	b.n	800aaa2 <_printf_float+0xb6>
 800abd6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800abda:	f240 80dc 	bls.w	800ad96 <_printf_float+0x3aa>
 800abde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800abe2:	2200      	movs	r2, #0
 800abe4:	2300      	movs	r3, #0
 800abe6:	f7f5 ff69 	bl	8000abc <__aeabi_dcmpeq>
 800abea:	2800      	cmp	r0, #0
 800abec:	d033      	beq.n	800ac56 <_printf_float+0x26a>
 800abee:	4a36      	ldr	r2, [pc, #216]	; (800acc8 <_printf_float+0x2dc>)
 800abf0:	2301      	movs	r3, #1
 800abf2:	4631      	mov	r1, r6
 800abf4:	4628      	mov	r0, r5
 800abf6:	47b8      	blx	r7
 800abf8:	3001      	adds	r0, #1
 800abfa:	f43f af52 	beq.w	800aaa2 <_printf_float+0xb6>
 800abfe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ac02:	429a      	cmp	r2, r3
 800ac04:	db02      	blt.n	800ac0c <_printf_float+0x220>
 800ac06:	6823      	ldr	r3, [r4, #0]
 800ac08:	07d8      	lsls	r0, r3, #31
 800ac0a:	d50f      	bpl.n	800ac2c <_printf_float+0x240>
 800ac0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac10:	4631      	mov	r1, r6
 800ac12:	4628      	mov	r0, r5
 800ac14:	47b8      	blx	r7
 800ac16:	3001      	adds	r0, #1
 800ac18:	f43f af43 	beq.w	800aaa2 <_printf_float+0xb6>
 800ac1c:	f04f 0800 	mov.w	r8, #0
 800ac20:	f104 091a 	add.w	r9, r4, #26
 800ac24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac26:	3b01      	subs	r3, #1
 800ac28:	4543      	cmp	r3, r8
 800ac2a:	dc09      	bgt.n	800ac40 <_printf_float+0x254>
 800ac2c:	6823      	ldr	r3, [r4, #0]
 800ac2e:	079b      	lsls	r3, r3, #30
 800ac30:	f100 8101 	bmi.w	800ae36 <_printf_float+0x44a>
 800ac34:	68e0      	ldr	r0, [r4, #12]
 800ac36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac38:	4298      	cmp	r0, r3
 800ac3a:	bfb8      	it	lt
 800ac3c:	4618      	movlt	r0, r3
 800ac3e:	e732      	b.n	800aaa6 <_printf_float+0xba>
 800ac40:	2301      	movs	r3, #1
 800ac42:	464a      	mov	r2, r9
 800ac44:	4631      	mov	r1, r6
 800ac46:	4628      	mov	r0, r5
 800ac48:	47b8      	blx	r7
 800ac4a:	3001      	adds	r0, #1
 800ac4c:	f43f af29 	beq.w	800aaa2 <_printf_float+0xb6>
 800ac50:	f108 0801 	add.w	r8, r8, #1
 800ac54:	e7e6      	b.n	800ac24 <_printf_float+0x238>
 800ac56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	dc37      	bgt.n	800accc <_printf_float+0x2e0>
 800ac5c:	4a1a      	ldr	r2, [pc, #104]	; (800acc8 <_printf_float+0x2dc>)
 800ac5e:	2301      	movs	r3, #1
 800ac60:	4631      	mov	r1, r6
 800ac62:	4628      	mov	r0, r5
 800ac64:	47b8      	blx	r7
 800ac66:	3001      	adds	r0, #1
 800ac68:	f43f af1b 	beq.w	800aaa2 <_printf_float+0xb6>
 800ac6c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ac70:	4313      	orrs	r3, r2
 800ac72:	d102      	bne.n	800ac7a <_printf_float+0x28e>
 800ac74:	6823      	ldr	r3, [r4, #0]
 800ac76:	07d9      	lsls	r1, r3, #31
 800ac78:	d5d8      	bpl.n	800ac2c <_printf_float+0x240>
 800ac7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac7e:	4631      	mov	r1, r6
 800ac80:	4628      	mov	r0, r5
 800ac82:	47b8      	blx	r7
 800ac84:	3001      	adds	r0, #1
 800ac86:	f43f af0c 	beq.w	800aaa2 <_printf_float+0xb6>
 800ac8a:	f04f 0900 	mov.w	r9, #0
 800ac8e:	f104 0a1a 	add.w	sl, r4, #26
 800ac92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac94:	425b      	negs	r3, r3
 800ac96:	454b      	cmp	r3, r9
 800ac98:	dc01      	bgt.n	800ac9e <_printf_float+0x2b2>
 800ac9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac9c:	e794      	b.n	800abc8 <_printf_float+0x1dc>
 800ac9e:	2301      	movs	r3, #1
 800aca0:	4652      	mov	r2, sl
 800aca2:	4631      	mov	r1, r6
 800aca4:	4628      	mov	r0, r5
 800aca6:	47b8      	blx	r7
 800aca8:	3001      	adds	r0, #1
 800acaa:	f43f aefa 	beq.w	800aaa2 <_printf_float+0xb6>
 800acae:	f109 0901 	add.w	r9, r9, #1
 800acb2:	e7ee      	b.n	800ac92 <_printf_float+0x2a6>
 800acb4:	7fefffff 	.word	0x7fefffff
 800acb8:	08010445 	.word	0x08010445
 800acbc:	08010449 	.word	0x08010449
 800acc0:	08010451 	.word	0x08010451
 800acc4:	0801044d 	.word	0x0801044d
 800acc8:	08010455 	.word	0x08010455
 800accc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800acd0:	429a      	cmp	r2, r3
 800acd2:	bfa8      	it	ge
 800acd4:	461a      	movge	r2, r3
 800acd6:	2a00      	cmp	r2, #0
 800acd8:	4691      	mov	r9, r2
 800acda:	dc37      	bgt.n	800ad4c <_printf_float+0x360>
 800acdc:	f04f 0b00 	mov.w	fp, #0
 800ace0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ace4:	f104 021a 	add.w	r2, r4, #26
 800ace8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800acec:	ebaa 0309 	sub.w	r3, sl, r9
 800acf0:	455b      	cmp	r3, fp
 800acf2:	dc33      	bgt.n	800ad5c <_printf_float+0x370>
 800acf4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800acf8:	429a      	cmp	r2, r3
 800acfa:	db3b      	blt.n	800ad74 <_printf_float+0x388>
 800acfc:	6823      	ldr	r3, [r4, #0]
 800acfe:	07da      	lsls	r2, r3, #31
 800ad00:	d438      	bmi.n	800ad74 <_printf_float+0x388>
 800ad02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad04:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ad06:	eba3 020a 	sub.w	r2, r3, sl
 800ad0a:	eba3 0901 	sub.w	r9, r3, r1
 800ad0e:	4591      	cmp	r9, r2
 800ad10:	bfa8      	it	ge
 800ad12:	4691      	movge	r9, r2
 800ad14:	f1b9 0f00 	cmp.w	r9, #0
 800ad18:	dc34      	bgt.n	800ad84 <_printf_float+0x398>
 800ad1a:	f04f 0800 	mov.w	r8, #0
 800ad1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad22:	f104 0a1a 	add.w	sl, r4, #26
 800ad26:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ad2a:	1a9b      	subs	r3, r3, r2
 800ad2c:	eba3 0309 	sub.w	r3, r3, r9
 800ad30:	4543      	cmp	r3, r8
 800ad32:	f77f af7b 	ble.w	800ac2c <_printf_float+0x240>
 800ad36:	2301      	movs	r3, #1
 800ad38:	4652      	mov	r2, sl
 800ad3a:	4631      	mov	r1, r6
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	47b8      	blx	r7
 800ad40:	3001      	adds	r0, #1
 800ad42:	f43f aeae 	beq.w	800aaa2 <_printf_float+0xb6>
 800ad46:	f108 0801 	add.w	r8, r8, #1
 800ad4a:	e7ec      	b.n	800ad26 <_printf_float+0x33a>
 800ad4c:	4613      	mov	r3, r2
 800ad4e:	4631      	mov	r1, r6
 800ad50:	4642      	mov	r2, r8
 800ad52:	4628      	mov	r0, r5
 800ad54:	47b8      	blx	r7
 800ad56:	3001      	adds	r0, #1
 800ad58:	d1c0      	bne.n	800acdc <_printf_float+0x2f0>
 800ad5a:	e6a2      	b.n	800aaa2 <_printf_float+0xb6>
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	4631      	mov	r1, r6
 800ad60:	4628      	mov	r0, r5
 800ad62:	920b      	str	r2, [sp, #44]	; 0x2c
 800ad64:	47b8      	blx	r7
 800ad66:	3001      	adds	r0, #1
 800ad68:	f43f ae9b 	beq.w	800aaa2 <_printf_float+0xb6>
 800ad6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ad6e:	f10b 0b01 	add.w	fp, fp, #1
 800ad72:	e7b9      	b.n	800ace8 <_printf_float+0x2fc>
 800ad74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad78:	4631      	mov	r1, r6
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	47b8      	blx	r7
 800ad7e:	3001      	adds	r0, #1
 800ad80:	d1bf      	bne.n	800ad02 <_printf_float+0x316>
 800ad82:	e68e      	b.n	800aaa2 <_printf_float+0xb6>
 800ad84:	464b      	mov	r3, r9
 800ad86:	eb08 020a 	add.w	r2, r8, sl
 800ad8a:	4631      	mov	r1, r6
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	47b8      	blx	r7
 800ad90:	3001      	adds	r0, #1
 800ad92:	d1c2      	bne.n	800ad1a <_printf_float+0x32e>
 800ad94:	e685      	b.n	800aaa2 <_printf_float+0xb6>
 800ad96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad98:	2a01      	cmp	r2, #1
 800ad9a:	dc01      	bgt.n	800ada0 <_printf_float+0x3b4>
 800ad9c:	07db      	lsls	r3, r3, #31
 800ad9e:	d537      	bpl.n	800ae10 <_printf_float+0x424>
 800ada0:	2301      	movs	r3, #1
 800ada2:	4642      	mov	r2, r8
 800ada4:	4631      	mov	r1, r6
 800ada6:	4628      	mov	r0, r5
 800ada8:	47b8      	blx	r7
 800adaa:	3001      	adds	r0, #1
 800adac:	f43f ae79 	beq.w	800aaa2 <_printf_float+0xb6>
 800adb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800adb4:	4631      	mov	r1, r6
 800adb6:	4628      	mov	r0, r5
 800adb8:	47b8      	blx	r7
 800adba:	3001      	adds	r0, #1
 800adbc:	f43f ae71 	beq.w	800aaa2 <_printf_float+0xb6>
 800adc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800adc4:	2200      	movs	r2, #0
 800adc6:	2300      	movs	r3, #0
 800adc8:	f7f5 fe78 	bl	8000abc <__aeabi_dcmpeq>
 800adcc:	b9d8      	cbnz	r0, 800ae06 <_printf_float+0x41a>
 800adce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800add0:	f108 0201 	add.w	r2, r8, #1
 800add4:	3b01      	subs	r3, #1
 800add6:	4631      	mov	r1, r6
 800add8:	4628      	mov	r0, r5
 800adda:	47b8      	blx	r7
 800addc:	3001      	adds	r0, #1
 800adde:	d10e      	bne.n	800adfe <_printf_float+0x412>
 800ade0:	e65f      	b.n	800aaa2 <_printf_float+0xb6>
 800ade2:	2301      	movs	r3, #1
 800ade4:	464a      	mov	r2, r9
 800ade6:	4631      	mov	r1, r6
 800ade8:	4628      	mov	r0, r5
 800adea:	47b8      	blx	r7
 800adec:	3001      	adds	r0, #1
 800adee:	f43f ae58 	beq.w	800aaa2 <_printf_float+0xb6>
 800adf2:	f108 0801 	add.w	r8, r8, #1
 800adf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800adf8:	3b01      	subs	r3, #1
 800adfa:	4543      	cmp	r3, r8
 800adfc:	dcf1      	bgt.n	800ade2 <_printf_float+0x3f6>
 800adfe:	4653      	mov	r3, sl
 800ae00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ae04:	e6e1      	b.n	800abca <_printf_float+0x1de>
 800ae06:	f04f 0800 	mov.w	r8, #0
 800ae0a:	f104 091a 	add.w	r9, r4, #26
 800ae0e:	e7f2      	b.n	800adf6 <_printf_float+0x40a>
 800ae10:	2301      	movs	r3, #1
 800ae12:	4642      	mov	r2, r8
 800ae14:	e7df      	b.n	800add6 <_printf_float+0x3ea>
 800ae16:	2301      	movs	r3, #1
 800ae18:	464a      	mov	r2, r9
 800ae1a:	4631      	mov	r1, r6
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	47b8      	blx	r7
 800ae20:	3001      	adds	r0, #1
 800ae22:	f43f ae3e 	beq.w	800aaa2 <_printf_float+0xb6>
 800ae26:	f108 0801 	add.w	r8, r8, #1
 800ae2a:	68e3      	ldr	r3, [r4, #12]
 800ae2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ae2e:	1a5b      	subs	r3, r3, r1
 800ae30:	4543      	cmp	r3, r8
 800ae32:	dcf0      	bgt.n	800ae16 <_printf_float+0x42a>
 800ae34:	e6fe      	b.n	800ac34 <_printf_float+0x248>
 800ae36:	f04f 0800 	mov.w	r8, #0
 800ae3a:	f104 0919 	add.w	r9, r4, #25
 800ae3e:	e7f4      	b.n	800ae2a <_printf_float+0x43e>

0800ae40 <_printf_i>:
 800ae40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae44:	7e0f      	ldrb	r7, [r1, #24]
 800ae46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ae48:	2f78      	cmp	r7, #120	; 0x78
 800ae4a:	4691      	mov	r9, r2
 800ae4c:	4680      	mov	r8, r0
 800ae4e:	460c      	mov	r4, r1
 800ae50:	469a      	mov	sl, r3
 800ae52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ae56:	d807      	bhi.n	800ae68 <_printf_i+0x28>
 800ae58:	2f62      	cmp	r7, #98	; 0x62
 800ae5a:	d80a      	bhi.n	800ae72 <_printf_i+0x32>
 800ae5c:	2f00      	cmp	r7, #0
 800ae5e:	f000 80d8 	beq.w	800b012 <_printf_i+0x1d2>
 800ae62:	2f58      	cmp	r7, #88	; 0x58
 800ae64:	f000 80a3 	beq.w	800afae <_printf_i+0x16e>
 800ae68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ae70:	e03a      	b.n	800aee8 <_printf_i+0xa8>
 800ae72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ae76:	2b15      	cmp	r3, #21
 800ae78:	d8f6      	bhi.n	800ae68 <_printf_i+0x28>
 800ae7a:	a101      	add	r1, pc, #4	; (adr r1, 800ae80 <_printf_i+0x40>)
 800ae7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae80:	0800aed9 	.word	0x0800aed9
 800ae84:	0800aeed 	.word	0x0800aeed
 800ae88:	0800ae69 	.word	0x0800ae69
 800ae8c:	0800ae69 	.word	0x0800ae69
 800ae90:	0800ae69 	.word	0x0800ae69
 800ae94:	0800ae69 	.word	0x0800ae69
 800ae98:	0800aeed 	.word	0x0800aeed
 800ae9c:	0800ae69 	.word	0x0800ae69
 800aea0:	0800ae69 	.word	0x0800ae69
 800aea4:	0800ae69 	.word	0x0800ae69
 800aea8:	0800ae69 	.word	0x0800ae69
 800aeac:	0800aff9 	.word	0x0800aff9
 800aeb0:	0800af1d 	.word	0x0800af1d
 800aeb4:	0800afdb 	.word	0x0800afdb
 800aeb8:	0800ae69 	.word	0x0800ae69
 800aebc:	0800ae69 	.word	0x0800ae69
 800aec0:	0800b01b 	.word	0x0800b01b
 800aec4:	0800ae69 	.word	0x0800ae69
 800aec8:	0800af1d 	.word	0x0800af1d
 800aecc:	0800ae69 	.word	0x0800ae69
 800aed0:	0800ae69 	.word	0x0800ae69
 800aed4:	0800afe3 	.word	0x0800afe3
 800aed8:	682b      	ldr	r3, [r5, #0]
 800aeda:	1d1a      	adds	r2, r3, #4
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	602a      	str	r2, [r5, #0]
 800aee0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aee4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aee8:	2301      	movs	r3, #1
 800aeea:	e0a3      	b.n	800b034 <_printf_i+0x1f4>
 800aeec:	6820      	ldr	r0, [r4, #0]
 800aeee:	6829      	ldr	r1, [r5, #0]
 800aef0:	0606      	lsls	r6, r0, #24
 800aef2:	f101 0304 	add.w	r3, r1, #4
 800aef6:	d50a      	bpl.n	800af0e <_printf_i+0xce>
 800aef8:	680e      	ldr	r6, [r1, #0]
 800aefa:	602b      	str	r3, [r5, #0]
 800aefc:	2e00      	cmp	r6, #0
 800aefe:	da03      	bge.n	800af08 <_printf_i+0xc8>
 800af00:	232d      	movs	r3, #45	; 0x2d
 800af02:	4276      	negs	r6, r6
 800af04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af08:	485e      	ldr	r0, [pc, #376]	; (800b084 <_printf_i+0x244>)
 800af0a:	230a      	movs	r3, #10
 800af0c:	e019      	b.n	800af42 <_printf_i+0x102>
 800af0e:	680e      	ldr	r6, [r1, #0]
 800af10:	602b      	str	r3, [r5, #0]
 800af12:	f010 0f40 	tst.w	r0, #64	; 0x40
 800af16:	bf18      	it	ne
 800af18:	b236      	sxthne	r6, r6
 800af1a:	e7ef      	b.n	800aefc <_printf_i+0xbc>
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	6820      	ldr	r0, [r4, #0]
 800af20:	1d19      	adds	r1, r3, #4
 800af22:	6029      	str	r1, [r5, #0]
 800af24:	0601      	lsls	r1, r0, #24
 800af26:	d501      	bpl.n	800af2c <_printf_i+0xec>
 800af28:	681e      	ldr	r6, [r3, #0]
 800af2a:	e002      	b.n	800af32 <_printf_i+0xf2>
 800af2c:	0646      	lsls	r6, r0, #25
 800af2e:	d5fb      	bpl.n	800af28 <_printf_i+0xe8>
 800af30:	881e      	ldrh	r6, [r3, #0]
 800af32:	4854      	ldr	r0, [pc, #336]	; (800b084 <_printf_i+0x244>)
 800af34:	2f6f      	cmp	r7, #111	; 0x6f
 800af36:	bf0c      	ite	eq
 800af38:	2308      	moveq	r3, #8
 800af3a:	230a      	movne	r3, #10
 800af3c:	2100      	movs	r1, #0
 800af3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800af42:	6865      	ldr	r5, [r4, #4]
 800af44:	60a5      	str	r5, [r4, #8]
 800af46:	2d00      	cmp	r5, #0
 800af48:	bfa2      	ittt	ge
 800af4a:	6821      	ldrge	r1, [r4, #0]
 800af4c:	f021 0104 	bicge.w	r1, r1, #4
 800af50:	6021      	strge	r1, [r4, #0]
 800af52:	b90e      	cbnz	r6, 800af58 <_printf_i+0x118>
 800af54:	2d00      	cmp	r5, #0
 800af56:	d04d      	beq.n	800aff4 <_printf_i+0x1b4>
 800af58:	4615      	mov	r5, r2
 800af5a:	fbb6 f1f3 	udiv	r1, r6, r3
 800af5e:	fb03 6711 	mls	r7, r3, r1, r6
 800af62:	5dc7      	ldrb	r7, [r0, r7]
 800af64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800af68:	4637      	mov	r7, r6
 800af6a:	42bb      	cmp	r3, r7
 800af6c:	460e      	mov	r6, r1
 800af6e:	d9f4      	bls.n	800af5a <_printf_i+0x11a>
 800af70:	2b08      	cmp	r3, #8
 800af72:	d10b      	bne.n	800af8c <_printf_i+0x14c>
 800af74:	6823      	ldr	r3, [r4, #0]
 800af76:	07de      	lsls	r6, r3, #31
 800af78:	d508      	bpl.n	800af8c <_printf_i+0x14c>
 800af7a:	6923      	ldr	r3, [r4, #16]
 800af7c:	6861      	ldr	r1, [r4, #4]
 800af7e:	4299      	cmp	r1, r3
 800af80:	bfde      	ittt	le
 800af82:	2330      	movle	r3, #48	; 0x30
 800af84:	f805 3c01 	strble.w	r3, [r5, #-1]
 800af88:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800af8c:	1b52      	subs	r2, r2, r5
 800af8e:	6122      	str	r2, [r4, #16]
 800af90:	f8cd a000 	str.w	sl, [sp]
 800af94:	464b      	mov	r3, r9
 800af96:	aa03      	add	r2, sp, #12
 800af98:	4621      	mov	r1, r4
 800af9a:	4640      	mov	r0, r8
 800af9c:	f003 fa23 	bl	800e3e6 <_printf_common>
 800afa0:	3001      	adds	r0, #1
 800afa2:	d14c      	bne.n	800b03e <_printf_i+0x1fe>
 800afa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afa8:	b004      	add	sp, #16
 800afaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afae:	4835      	ldr	r0, [pc, #212]	; (800b084 <_printf_i+0x244>)
 800afb0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800afb4:	6829      	ldr	r1, [r5, #0]
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	f851 6b04 	ldr.w	r6, [r1], #4
 800afbc:	6029      	str	r1, [r5, #0]
 800afbe:	061d      	lsls	r5, r3, #24
 800afc0:	d514      	bpl.n	800afec <_printf_i+0x1ac>
 800afc2:	07df      	lsls	r7, r3, #31
 800afc4:	bf44      	itt	mi
 800afc6:	f043 0320 	orrmi.w	r3, r3, #32
 800afca:	6023      	strmi	r3, [r4, #0]
 800afcc:	b91e      	cbnz	r6, 800afd6 <_printf_i+0x196>
 800afce:	6823      	ldr	r3, [r4, #0]
 800afd0:	f023 0320 	bic.w	r3, r3, #32
 800afd4:	6023      	str	r3, [r4, #0]
 800afd6:	2310      	movs	r3, #16
 800afd8:	e7b0      	b.n	800af3c <_printf_i+0xfc>
 800afda:	6823      	ldr	r3, [r4, #0]
 800afdc:	f043 0320 	orr.w	r3, r3, #32
 800afe0:	6023      	str	r3, [r4, #0]
 800afe2:	2378      	movs	r3, #120	; 0x78
 800afe4:	4828      	ldr	r0, [pc, #160]	; (800b088 <_printf_i+0x248>)
 800afe6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800afea:	e7e3      	b.n	800afb4 <_printf_i+0x174>
 800afec:	0659      	lsls	r1, r3, #25
 800afee:	bf48      	it	mi
 800aff0:	b2b6      	uxthmi	r6, r6
 800aff2:	e7e6      	b.n	800afc2 <_printf_i+0x182>
 800aff4:	4615      	mov	r5, r2
 800aff6:	e7bb      	b.n	800af70 <_printf_i+0x130>
 800aff8:	682b      	ldr	r3, [r5, #0]
 800affa:	6826      	ldr	r6, [r4, #0]
 800affc:	6961      	ldr	r1, [r4, #20]
 800affe:	1d18      	adds	r0, r3, #4
 800b000:	6028      	str	r0, [r5, #0]
 800b002:	0635      	lsls	r5, r6, #24
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	d501      	bpl.n	800b00c <_printf_i+0x1cc>
 800b008:	6019      	str	r1, [r3, #0]
 800b00a:	e002      	b.n	800b012 <_printf_i+0x1d2>
 800b00c:	0670      	lsls	r0, r6, #25
 800b00e:	d5fb      	bpl.n	800b008 <_printf_i+0x1c8>
 800b010:	8019      	strh	r1, [r3, #0]
 800b012:	2300      	movs	r3, #0
 800b014:	6123      	str	r3, [r4, #16]
 800b016:	4615      	mov	r5, r2
 800b018:	e7ba      	b.n	800af90 <_printf_i+0x150>
 800b01a:	682b      	ldr	r3, [r5, #0]
 800b01c:	1d1a      	adds	r2, r3, #4
 800b01e:	602a      	str	r2, [r5, #0]
 800b020:	681d      	ldr	r5, [r3, #0]
 800b022:	6862      	ldr	r2, [r4, #4]
 800b024:	2100      	movs	r1, #0
 800b026:	4628      	mov	r0, r5
 800b028:	f7f5 f8ba 	bl	80001a0 <memchr>
 800b02c:	b108      	cbz	r0, 800b032 <_printf_i+0x1f2>
 800b02e:	1b40      	subs	r0, r0, r5
 800b030:	6060      	str	r0, [r4, #4]
 800b032:	6863      	ldr	r3, [r4, #4]
 800b034:	6123      	str	r3, [r4, #16]
 800b036:	2300      	movs	r3, #0
 800b038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b03c:	e7a8      	b.n	800af90 <_printf_i+0x150>
 800b03e:	6923      	ldr	r3, [r4, #16]
 800b040:	462a      	mov	r2, r5
 800b042:	4649      	mov	r1, r9
 800b044:	4640      	mov	r0, r8
 800b046:	47d0      	blx	sl
 800b048:	3001      	adds	r0, #1
 800b04a:	d0ab      	beq.n	800afa4 <_printf_i+0x164>
 800b04c:	6823      	ldr	r3, [r4, #0]
 800b04e:	079b      	lsls	r3, r3, #30
 800b050:	d413      	bmi.n	800b07a <_printf_i+0x23a>
 800b052:	68e0      	ldr	r0, [r4, #12]
 800b054:	9b03      	ldr	r3, [sp, #12]
 800b056:	4298      	cmp	r0, r3
 800b058:	bfb8      	it	lt
 800b05a:	4618      	movlt	r0, r3
 800b05c:	e7a4      	b.n	800afa8 <_printf_i+0x168>
 800b05e:	2301      	movs	r3, #1
 800b060:	4632      	mov	r2, r6
 800b062:	4649      	mov	r1, r9
 800b064:	4640      	mov	r0, r8
 800b066:	47d0      	blx	sl
 800b068:	3001      	adds	r0, #1
 800b06a:	d09b      	beq.n	800afa4 <_printf_i+0x164>
 800b06c:	3501      	adds	r5, #1
 800b06e:	68e3      	ldr	r3, [r4, #12]
 800b070:	9903      	ldr	r1, [sp, #12]
 800b072:	1a5b      	subs	r3, r3, r1
 800b074:	42ab      	cmp	r3, r5
 800b076:	dcf2      	bgt.n	800b05e <_printf_i+0x21e>
 800b078:	e7eb      	b.n	800b052 <_printf_i+0x212>
 800b07a:	2500      	movs	r5, #0
 800b07c:	f104 0619 	add.w	r6, r4, #25
 800b080:	e7f5      	b.n	800b06e <_printf_i+0x22e>
 800b082:	bf00      	nop
 800b084:	08010457 	.word	0x08010457
 800b088:	08010468 	.word	0x08010468

0800b08c <_sbrk_r>:
 800b08c:	b538      	push	{r3, r4, r5, lr}
 800b08e:	4d06      	ldr	r5, [pc, #24]	; (800b0a8 <_sbrk_r+0x1c>)
 800b090:	2300      	movs	r3, #0
 800b092:	4604      	mov	r4, r0
 800b094:	4608      	mov	r0, r1
 800b096:	602b      	str	r3, [r5, #0]
 800b098:	f7f9 fd24 	bl	8004ae4 <_sbrk>
 800b09c:	1c43      	adds	r3, r0, #1
 800b09e:	d102      	bne.n	800b0a6 <_sbrk_r+0x1a>
 800b0a0:	682b      	ldr	r3, [r5, #0]
 800b0a2:	b103      	cbz	r3, 800b0a6 <_sbrk_r+0x1a>
 800b0a4:	6023      	str	r3, [r4, #0]
 800b0a6:	bd38      	pop	{r3, r4, r5, pc}
 800b0a8:	20000e54 	.word	0x20000e54

0800b0ac <_localeconv_r>:
 800b0ac:	4800      	ldr	r0, [pc, #0]	; (800b0b0 <_localeconv_r+0x4>)
 800b0ae:	4770      	bx	lr
 800b0b0:	20000228 	.word	0x20000228

0800b0b4 <__malloc_lock>:
 800b0b4:	4801      	ldr	r0, [pc, #4]	; (800b0bc <__malloc_lock+0x8>)
 800b0b6:	f001 bd32 	b.w	800cb1e <__retarget_lock_acquire_recursive>
 800b0ba:	bf00      	nop
 800b0bc:	20000378 	.word	0x20000378

0800b0c0 <__malloc_unlock>:
 800b0c0:	4801      	ldr	r0, [pc, #4]	; (800b0c8 <__malloc_unlock+0x8>)
 800b0c2:	f001 bd34 	b.w	800cb2e <__retarget_lock_release_recursive>
 800b0c6:	bf00      	nop
 800b0c8:	20000378 	.word	0x20000378

0800b0cc <_Balloc>:
 800b0cc:	b570      	push	{r4, r5, r6, lr}
 800b0ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b0d0:	4604      	mov	r4, r0
 800b0d2:	460d      	mov	r5, r1
 800b0d4:	b976      	cbnz	r6, 800b0f4 <_Balloc+0x28>
 800b0d6:	2010      	movs	r0, #16
 800b0d8:	f7ff fbdc 	bl	800a894 <malloc>
 800b0dc:	4602      	mov	r2, r0
 800b0de:	6260      	str	r0, [r4, #36]	; 0x24
 800b0e0:	b920      	cbnz	r0, 800b0ec <_Balloc+0x20>
 800b0e2:	4b18      	ldr	r3, [pc, #96]	; (800b144 <_Balloc+0x78>)
 800b0e4:	4818      	ldr	r0, [pc, #96]	; (800b148 <_Balloc+0x7c>)
 800b0e6:	2166      	movs	r1, #102	; 0x66
 800b0e8:	f000 fb04 	bl	800b6f4 <__assert_func>
 800b0ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0f0:	6006      	str	r6, [r0, #0]
 800b0f2:	60c6      	str	r6, [r0, #12]
 800b0f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b0f6:	68f3      	ldr	r3, [r6, #12]
 800b0f8:	b183      	cbz	r3, 800b11c <_Balloc+0x50>
 800b0fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b102:	b9b8      	cbnz	r0, 800b134 <_Balloc+0x68>
 800b104:	2101      	movs	r1, #1
 800b106:	fa01 f605 	lsl.w	r6, r1, r5
 800b10a:	1d72      	adds	r2, r6, #5
 800b10c:	0092      	lsls	r2, r2, #2
 800b10e:	4620      	mov	r0, r4
 800b110:	f003 fae4 	bl	800e6dc <_calloc_r>
 800b114:	b160      	cbz	r0, 800b130 <_Balloc+0x64>
 800b116:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b11a:	e00e      	b.n	800b13a <_Balloc+0x6e>
 800b11c:	2221      	movs	r2, #33	; 0x21
 800b11e:	2104      	movs	r1, #4
 800b120:	4620      	mov	r0, r4
 800b122:	f003 fadb 	bl	800e6dc <_calloc_r>
 800b126:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b128:	60f0      	str	r0, [r6, #12]
 800b12a:	68db      	ldr	r3, [r3, #12]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d1e4      	bne.n	800b0fa <_Balloc+0x2e>
 800b130:	2000      	movs	r0, #0
 800b132:	bd70      	pop	{r4, r5, r6, pc}
 800b134:	6802      	ldr	r2, [r0, #0]
 800b136:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b13a:	2300      	movs	r3, #0
 800b13c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b140:	e7f7      	b.n	800b132 <_Balloc+0x66>
 800b142:	bf00      	nop
 800b144:	08010486 	.word	0x08010486
 800b148:	08010508 	.word	0x08010508

0800b14c <_Bfree>:
 800b14c:	b570      	push	{r4, r5, r6, lr}
 800b14e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b150:	4605      	mov	r5, r0
 800b152:	460c      	mov	r4, r1
 800b154:	b976      	cbnz	r6, 800b174 <_Bfree+0x28>
 800b156:	2010      	movs	r0, #16
 800b158:	f7ff fb9c 	bl	800a894 <malloc>
 800b15c:	4602      	mov	r2, r0
 800b15e:	6268      	str	r0, [r5, #36]	; 0x24
 800b160:	b920      	cbnz	r0, 800b16c <_Bfree+0x20>
 800b162:	4b09      	ldr	r3, [pc, #36]	; (800b188 <_Bfree+0x3c>)
 800b164:	4809      	ldr	r0, [pc, #36]	; (800b18c <_Bfree+0x40>)
 800b166:	218a      	movs	r1, #138	; 0x8a
 800b168:	f000 fac4 	bl	800b6f4 <__assert_func>
 800b16c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b170:	6006      	str	r6, [r0, #0]
 800b172:	60c6      	str	r6, [r0, #12]
 800b174:	b13c      	cbz	r4, 800b186 <_Bfree+0x3a>
 800b176:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b178:	6862      	ldr	r2, [r4, #4]
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b180:	6021      	str	r1, [r4, #0]
 800b182:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b186:	bd70      	pop	{r4, r5, r6, pc}
 800b188:	08010486 	.word	0x08010486
 800b18c:	08010508 	.word	0x08010508

0800b190 <__multadd>:
 800b190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b194:	690d      	ldr	r5, [r1, #16]
 800b196:	4607      	mov	r7, r0
 800b198:	460c      	mov	r4, r1
 800b19a:	461e      	mov	r6, r3
 800b19c:	f101 0c14 	add.w	ip, r1, #20
 800b1a0:	2000      	movs	r0, #0
 800b1a2:	f8dc 3000 	ldr.w	r3, [ip]
 800b1a6:	b299      	uxth	r1, r3
 800b1a8:	fb02 6101 	mla	r1, r2, r1, r6
 800b1ac:	0c1e      	lsrs	r6, r3, #16
 800b1ae:	0c0b      	lsrs	r3, r1, #16
 800b1b0:	fb02 3306 	mla	r3, r2, r6, r3
 800b1b4:	b289      	uxth	r1, r1
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b1bc:	4285      	cmp	r5, r0
 800b1be:	f84c 1b04 	str.w	r1, [ip], #4
 800b1c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b1c6:	dcec      	bgt.n	800b1a2 <__multadd+0x12>
 800b1c8:	b30e      	cbz	r6, 800b20e <__multadd+0x7e>
 800b1ca:	68a3      	ldr	r3, [r4, #8]
 800b1cc:	42ab      	cmp	r3, r5
 800b1ce:	dc19      	bgt.n	800b204 <__multadd+0x74>
 800b1d0:	6861      	ldr	r1, [r4, #4]
 800b1d2:	4638      	mov	r0, r7
 800b1d4:	3101      	adds	r1, #1
 800b1d6:	f7ff ff79 	bl	800b0cc <_Balloc>
 800b1da:	4680      	mov	r8, r0
 800b1dc:	b928      	cbnz	r0, 800b1ea <__multadd+0x5a>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	4b0c      	ldr	r3, [pc, #48]	; (800b214 <__multadd+0x84>)
 800b1e2:	480d      	ldr	r0, [pc, #52]	; (800b218 <__multadd+0x88>)
 800b1e4:	21b5      	movs	r1, #181	; 0xb5
 800b1e6:	f000 fa85 	bl	800b6f4 <__assert_func>
 800b1ea:	6922      	ldr	r2, [r4, #16]
 800b1ec:	3202      	adds	r2, #2
 800b1ee:	f104 010c 	add.w	r1, r4, #12
 800b1f2:	0092      	lsls	r2, r2, #2
 800b1f4:	300c      	adds	r0, #12
 800b1f6:	f003 f842 	bl	800e27e <memcpy>
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	4638      	mov	r0, r7
 800b1fe:	f7ff ffa5 	bl	800b14c <_Bfree>
 800b202:	4644      	mov	r4, r8
 800b204:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b208:	3501      	adds	r5, #1
 800b20a:	615e      	str	r6, [r3, #20]
 800b20c:	6125      	str	r5, [r4, #16]
 800b20e:	4620      	mov	r0, r4
 800b210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b214:	080104f7 	.word	0x080104f7
 800b218:	08010508 	.word	0x08010508

0800b21c <__i2b>:
 800b21c:	b510      	push	{r4, lr}
 800b21e:	460c      	mov	r4, r1
 800b220:	2101      	movs	r1, #1
 800b222:	f7ff ff53 	bl	800b0cc <_Balloc>
 800b226:	4602      	mov	r2, r0
 800b228:	b928      	cbnz	r0, 800b236 <__i2b+0x1a>
 800b22a:	4b05      	ldr	r3, [pc, #20]	; (800b240 <__i2b+0x24>)
 800b22c:	4805      	ldr	r0, [pc, #20]	; (800b244 <__i2b+0x28>)
 800b22e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b232:	f000 fa5f 	bl	800b6f4 <__assert_func>
 800b236:	2301      	movs	r3, #1
 800b238:	6144      	str	r4, [r0, #20]
 800b23a:	6103      	str	r3, [r0, #16]
 800b23c:	bd10      	pop	{r4, pc}
 800b23e:	bf00      	nop
 800b240:	080104f7 	.word	0x080104f7
 800b244:	08010508 	.word	0x08010508

0800b248 <__multiply>:
 800b248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24c:	4691      	mov	r9, r2
 800b24e:	690a      	ldr	r2, [r1, #16]
 800b250:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b254:	429a      	cmp	r2, r3
 800b256:	bfb8      	it	lt
 800b258:	460b      	movlt	r3, r1
 800b25a:	460c      	mov	r4, r1
 800b25c:	bfbc      	itt	lt
 800b25e:	464c      	movlt	r4, r9
 800b260:	4699      	movlt	r9, r3
 800b262:	6927      	ldr	r7, [r4, #16]
 800b264:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b268:	68a3      	ldr	r3, [r4, #8]
 800b26a:	6861      	ldr	r1, [r4, #4]
 800b26c:	eb07 060a 	add.w	r6, r7, sl
 800b270:	42b3      	cmp	r3, r6
 800b272:	b085      	sub	sp, #20
 800b274:	bfb8      	it	lt
 800b276:	3101      	addlt	r1, #1
 800b278:	f7ff ff28 	bl	800b0cc <_Balloc>
 800b27c:	b930      	cbnz	r0, 800b28c <__multiply+0x44>
 800b27e:	4602      	mov	r2, r0
 800b280:	4b43      	ldr	r3, [pc, #268]	; (800b390 <__multiply+0x148>)
 800b282:	4844      	ldr	r0, [pc, #272]	; (800b394 <__multiply+0x14c>)
 800b284:	f240 115d 	movw	r1, #349	; 0x15d
 800b288:	f000 fa34 	bl	800b6f4 <__assert_func>
 800b28c:	f100 0514 	add.w	r5, r0, #20
 800b290:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b294:	462b      	mov	r3, r5
 800b296:	2200      	movs	r2, #0
 800b298:	4543      	cmp	r3, r8
 800b29a:	d321      	bcc.n	800b2e0 <__multiply+0x98>
 800b29c:	f104 0314 	add.w	r3, r4, #20
 800b2a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b2a4:	f109 0314 	add.w	r3, r9, #20
 800b2a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b2ac:	9202      	str	r2, [sp, #8]
 800b2ae:	1b3a      	subs	r2, r7, r4
 800b2b0:	3a15      	subs	r2, #21
 800b2b2:	f022 0203 	bic.w	r2, r2, #3
 800b2b6:	3204      	adds	r2, #4
 800b2b8:	f104 0115 	add.w	r1, r4, #21
 800b2bc:	428f      	cmp	r7, r1
 800b2be:	bf38      	it	cc
 800b2c0:	2204      	movcc	r2, #4
 800b2c2:	9201      	str	r2, [sp, #4]
 800b2c4:	9a02      	ldr	r2, [sp, #8]
 800b2c6:	9303      	str	r3, [sp, #12]
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d80c      	bhi.n	800b2e6 <__multiply+0x9e>
 800b2cc:	2e00      	cmp	r6, #0
 800b2ce:	dd03      	ble.n	800b2d8 <__multiply+0x90>
 800b2d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d059      	beq.n	800b38c <__multiply+0x144>
 800b2d8:	6106      	str	r6, [r0, #16]
 800b2da:	b005      	add	sp, #20
 800b2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2e0:	f843 2b04 	str.w	r2, [r3], #4
 800b2e4:	e7d8      	b.n	800b298 <__multiply+0x50>
 800b2e6:	f8b3 a000 	ldrh.w	sl, [r3]
 800b2ea:	f1ba 0f00 	cmp.w	sl, #0
 800b2ee:	d023      	beq.n	800b338 <__multiply+0xf0>
 800b2f0:	f104 0e14 	add.w	lr, r4, #20
 800b2f4:	46a9      	mov	r9, r5
 800b2f6:	f04f 0c00 	mov.w	ip, #0
 800b2fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b2fe:	f8d9 1000 	ldr.w	r1, [r9]
 800b302:	fa1f fb82 	uxth.w	fp, r2
 800b306:	b289      	uxth	r1, r1
 800b308:	fb0a 110b 	mla	r1, sl, fp, r1
 800b30c:	4461      	add	r1, ip
 800b30e:	f8d9 c000 	ldr.w	ip, [r9]
 800b312:	0c12      	lsrs	r2, r2, #16
 800b314:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b318:	fb0a c202 	mla	r2, sl, r2, ip
 800b31c:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b320:	b289      	uxth	r1, r1
 800b322:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b326:	4577      	cmp	r7, lr
 800b328:	f849 1b04 	str.w	r1, [r9], #4
 800b32c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b330:	d8e3      	bhi.n	800b2fa <__multiply+0xb2>
 800b332:	9a01      	ldr	r2, [sp, #4]
 800b334:	f845 c002 	str.w	ip, [r5, r2]
 800b338:	9a03      	ldr	r2, [sp, #12]
 800b33a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b33e:	3304      	adds	r3, #4
 800b340:	f1b9 0f00 	cmp.w	r9, #0
 800b344:	d020      	beq.n	800b388 <__multiply+0x140>
 800b346:	6829      	ldr	r1, [r5, #0]
 800b348:	f104 0c14 	add.w	ip, r4, #20
 800b34c:	46ae      	mov	lr, r5
 800b34e:	f04f 0a00 	mov.w	sl, #0
 800b352:	f8bc b000 	ldrh.w	fp, [ip]
 800b356:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b35a:	fb09 220b 	mla	r2, r9, fp, r2
 800b35e:	4492      	add	sl, r2
 800b360:	b289      	uxth	r1, r1
 800b362:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b366:	f84e 1b04 	str.w	r1, [lr], #4
 800b36a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b36e:	f8be 1000 	ldrh.w	r1, [lr]
 800b372:	0c12      	lsrs	r2, r2, #16
 800b374:	fb09 1102 	mla	r1, r9, r2, r1
 800b378:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b37c:	4567      	cmp	r7, ip
 800b37e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b382:	d8e6      	bhi.n	800b352 <__multiply+0x10a>
 800b384:	9a01      	ldr	r2, [sp, #4]
 800b386:	50a9      	str	r1, [r5, r2]
 800b388:	3504      	adds	r5, #4
 800b38a:	e79b      	b.n	800b2c4 <__multiply+0x7c>
 800b38c:	3e01      	subs	r6, #1
 800b38e:	e79d      	b.n	800b2cc <__multiply+0x84>
 800b390:	080104f7 	.word	0x080104f7
 800b394:	08010508 	.word	0x08010508

0800b398 <__pow5mult>:
 800b398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b39c:	4615      	mov	r5, r2
 800b39e:	f012 0203 	ands.w	r2, r2, #3
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	460f      	mov	r7, r1
 800b3a6:	d007      	beq.n	800b3b8 <__pow5mult+0x20>
 800b3a8:	4c25      	ldr	r4, [pc, #148]	; (800b440 <__pow5mult+0xa8>)
 800b3aa:	3a01      	subs	r2, #1
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3b2:	f7ff feed 	bl	800b190 <__multadd>
 800b3b6:	4607      	mov	r7, r0
 800b3b8:	10ad      	asrs	r5, r5, #2
 800b3ba:	d03d      	beq.n	800b438 <__pow5mult+0xa0>
 800b3bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b3be:	b97c      	cbnz	r4, 800b3e0 <__pow5mult+0x48>
 800b3c0:	2010      	movs	r0, #16
 800b3c2:	f7ff fa67 	bl	800a894 <malloc>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	6270      	str	r0, [r6, #36]	; 0x24
 800b3ca:	b928      	cbnz	r0, 800b3d8 <__pow5mult+0x40>
 800b3cc:	4b1d      	ldr	r3, [pc, #116]	; (800b444 <__pow5mult+0xac>)
 800b3ce:	481e      	ldr	r0, [pc, #120]	; (800b448 <__pow5mult+0xb0>)
 800b3d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b3d4:	f000 f98e 	bl	800b6f4 <__assert_func>
 800b3d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b3dc:	6004      	str	r4, [r0, #0]
 800b3de:	60c4      	str	r4, [r0, #12]
 800b3e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b3e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b3e8:	b94c      	cbnz	r4, 800b3fe <__pow5mult+0x66>
 800b3ea:	f240 2171 	movw	r1, #625	; 0x271
 800b3ee:	4630      	mov	r0, r6
 800b3f0:	f7ff ff14 	bl	800b21c <__i2b>
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3fa:	4604      	mov	r4, r0
 800b3fc:	6003      	str	r3, [r0, #0]
 800b3fe:	f04f 0900 	mov.w	r9, #0
 800b402:	07eb      	lsls	r3, r5, #31
 800b404:	d50a      	bpl.n	800b41c <__pow5mult+0x84>
 800b406:	4639      	mov	r1, r7
 800b408:	4622      	mov	r2, r4
 800b40a:	4630      	mov	r0, r6
 800b40c:	f7ff ff1c 	bl	800b248 <__multiply>
 800b410:	4639      	mov	r1, r7
 800b412:	4680      	mov	r8, r0
 800b414:	4630      	mov	r0, r6
 800b416:	f7ff fe99 	bl	800b14c <_Bfree>
 800b41a:	4647      	mov	r7, r8
 800b41c:	106d      	asrs	r5, r5, #1
 800b41e:	d00b      	beq.n	800b438 <__pow5mult+0xa0>
 800b420:	6820      	ldr	r0, [r4, #0]
 800b422:	b938      	cbnz	r0, 800b434 <__pow5mult+0x9c>
 800b424:	4622      	mov	r2, r4
 800b426:	4621      	mov	r1, r4
 800b428:	4630      	mov	r0, r6
 800b42a:	f7ff ff0d 	bl	800b248 <__multiply>
 800b42e:	6020      	str	r0, [r4, #0]
 800b430:	f8c0 9000 	str.w	r9, [r0]
 800b434:	4604      	mov	r4, r0
 800b436:	e7e4      	b.n	800b402 <__pow5mult+0x6a>
 800b438:	4638      	mov	r0, r7
 800b43a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b43e:	bf00      	nop
 800b440:	080102d8 	.word	0x080102d8
 800b444:	08010486 	.word	0x08010486
 800b448:	08010508 	.word	0x08010508

0800b44c <__lshift>:
 800b44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b450:	460c      	mov	r4, r1
 800b452:	6849      	ldr	r1, [r1, #4]
 800b454:	6923      	ldr	r3, [r4, #16]
 800b456:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b45a:	68a3      	ldr	r3, [r4, #8]
 800b45c:	4607      	mov	r7, r0
 800b45e:	4691      	mov	r9, r2
 800b460:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b464:	f108 0601 	add.w	r6, r8, #1
 800b468:	42b3      	cmp	r3, r6
 800b46a:	db0b      	blt.n	800b484 <__lshift+0x38>
 800b46c:	4638      	mov	r0, r7
 800b46e:	f7ff fe2d 	bl	800b0cc <_Balloc>
 800b472:	4605      	mov	r5, r0
 800b474:	b948      	cbnz	r0, 800b48a <__lshift+0x3e>
 800b476:	4602      	mov	r2, r0
 800b478:	4b2a      	ldr	r3, [pc, #168]	; (800b524 <__lshift+0xd8>)
 800b47a:	482b      	ldr	r0, [pc, #172]	; (800b528 <__lshift+0xdc>)
 800b47c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b480:	f000 f938 	bl	800b6f4 <__assert_func>
 800b484:	3101      	adds	r1, #1
 800b486:	005b      	lsls	r3, r3, #1
 800b488:	e7ee      	b.n	800b468 <__lshift+0x1c>
 800b48a:	2300      	movs	r3, #0
 800b48c:	f100 0114 	add.w	r1, r0, #20
 800b490:	f100 0210 	add.w	r2, r0, #16
 800b494:	4618      	mov	r0, r3
 800b496:	4553      	cmp	r3, sl
 800b498:	db37      	blt.n	800b50a <__lshift+0xbe>
 800b49a:	6920      	ldr	r0, [r4, #16]
 800b49c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4a0:	f104 0314 	add.w	r3, r4, #20
 800b4a4:	f019 091f 	ands.w	r9, r9, #31
 800b4a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b4b0:	d02f      	beq.n	800b512 <__lshift+0xc6>
 800b4b2:	f1c9 0e20 	rsb	lr, r9, #32
 800b4b6:	468a      	mov	sl, r1
 800b4b8:	f04f 0c00 	mov.w	ip, #0
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	fa02 f209 	lsl.w	r2, r2, r9
 800b4c2:	ea42 020c 	orr.w	r2, r2, ip
 800b4c6:	f84a 2b04 	str.w	r2, [sl], #4
 800b4ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4ce:	4298      	cmp	r0, r3
 800b4d0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b4d4:	d8f2      	bhi.n	800b4bc <__lshift+0x70>
 800b4d6:	1b03      	subs	r3, r0, r4
 800b4d8:	3b15      	subs	r3, #21
 800b4da:	f023 0303 	bic.w	r3, r3, #3
 800b4de:	3304      	adds	r3, #4
 800b4e0:	f104 0215 	add.w	r2, r4, #21
 800b4e4:	4290      	cmp	r0, r2
 800b4e6:	bf38      	it	cc
 800b4e8:	2304      	movcc	r3, #4
 800b4ea:	f841 c003 	str.w	ip, [r1, r3]
 800b4ee:	f1bc 0f00 	cmp.w	ip, #0
 800b4f2:	d001      	beq.n	800b4f8 <__lshift+0xac>
 800b4f4:	f108 0602 	add.w	r6, r8, #2
 800b4f8:	3e01      	subs	r6, #1
 800b4fa:	4638      	mov	r0, r7
 800b4fc:	612e      	str	r6, [r5, #16]
 800b4fe:	4621      	mov	r1, r4
 800b500:	f7ff fe24 	bl	800b14c <_Bfree>
 800b504:	4628      	mov	r0, r5
 800b506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b50a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b50e:	3301      	adds	r3, #1
 800b510:	e7c1      	b.n	800b496 <__lshift+0x4a>
 800b512:	3904      	subs	r1, #4
 800b514:	f853 2b04 	ldr.w	r2, [r3], #4
 800b518:	f841 2f04 	str.w	r2, [r1, #4]!
 800b51c:	4298      	cmp	r0, r3
 800b51e:	d8f9      	bhi.n	800b514 <__lshift+0xc8>
 800b520:	e7ea      	b.n	800b4f8 <__lshift+0xac>
 800b522:	bf00      	nop
 800b524:	080104f7 	.word	0x080104f7
 800b528:	08010508 	.word	0x08010508

0800b52c <__mdiff>:
 800b52c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b530:	460d      	mov	r5, r1
 800b532:	4607      	mov	r7, r0
 800b534:	4611      	mov	r1, r2
 800b536:	4628      	mov	r0, r5
 800b538:	4614      	mov	r4, r2
 800b53a:	f003 f8b4 	bl	800e6a6 <__mcmp>
 800b53e:	1e06      	subs	r6, r0, #0
 800b540:	d111      	bne.n	800b566 <__mdiff+0x3a>
 800b542:	4631      	mov	r1, r6
 800b544:	4638      	mov	r0, r7
 800b546:	f7ff fdc1 	bl	800b0cc <_Balloc>
 800b54a:	4602      	mov	r2, r0
 800b54c:	b928      	cbnz	r0, 800b55a <__mdiff+0x2e>
 800b54e:	4b39      	ldr	r3, [pc, #228]	; (800b634 <__mdiff+0x108>)
 800b550:	f240 2132 	movw	r1, #562	; 0x232
 800b554:	4838      	ldr	r0, [pc, #224]	; (800b638 <__mdiff+0x10c>)
 800b556:	f000 f8cd 	bl	800b6f4 <__assert_func>
 800b55a:	2301      	movs	r3, #1
 800b55c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b560:	4610      	mov	r0, r2
 800b562:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b566:	bfa4      	itt	ge
 800b568:	4623      	movge	r3, r4
 800b56a:	462c      	movge	r4, r5
 800b56c:	4638      	mov	r0, r7
 800b56e:	6861      	ldr	r1, [r4, #4]
 800b570:	bfa6      	itte	ge
 800b572:	461d      	movge	r5, r3
 800b574:	2600      	movge	r6, #0
 800b576:	2601      	movlt	r6, #1
 800b578:	f7ff fda8 	bl	800b0cc <_Balloc>
 800b57c:	4602      	mov	r2, r0
 800b57e:	b918      	cbnz	r0, 800b588 <__mdiff+0x5c>
 800b580:	4b2c      	ldr	r3, [pc, #176]	; (800b634 <__mdiff+0x108>)
 800b582:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b586:	e7e5      	b.n	800b554 <__mdiff+0x28>
 800b588:	6927      	ldr	r7, [r4, #16]
 800b58a:	60c6      	str	r6, [r0, #12]
 800b58c:	692e      	ldr	r6, [r5, #16]
 800b58e:	f104 0014 	add.w	r0, r4, #20
 800b592:	f105 0914 	add.w	r9, r5, #20
 800b596:	f102 0e14 	add.w	lr, r2, #20
 800b59a:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800b59e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b5a2:	3410      	adds	r4, #16
 800b5a4:	46f2      	mov	sl, lr
 800b5a6:	2100      	movs	r1, #0
 800b5a8:	f859 3b04 	ldr.w	r3, [r9], #4
 800b5ac:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800b5b0:	fa1f f883 	uxth.w	r8, r3
 800b5b4:	fa11 f18b 	uxtah	r1, r1, fp
 800b5b8:	0c1b      	lsrs	r3, r3, #16
 800b5ba:	eba1 0808 	sub.w	r8, r1, r8
 800b5be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5c6:	fa1f f888 	uxth.w	r8, r8
 800b5ca:	1419      	asrs	r1, r3, #16
 800b5cc:	454e      	cmp	r6, r9
 800b5ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b5d2:	f84a 3b04 	str.w	r3, [sl], #4
 800b5d6:	d8e7      	bhi.n	800b5a8 <__mdiff+0x7c>
 800b5d8:	1b73      	subs	r3, r6, r5
 800b5da:	3b15      	subs	r3, #21
 800b5dc:	f023 0303 	bic.w	r3, r3, #3
 800b5e0:	3304      	adds	r3, #4
 800b5e2:	3515      	adds	r5, #21
 800b5e4:	42ae      	cmp	r6, r5
 800b5e6:	bf38      	it	cc
 800b5e8:	2304      	movcc	r3, #4
 800b5ea:	4418      	add	r0, r3
 800b5ec:	4473      	add	r3, lr
 800b5ee:	469e      	mov	lr, r3
 800b5f0:	4606      	mov	r6, r0
 800b5f2:	4566      	cmp	r6, ip
 800b5f4:	d30e      	bcc.n	800b614 <__mdiff+0xe8>
 800b5f6:	f10c 0103 	add.w	r1, ip, #3
 800b5fa:	1a09      	subs	r1, r1, r0
 800b5fc:	f021 0103 	bic.w	r1, r1, #3
 800b600:	3803      	subs	r0, #3
 800b602:	4584      	cmp	ip, r0
 800b604:	bf38      	it	cc
 800b606:	2100      	movcc	r1, #0
 800b608:	4419      	add	r1, r3
 800b60a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b60e:	b17b      	cbz	r3, 800b630 <__mdiff+0x104>
 800b610:	6117      	str	r7, [r2, #16]
 800b612:	e7a5      	b.n	800b560 <__mdiff+0x34>
 800b614:	f856 8b04 	ldr.w	r8, [r6], #4
 800b618:	fa11 f488 	uxtah	r4, r1, r8
 800b61c:	1425      	asrs	r5, r4, #16
 800b61e:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 800b622:	b2a4      	uxth	r4, r4
 800b624:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800b628:	f84e 4b04 	str.w	r4, [lr], #4
 800b62c:	1429      	asrs	r1, r5, #16
 800b62e:	e7e0      	b.n	800b5f2 <__mdiff+0xc6>
 800b630:	3f01      	subs	r7, #1
 800b632:	e7ea      	b.n	800b60a <__mdiff+0xde>
 800b634:	080104f7 	.word	0x080104f7
 800b638:	08010508 	.word	0x08010508

0800b63c <__d2b>:
 800b63c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b640:	2101      	movs	r1, #1
 800b642:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800b646:	4690      	mov	r8, r2
 800b648:	461d      	mov	r5, r3
 800b64a:	f7ff fd3f 	bl	800b0cc <_Balloc>
 800b64e:	4604      	mov	r4, r0
 800b650:	b930      	cbnz	r0, 800b660 <__d2b+0x24>
 800b652:	4602      	mov	r2, r0
 800b654:	4b25      	ldr	r3, [pc, #148]	; (800b6ec <__d2b+0xb0>)
 800b656:	4826      	ldr	r0, [pc, #152]	; (800b6f0 <__d2b+0xb4>)
 800b658:	f240 310a 	movw	r1, #778	; 0x30a
 800b65c:	f000 f84a 	bl	800b6f4 <__assert_func>
 800b660:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b664:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800b668:	bb2d      	cbnz	r5, 800b6b6 <__d2b+0x7a>
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	f1b8 0300 	subs.w	r3, r8, #0
 800b670:	d026      	beq.n	800b6c0 <__d2b+0x84>
 800b672:	4668      	mov	r0, sp
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	f002 ffe9 	bl	800e64c <__lo0bits>
 800b67a:	9900      	ldr	r1, [sp, #0]
 800b67c:	b1f0      	cbz	r0, 800b6bc <__d2b+0x80>
 800b67e:	9a01      	ldr	r2, [sp, #4]
 800b680:	f1c0 0320 	rsb	r3, r0, #32
 800b684:	fa02 f303 	lsl.w	r3, r2, r3
 800b688:	430b      	orrs	r3, r1
 800b68a:	40c2      	lsrs	r2, r0
 800b68c:	6163      	str	r3, [r4, #20]
 800b68e:	9201      	str	r2, [sp, #4]
 800b690:	9b01      	ldr	r3, [sp, #4]
 800b692:	61a3      	str	r3, [r4, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	bf14      	ite	ne
 800b698:	2102      	movne	r1, #2
 800b69a:	2101      	moveq	r1, #1
 800b69c:	6121      	str	r1, [r4, #16]
 800b69e:	b1c5      	cbz	r5, 800b6d2 <__d2b+0x96>
 800b6a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b6a4:	4405      	add	r5, r0
 800b6a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b6aa:	603d      	str	r5, [r7, #0]
 800b6ac:	6030      	str	r0, [r6, #0]
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	b002      	add	sp, #8
 800b6b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6ba:	e7d6      	b.n	800b66a <__d2b+0x2e>
 800b6bc:	6161      	str	r1, [r4, #20]
 800b6be:	e7e7      	b.n	800b690 <__d2b+0x54>
 800b6c0:	a801      	add	r0, sp, #4
 800b6c2:	f002 ffc3 	bl	800e64c <__lo0bits>
 800b6c6:	9b01      	ldr	r3, [sp, #4]
 800b6c8:	6163      	str	r3, [r4, #20]
 800b6ca:	2101      	movs	r1, #1
 800b6cc:	6121      	str	r1, [r4, #16]
 800b6ce:	3020      	adds	r0, #32
 800b6d0:	e7e5      	b.n	800b69e <__d2b+0x62>
 800b6d2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b6d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6da:	6038      	str	r0, [r7, #0]
 800b6dc:	6918      	ldr	r0, [r3, #16]
 800b6de:	f002 ff95 	bl	800e60c <__hi0bits>
 800b6e2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b6e6:	6031      	str	r1, [r6, #0]
 800b6e8:	e7e1      	b.n	800b6ae <__d2b+0x72>
 800b6ea:	bf00      	nop
 800b6ec:	080104f7 	.word	0x080104f7
 800b6f0:	08010508 	.word	0x08010508

0800b6f4 <__assert_func>:
 800b6f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6f6:	4614      	mov	r4, r2
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4b09      	ldr	r3, [pc, #36]	; (800b720 <__assert_func+0x2c>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	4605      	mov	r5, r0
 800b700:	68d8      	ldr	r0, [r3, #12]
 800b702:	b14c      	cbz	r4, 800b718 <__assert_func+0x24>
 800b704:	4b07      	ldr	r3, [pc, #28]	; (800b724 <__assert_func+0x30>)
 800b706:	9100      	str	r1, [sp, #0]
 800b708:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b70c:	4906      	ldr	r1, [pc, #24]	; (800b728 <__assert_func+0x34>)
 800b70e:	462b      	mov	r3, r5
 800b710:	f000 f80e 	bl	800b730 <fiprintf>
 800b714:	f003 f836 	bl	800e784 <abort>
 800b718:	4b04      	ldr	r3, [pc, #16]	; (800b72c <__assert_func+0x38>)
 800b71a:	461c      	mov	r4, r3
 800b71c:	e7f3      	b.n	800b706 <__assert_func+0x12>
 800b71e:	bf00      	nop
 800b720:	200000d4 	.word	0x200000d4
 800b724:	08010563 	.word	0x08010563
 800b728:	08010570 	.word	0x08010570
 800b72c:	0801059e 	.word	0x0801059e

0800b730 <fiprintf>:
 800b730:	b40e      	push	{r1, r2, r3}
 800b732:	b503      	push	{r0, r1, lr}
 800b734:	4601      	mov	r1, r0
 800b736:	ab03      	add	r3, sp, #12
 800b738:	4805      	ldr	r0, [pc, #20]	; (800b750 <fiprintf+0x20>)
 800b73a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b73e:	6800      	ldr	r0, [r0, #0]
 800b740:	9301      	str	r3, [sp, #4]
 800b742:	f000 f807 	bl	800b754 <_vfiprintf_r>
 800b746:	b002      	add	sp, #8
 800b748:	f85d eb04 	ldr.w	lr, [sp], #4
 800b74c:	b003      	add	sp, #12
 800b74e:	4770      	bx	lr
 800b750:	200000d4 	.word	0x200000d4

0800b754 <_vfiprintf_r>:
 800b754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b758:	460d      	mov	r5, r1
 800b75a:	b09d      	sub	sp, #116	; 0x74
 800b75c:	4614      	mov	r4, r2
 800b75e:	4698      	mov	r8, r3
 800b760:	4606      	mov	r6, r0
 800b762:	b118      	cbz	r0, 800b76c <_vfiprintf_r+0x18>
 800b764:	6983      	ldr	r3, [r0, #24]
 800b766:	b90b      	cbnz	r3, 800b76c <_vfiprintf_r+0x18>
 800b768:	f000 fae4 	bl	800bd34 <__sinit>
 800b76c:	4b89      	ldr	r3, [pc, #548]	; (800b994 <_vfiprintf_r+0x240>)
 800b76e:	429d      	cmp	r5, r3
 800b770:	d11b      	bne.n	800b7aa <_vfiprintf_r+0x56>
 800b772:	6875      	ldr	r5, [r6, #4]
 800b774:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b776:	07d9      	lsls	r1, r3, #31
 800b778:	d405      	bmi.n	800b786 <_vfiprintf_r+0x32>
 800b77a:	89ab      	ldrh	r3, [r5, #12]
 800b77c:	059a      	lsls	r2, r3, #22
 800b77e:	d402      	bmi.n	800b786 <_vfiprintf_r+0x32>
 800b780:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b782:	f001 f9cc 	bl	800cb1e <__retarget_lock_acquire_recursive>
 800b786:	89ab      	ldrh	r3, [r5, #12]
 800b788:	071b      	lsls	r3, r3, #28
 800b78a:	d501      	bpl.n	800b790 <_vfiprintf_r+0x3c>
 800b78c:	692b      	ldr	r3, [r5, #16]
 800b78e:	b9eb      	cbnz	r3, 800b7cc <_vfiprintf_r+0x78>
 800b790:	4629      	mov	r1, r5
 800b792:	4630      	mov	r0, r6
 800b794:	f000 f960 	bl	800ba58 <__swsetup_r>
 800b798:	b1c0      	cbz	r0, 800b7cc <_vfiprintf_r+0x78>
 800b79a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b79c:	07dc      	lsls	r4, r3, #31
 800b79e:	d50e      	bpl.n	800b7be <_vfiprintf_r+0x6a>
 800b7a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7a4:	b01d      	add	sp, #116	; 0x74
 800b7a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7aa:	4b7b      	ldr	r3, [pc, #492]	; (800b998 <_vfiprintf_r+0x244>)
 800b7ac:	429d      	cmp	r5, r3
 800b7ae:	d101      	bne.n	800b7b4 <_vfiprintf_r+0x60>
 800b7b0:	68b5      	ldr	r5, [r6, #8]
 800b7b2:	e7df      	b.n	800b774 <_vfiprintf_r+0x20>
 800b7b4:	4b79      	ldr	r3, [pc, #484]	; (800b99c <_vfiprintf_r+0x248>)
 800b7b6:	429d      	cmp	r5, r3
 800b7b8:	bf08      	it	eq
 800b7ba:	68f5      	ldreq	r5, [r6, #12]
 800b7bc:	e7da      	b.n	800b774 <_vfiprintf_r+0x20>
 800b7be:	89ab      	ldrh	r3, [r5, #12]
 800b7c0:	0598      	lsls	r0, r3, #22
 800b7c2:	d4ed      	bmi.n	800b7a0 <_vfiprintf_r+0x4c>
 800b7c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7c6:	f001 f9b2 	bl	800cb2e <__retarget_lock_release_recursive>
 800b7ca:	e7e9      	b.n	800b7a0 <_vfiprintf_r+0x4c>
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	9309      	str	r3, [sp, #36]	; 0x24
 800b7d0:	2320      	movs	r3, #32
 800b7d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b7d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7da:	2330      	movs	r3, #48	; 0x30
 800b7dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b9a0 <_vfiprintf_r+0x24c>
 800b7e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7e4:	f04f 0901 	mov.w	r9, #1
 800b7e8:	4623      	mov	r3, r4
 800b7ea:	469a      	mov	sl, r3
 800b7ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7f0:	b10a      	cbz	r2, 800b7f6 <_vfiprintf_r+0xa2>
 800b7f2:	2a25      	cmp	r2, #37	; 0x25
 800b7f4:	d1f9      	bne.n	800b7ea <_vfiprintf_r+0x96>
 800b7f6:	ebba 0b04 	subs.w	fp, sl, r4
 800b7fa:	d00b      	beq.n	800b814 <_vfiprintf_r+0xc0>
 800b7fc:	465b      	mov	r3, fp
 800b7fe:	4622      	mov	r2, r4
 800b800:	4629      	mov	r1, r5
 800b802:	4630      	mov	r0, r6
 800b804:	f002 ff9f 	bl	800e746 <__sfputs_r>
 800b808:	3001      	adds	r0, #1
 800b80a:	f000 80aa 	beq.w	800b962 <_vfiprintf_r+0x20e>
 800b80e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b810:	445a      	add	r2, fp
 800b812:	9209      	str	r2, [sp, #36]	; 0x24
 800b814:	f89a 3000 	ldrb.w	r3, [sl]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f000 80a2 	beq.w	800b962 <_vfiprintf_r+0x20e>
 800b81e:	2300      	movs	r3, #0
 800b820:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b824:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b828:	f10a 0a01 	add.w	sl, sl, #1
 800b82c:	9304      	str	r3, [sp, #16]
 800b82e:	9307      	str	r3, [sp, #28]
 800b830:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b834:	931a      	str	r3, [sp, #104]	; 0x68
 800b836:	4654      	mov	r4, sl
 800b838:	2205      	movs	r2, #5
 800b83a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b83e:	4858      	ldr	r0, [pc, #352]	; (800b9a0 <_vfiprintf_r+0x24c>)
 800b840:	f7f4 fcae 	bl	80001a0 <memchr>
 800b844:	9a04      	ldr	r2, [sp, #16]
 800b846:	b9d8      	cbnz	r0, 800b880 <_vfiprintf_r+0x12c>
 800b848:	06d1      	lsls	r1, r2, #27
 800b84a:	bf44      	itt	mi
 800b84c:	2320      	movmi	r3, #32
 800b84e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b852:	0713      	lsls	r3, r2, #28
 800b854:	bf44      	itt	mi
 800b856:	232b      	movmi	r3, #43	; 0x2b
 800b858:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b85c:	f89a 3000 	ldrb.w	r3, [sl]
 800b860:	2b2a      	cmp	r3, #42	; 0x2a
 800b862:	d015      	beq.n	800b890 <_vfiprintf_r+0x13c>
 800b864:	9a07      	ldr	r2, [sp, #28]
 800b866:	4654      	mov	r4, sl
 800b868:	2000      	movs	r0, #0
 800b86a:	f04f 0c0a 	mov.w	ip, #10
 800b86e:	4621      	mov	r1, r4
 800b870:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b874:	3b30      	subs	r3, #48	; 0x30
 800b876:	2b09      	cmp	r3, #9
 800b878:	d94e      	bls.n	800b918 <_vfiprintf_r+0x1c4>
 800b87a:	b1b0      	cbz	r0, 800b8aa <_vfiprintf_r+0x156>
 800b87c:	9207      	str	r2, [sp, #28]
 800b87e:	e014      	b.n	800b8aa <_vfiprintf_r+0x156>
 800b880:	eba0 0308 	sub.w	r3, r0, r8
 800b884:	fa09 f303 	lsl.w	r3, r9, r3
 800b888:	4313      	orrs	r3, r2
 800b88a:	9304      	str	r3, [sp, #16]
 800b88c:	46a2      	mov	sl, r4
 800b88e:	e7d2      	b.n	800b836 <_vfiprintf_r+0xe2>
 800b890:	9b03      	ldr	r3, [sp, #12]
 800b892:	1d19      	adds	r1, r3, #4
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	9103      	str	r1, [sp, #12]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	bfbb      	ittet	lt
 800b89c:	425b      	neglt	r3, r3
 800b89e:	f042 0202 	orrlt.w	r2, r2, #2
 800b8a2:	9307      	strge	r3, [sp, #28]
 800b8a4:	9307      	strlt	r3, [sp, #28]
 800b8a6:	bfb8      	it	lt
 800b8a8:	9204      	strlt	r2, [sp, #16]
 800b8aa:	7823      	ldrb	r3, [r4, #0]
 800b8ac:	2b2e      	cmp	r3, #46	; 0x2e
 800b8ae:	d10c      	bne.n	800b8ca <_vfiprintf_r+0x176>
 800b8b0:	7863      	ldrb	r3, [r4, #1]
 800b8b2:	2b2a      	cmp	r3, #42	; 0x2a
 800b8b4:	d135      	bne.n	800b922 <_vfiprintf_r+0x1ce>
 800b8b6:	9b03      	ldr	r3, [sp, #12]
 800b8b8:	1d1a      	adds	r2, r3, #4
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	9203      	str	r2, [sp, #12]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	bfb8      	it	lt
 800b8c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b8c6:	3402      	adds	r4, #2
 800b8c8:	9305      	str	r3, [sp, #20]
 800b8ca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800b9a4 <_vfiprintf_r+0x250>
 800b8ce:	7821      	ldrb	r1, [r4, #0]
 800b8d0:	2203      	movs	r2, #3
 800b8d2:	4650      	mov	r0, sl
 800b8d4:	f7f4 fc64 	bl	80001a0 <memchr>
 800b8d8:	b140      	cbz	r0, 800b8ec <_vfiprintf_r+0x198>
 800b8da:	2340      	movs	r3, #64	; 0x40
 800b8dc:	eba0 000a 	sub.w	r0, r0, sl
 800b8e0:	fa03 f000 	lsl.w	r0, r3, r0
 800b8e4:	9b04      	ldr	r3, [sp, #16]
 800b8e6:	4303      	orrs	r3, r0
 800b8e8:	3401      	adds	r4, #1
 800b8ea:	9304      	str	r3, [sp, #16]
 800b8ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8f0:	482d      	ldr	r0, [pc, #180]	; (800b9a8 <_vfiprintf_r+0x254>)
 800b8f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8f6:	2206      	movs	r2, #6
 800b8f8:	f7f4 fc52 	bl	80001a0 <memchr>
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	d03f      	beq.n	800b980 <_vfiprintf_r+0x22c>
 800b900:	4b2a      	ldr	r3, [pc, #168]	; (800b9ac <_vfiprintf_r+0x258>)
 800b902:	bb1b      	cbnz	r3, 800b94c <_vfiprintf_r+0x1f8>
 800b904:	9b03      	ldr	r3, [sp, #12]
 800b906:	3307      	adds	r3, #7
 800b908:	f023 0307 	bic.w	r3, r3, #7
 800b90c:	3308      	adds	r3, #8
 800b90e:	9303      	str	r3, [sp, #12]
 800b910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b912:	443b      	add	r3, r7
 800b914:	9309      	str	r3, [sp, #36]	; 0x24
 800b916:	e767      	b.n	800b7e8 <_vfiprintf_r+0x94>
 800b918:	fb0c 3202 	mla	r2, ip, r2, r3
 800b91c:	460c      	mov	r4, r1
 800b91e:	2001      	movs	r0, #1
 800b920:	e7a5      	b.n	800b86e <_vfiprintf_r+0x11a>
 800b922:	2300      	movs	r3, #0
 800b924:	3401      	adds	r4, #1
 800b926:	9305      	str	r3, [sp, #20]
 800b928:	4619      	mov	r1, r3
 800b92a:	f04f 0c0a 	mov.w	ip, #10
 800b92e:	4620      	mov	r0, r4
 800b930:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b934:	3a30      	subs	r2, #48	; 0x30
 800b936:	2a09      	cmp	r2, #9
 800b938:	d903      	bls.n	800b942 <_vfiprintf_r+0x1ee>
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d0c5      	beq.n	800b8ca <_vfiprintf_r+0x176>
 800b93e:	9105      	str	r1, [sp, #20]
 800b940:	e7c3      	b.n	800b8ca <_vfiprintf_r+0x176>
 800b942:	fb0c 2101 	mla	r1, ip, r1, r2
 800b946:	4604      	mov	r4, r0
 800b948:	2301      	movs	r3, #1
 800b94a:	e7f0      	b.n	800b92e <_vfiprintf_r+0x1da>
 800b94c:	ab03      	add	r3, sp, #12
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	462a      	mov	r2, r5
 800b952:	4b17      	ldr	r3, [pc, #92]	; (800b9b0 <_vfiprintf_r+0x25c>)
 800b954:	a904      	add	r1, sp, #16
 800b956:	4630      	mov	r0, r6
 800b958:	f7ff f848 	bl	800a9ec <_printf_float>
 800b95c:	4607      	mov	r7, r0
 800b95e:	1c78      	adds	r0, r7, #1
 800b960:	d1d6      	bne.n	800b910 <_vfiprintf_r+0x1bc>
 800b962:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b964:	07d9      	lsls	r1, r3, #31
 800b966:	d405      	bmi.n	800b974 <_vfiprintf_r+0x220>
 800b968:	89ab      	ldrh	r3, [r5, #12]
 800b96a:	059a      	lsls	r2, r3, #22
 800b96c:	d402      	bmi.n	800b974 <_vfiprintf_r+0x220>
 800b96e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b970:	f001 f8dd 	bl	800cb2e <__retarget_lock_release_recursive>
 800b974:	89ab      	ldrh	r3, [r5, #12]
 800b976:	065b      	lsls	r3, r3, #25
 800b978:	f53f af12 	bmi.w	800b7a0 <_vfiprintf_r+0x4c>
 800b97c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b97e:	e711      	b.n	800b7a4 <_vfiprintf_r+0x50>
 800b980:	ab03      	add	r3, sp, #12
 800b982:	9300      	str	r3, [sp, #0]
 800b984:	462a      	mov	r2, r5
 800b986:	4b0a      	ldr	r3, [pc, #40]	; (800b9b0 <_vfiprintf_r+0x25c>)
 800b988:	a904      	add	r1, sp, #16
 800b98a:	4630      	mov	r0, r6
 800b98c:	f7ff fa58 	bl	800ae40 <_printf_i>
 800b990:	e7e4      	b.n	800b95c <_vfiprintf_r+0x208>
 800b992:	bf00      	nop
 800b994:	08010304 	.word	0x08010304
 800b998:	08010324 	.word	0x08010324
 800b99c:	080102e4 	.word	0x080102e4
 800b9a0:	080105a9 	.word	0x080105a9
 800b9a4:	080105af 	.word	0x080105af
 800b9a8:	080105b3 	.word	0x080105b3
 800b9ac:	0800a9ed 	.word	0x0800a9ed
 800b9b0:	0800e747 	.word	0x0800e747

0800b9b4 <__swbuf_r>:
 800b9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b6:	460e      	mov	r6, r1
 800b9b8:	4614      	mov	r4, r2
 800b9ba:	4605      	mov	r5, r0
 800b9bc:	b118      	cbz	r0, 800b9c6 <__swbuf_r+0x12>
 800b9be:	6983      	ldr	r3, [r0, #24]
 800b9c0:	b90b      	cbnz	r3, 800b9c6 <__swbuf_r+0x12>
 800b9c2:	f000 f9b7 	bl	800bd34 <__sinit>
 800b9c6:	4b21      	ldr	r3, [pc, #132]	; (800ba4c <__swbuf_r+0x98>)
 800b9c8:	429c      	cmp	r4, r3
 800b9ca:	d12b      	bne.n	800ba24 <__swbuf_r+0x70>
 800b9cc:	686c      	ldr	r4, [r5, #4]
 800b9ce:	69a3      	ldr	r3, [r4, #24]
 800b9d0:	60a3      	str	r3, [r4, #8]
 800b9d2:	89a3      	ldrh	r3, [r4, #12]
 800b9d4:	071a      	lsls	r2, r3, #28
 800b9d6:	d52f      	bpl.n	800ba38 <__swbuf_r+0x84>
 800b9d8:	6923      	ldr	r3, [r4, #16]
 800b9da:	b36b      	cbz	r3, 800ba38 <__swbuf_r+0x84>
 800b9dc:	6923      	ldr	r3, [r4, #16]
 800b9de:	6820      	ldr	r0, [r4, #0]
 800b9e0:	1ac0      	subs	r0, r0, r3
 800b9e2:	6963      	ldr	r3, [r4, #20]
 800b9e4:	b2f6      	uxtb	r6, r6
 800b9e6:	4283      	cmp	r3, r0
 800b9e8:	4637      	mov	r7, r6
 800b9ea:	dc04      	bgt.n	800b9f6 <__swbuf_r+0x42>
 800b9ec:	4621      	mov	r1, r4
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f000 f922 	bl	800bc38 <_fflush_r>
 800b9f4:	bb30      	cbnz	r0, 800ba44 <__swbuf_r+0x90>
 800b9f6:	68a3      	ldr	r3, [r4, #8]
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	60a3      	str	r3, [r4, #8]
 800b9fc:	6823      	ldr	r3, [r4, #0]
 800b9fe:	1c5a      	adds	r2, r3, #1
 800ba00:	6022      	str	r2, [r4, #0]
 800ba02:	701e      	strb	r6, [r3, #0]
 800ba04:	6963      	ldr	r3, [r4, #20]
 800ba06:	3001      	adds	r0, #1
 800ba08:	4283      	cmp	r3, r0
 800ba0a:	d004      	beq.n	800ba16 <__swbuf_r+0x62>
 800ba0c:	89a3      	ldrh	r3, [r4, #12]
 800ba0e:	07db      	lsls	r3, r3, #31
 800ba10:	d506      	bpl.n	800ba20 <__swbuf_r+0x6c>
 800ba12:	2e0a      	cmp	r6, #10
 800ba14:	d104      	bne.n	800ba20 <__swbuf_r+0x6c>
 800ba16:	4621      	mov	r1, r4
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f000 f90d 	bl	800bc38 <_fflush_r>
 800ba1e:	b988      	cbnz	r0, 800ba44 <__swbuf_r+0x90>
 800ba20:	4638      	mov	r0, r7
 800ba22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba24:	4b0a      	ldr	r3, [pc, #40]	; (800ba50 <__swbuf_r+0x9c>)
 800ba26:	429c      	cmp	r4, r3
 800ba28:	d101      	bne.n	800ba2e <__swbuf_r+0x7a>
 800ba2a:	68ac      	ldr	r4, [r5, #8]
 800ba2c:	e7cf      	b.n	800b9ce <__swbuf_r+0x1a>
 800ba2e:	4b09      	ldr	r3, [pc, #36]	; (800ba54 <__swbuf_r+0xa0>)
 800ba30:	429c      	cmp	r4, r3
 800ba32:	bf08      	it	eq
 800ba34:	68ec      	ldreq	r4, [r5, #12]
 800ba36:	e7ca      	b.n	800b9ce <__swbuf_r+0x1a>
 800ba38:	4621      	mov	r1, r4
 800ba3a:	4628      	mov	r0, r5
 800ba3c:	f000 f80c 	bl	800ba58 <__swsetup_r>
 800ba40:	2800      	cmp	r0, #0
 800ba42:	d0cb      	beq.n	800b9dc <__swbuf_r+0x28>
 800ba44:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ba48:	e7ea      	b.n	800ba20 <__swbuf_r+0x6c>
 800ba4a:	bf00      	nop
 800ba4c:	08010304 	.word	0x08010304
 800ba50:	08010324 	.word	0x08010324
 800ba54:	080102e4 	.word	0x080102e4

0800ba58 <__swsetup_r>:
 800ba58:	4b32      	ldr	r3, [pc, #200]	; (800bb24 <__swsetup_r+0xcc>)
 800ba5a:	b570      	push	{r4, r5, r6, lr}
 800ba5c:	681d      	ldr	r5, [r3, #0]
 800ba5e:	4606      	mov	r6, r0
 800ba60:	460c      	mov	r4, r1
 800ba62:	b125      	cbz	r5, 800ba6e <__swsetup_r+0x16>
 800ba64:	69ab      	ldr	r3, [r5, #24]
 800ba66:	b913      	cbnz	r3, 800ba6e <__swsetup_r+0x16>
 800ba68:	4628      	mov	r0, r5
 800ba6a:	f000 f963 	bl	800bd34 <__sinit>
 800ba6e:	4b2e      	ldr	r3, [pc, #184]	; (800bb28 <__swsetup_r+0xd0>)
 800ba70:	429c      	cmp	r4, r3
 800ba72:	d10f      	bne.n	800ba94 <__swsetup_r+0x3c>
 800ba74:	686c      	ldr	r4, [r5, #4]
 800ba76:	89a3      	ldrh	r3, [r4, #12]
 800ba78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba7c:	0719      	lsls	r1, r3, #28
 800ba7e:	d42c      	bmi.n	800bada <__swsetup_r+0x82>
 800ba80:	06dd      	lsls	r5, r3, #27
 800ba82:	d411      	bmi.n	800baa8 <__swsetup_r+0x50>
 800ba84:	2309      	movs	r3, #9
 800ba86:	6033      	str	r3, [r6, #0]
 800ba88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba8c:	81a3      	strh	r3, [r4, #12]
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba92:	e03e      	b.n	800bb12 <__swsetup_r+0xba>
 800ba94:	4b25      	ldr	r3, [pc, #148]	; (800bb2c <__swsetup_r+0xd4>)
 800ba96:	429c      	cmp	r4, r3
 800ba98:	d101      	bne.n	800ba9e <__swsetup_r+0x46>
 800ba9a:	68ac      	ldr	r4, [r5, #8]
 800ba9c:	e7eb      	b.n	800ba76 <__swsetup_r+0x1e>
 800ba9e:	4b24      	ldr	r3, [pc, #144]	; (800bb30 <__swsetup_r+0xd8>)
 800baa0:	429c      	cmp	r4, r3
 800baa2:	bf08      	it	eq
 800baa4:	68ec      	ldreq	r4, [r5, #12]
 800baa6:	e7e6      	b.n	800ba76 <__swsetup_r+0x1e>
 800baa8:	0758      	lsls	r0, r3, #29
 800baaa:	d512      	bpl.n	800bad2 <__swsetup_r+0x7a>
 800baac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800baae:	b141      	cbz	r1, 800bac2 <__swsetup_r+0x6a>
 800bab0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bab4:	4299      	cmp	r1, r3
 800bab6:	d002      	beq.n	800babe <__swsetup_r+0x66>
 800bab8:	4630      	mov	r0, r6
 800baba:	f7fe fef3 	bl	800a8a4 <_free_r>
 800babe:	2300      	movs	r3, #0
 800bac0:	6363      	str	r3, [r4, #52]	; 0x34
 800bac2:	89a3      	ldrh	r3, [r4, #12]
 800bac4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bac8:	81a3      	strh	r3, [r4, #12]
 800baca:	2300      	movs	r3, #0
 800bacc:	6063      	str	r3, [r4, #4]
 800bace:	6923      	ldr	r3, [r4, #16]
 800bad0:	6023      	str	r3, [r4, #0]
 800bad2:	89a3      	ldrh	r3, [r4, #12]
 800bad4:	f043 0308 	orr.w	r3, r3, #8
 800bad8:	81a3      	strh	r3, [r4, #12]
 800bada:	6923      	ldr	r3, [r4, #16]
 800badc:	b94b      	cbnz	r3, 800baf2 <__swsetup_r+0x9a>
 800bade:	89a3      	ldrh	r3, [r4, #12]
 800bae0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bae4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bae8:	d003      	beq.n	800baf2 <__swsetup_r+0x9a>
 800baea:	4621      	mov	r1, r4
 800baec:	4630      	mov	r0, r6
 800baee:	f000 f99f 	bl	800be30 <__smakebuf_r>
 800baf2:	89a0      	ldrh	r0, [r4, #12]
 800baf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800baf8:	f010 0301 	ands.w	r3, r0, #1
 800bafc:	d00a      	beq.n	800bb14 <__swsetup_r+0xbc>
 800bafe:	2300      	movs	r3, #0
 800bb00:	60a3      	str	r3, [r4, #8]
 800bb02:	6963      	ldr	r3, [r4, #20]
 800bb04:	425b      	negs	r3, r3
 800bb06:	61a3      	str	r3, [r4, #24]
 800bb08:	6923      	ldr	r3, [r4, #16]
 800bb0a:	b943      	cbnz	r3, 800bb1e <__swsetup_r+0xc6>
 800bb0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bb10:	d1ba      	bne.n	800ba88 <__swsetup_r+0x30>
 800bb12:	bd70      	pop	{r4, r5, r6, pc}
 800bb14:	0781      	lsls	r1, r0, #30
 800bb16:	bf58      	it	pl
 800bb18:	6963      	ldrpl	r3, [r4, #20]
 800bb1a:	60a3      	str	r3, [r4, #8]
 800bb1c:	e7f4      	b.n	800bb08 <__swsetup_r+0xb0>
 800bb1e:	2000      	movs	r0, #0
 800bb20:	e7f7      	b.n	800bb12 <__swsetup_r+0xba>
 800bb22:	bf00      	nop
 800bb24:	200000d4 	.word	0x200000d4
 800bb28:	08010304 	.word	0x08010304
 800bb2c:	08010324 	.word	0x08010324
 800bb30:	080102e4 	.word	0x080102e4

0800bb34 <__sflush_r>:
 800bb34:	898a      	ldrh	r2, [r1, #12]
 800bb36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb38:	4605      	mov	r5, r0
 800bb3a:	0710      	lsls	r0, r2, #28
 800bb3c:	460c      	mov	r4, r1
 800bb3e:	d457      	bmi.n	800bbf0 <__sflush_r+0xbc>
 800bb40:	684b      	ldr	r3, [r1, #4]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	dc04      	bgt.n	800bb50 <__sflush_r+0x1c>
 800bb46:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	dc01      	bgt.n	800bb50 <__sflush_r+0x1c>
 800bb4c:	2000      	movs	r0, #0
 800bb4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bb52:	2e00      	cmp	r6, #0
 800bb54:	d0fa      	beq.n	800bb4c <__sflush_r+0x18>
 800bb56:	2300      	movs	r3, #0
 800bb58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bb5c:	682f      	ldr	r7, [r5, #0]
 800bb5e:	602b      	str	r3, [r5, #0]
 800bb60:	d032      	beq.n	800bbc8 <__sflush_r+0x94>
 800bb62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bb64:	89a3      	ldrh	r3, [r4, #12]
 800bb66:	075a      	lsls	r2, r3, #29
 800bb68:	d505      	bpl.n	800bb76 <__sflush_r+0x42>
 800bb6a:	6863      	ldr	r3, [r4, #4]
 800bb6c:	1ac0      	subs	r0, r0, r3
 800bb6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bb70:	b10b      	cbz	r3, 800bb76 <__sflush_r+0x42>
 800bb72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bb74:	1ac0      	subs	r0, r0, r3
 800bb76:	2300      	movs	r3, #0
 800bb78:	4602      	mov	r2, r0
 800bb7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bb7c:	6a21      	ldr	r1, [r4, #32]
 800bb7e:	4628      	mov	r0, r5
 800bb80:	47b0      	blx	r6
 800bb82:	1c43      	adds	r3, r0, #1
 800bb84:	89a3      	ldrh	r3, [r4, #12]
 800bb86:	d106      	bne.n	800bb96 <__sflush_r+0x62>
 800bb88:	6829      	ldr	r1, [r5, #0]
 800bb8a:	291d      	cmp	r1, #29
 800bb8c:	d82c      	bhi.n	800bbe8 <__sflush_r+0xb4>
 800bb8e:	4a29      	ldr	r2, [pc, #164]	; (800bc34 <__sflush_r+0x100>)
 800bb90:	40ca      	lsrs	r2, r1
 800bb92:	07d6      	lsls	r6, r2, #31
 800bb94:	d528      	bpl.n	800bbe8 <__sflush_r+0xb4>
 800bb96:	2200      	movs	r2, #0
 800bb98:	6062      	str	r2, [r4, #4]
 800bb9a:	04d9      	lsls	r1, r3, #19
 800bb9c:	6922      	ldr	r2, [r4, #16]
 800bb9e:	6022      	str	r2, [r4, #0]
 800bba0:	d504      	bpl.n	800bbac <__sflush_r+0x78>
 800bba2:	1c42      	adds	r2, r0, #1
 800bba4:	d101      	bne.n	800bbaa <__sflush_r+0x76>
 800bba6:	682b      	ldr	r3, [r5, #0]
 800bba8:	b903      	cbnz	r3, 800bbac <__sflush_r+0x78>
 800bbaa:	6560      	str	r0, [r4, #84]	; 0x54
 800bbac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbae:	602f      	str	r7, [r5, #0]
 800bbb0:	2900      	cmp	r1, #0
 800bbb2:	d0cb      	beq.n	800bb4c <__sflush_r+0x18>
 800bbb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bbb8:	4299      	cmp	r1, r3
 800bbba:	d002      	beq.n	800bbc2 <__sflush_r+0x8e>
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	f7fe fe71 	bl	800a8a4 <_free_r>
 800bbc2:	2000      	movs	r0, #0
 800bbc4:	6360      	str	r0, [r4, #52]	; 0x34
 800bbc6:	e7c2      	b.n	800bb4e <__sflush_r+0x1a>
 800bbc8:	6a21      	ldr	r1, [r4, #32]
 800bbca:	2301      	movs	r3, #1
 800bbcc:	4628      	mov	r0, r5
 800bbce:	47b0      	blx	r6
 800bbd0:	1c41      	adds	r1, r0, #1
 800bbd2:	d1c7      	bne.n	800bb64 <__sflush_r+0x30>
 800bbd4:	682b      	ldr	r3, [r5, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d0c4      	beq.n	800bb64 <__sflush_r+0x30>
 800bbda:	2b1d      	cmp	r3, #29
 800bbdc:	d001      	beq.n	800bbe2 <__sflush_r+0xae>
 800bbde:	2b16      	cmp	r3, #22
 800bbe0:	d101      	bne.n	800bbe6 <__sflush_r+0xb2>
 800bbe2:	602f      	str	r7, [r5, #0]
 800bbe4:	e7b2      	b.n	800bb4c <__sflush_r+0x18>
 800bbe6:	89a3      	ldrh	r3, [r4, #12]
 800bbe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbec:	81a3      	strh	r3, [r4, #12]
 800bbee:	e7ae      	b.n	800bb4e <__sflush_r+0x1a>
 800bbf0:	690f      	ldr	r7, [r1, #16]
 800bbf2:	2f00      	cmp	r7, #0
 800bbf4:	d0aa      	beq.n	800bb4c <__sflush_r+0x18>
 800bbf6:	0793      	lsls	r3, r2, #30
 800bbf8:	680e      	ldr	r6, [r1, #0]
 800bbfa:	bf08      	it	eq
 800bbfc:	694b      	ldreq	r3, [r1, #20]
 800bbfe:	600f      	str	r7, [r1, #0]
 800bc00:	bf18      	it	ne
 800bc02:	2300      	movne	r3, #0
 800bc04:	1bf6      	subs	r6, r6, r7
 800bc06:	608b      	str	r3, [r1, #8]
 800bc08:	2e00      	cmp	r6, #0
 800bc0a:	dd9f      	ble.n	800bb4c <__sflush_r+0x18>
 800bc0c:	6a21      	ldr	r1, [r4, #32]
 800bc0e:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800bc12:	4633      	mov	r3, r6
 800bc14:	463a      	mov	r2, r7
 800bc16:	4628      	mov	r0, r5
 800bc18:	47e0      	blx	ip
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	dc06      	bgt.n	800bc2c <__sflush_r+0xf8>
 800bc1e:	89a3      	ldrh	r3, [r4, #12]
 800bc20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc24:	81a3      	strh	r3, [r4, #12]
 800bc26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc2a:	e790      	b.n	800bb4e <__sflush_r+0x1a>
 800bc2c:	4407      	add	r7, r0
 800bc2e:	1a36      	subs	r6, r6, r0
 800bc30:	e7ea      	b.n	800bc08 <__sflush_r+0xd4>
 800bc32:	bf00      	nop
 800bc34:	20400001 	.word	0x20400001

0800bc38 <_fflush_r>:
 800bc38:	b538      	push	{r3, r4, r5, lr}
 800bc3a:	690b      	ldr	r3, [r1, #16]
 800bc3c:	4605      	mov	r5, r0
 800bc3e:	460c      	mov	r4, r1
 800bc40:	b913      	cbnz	r3, 800bc48 <_fflush_r+0x10>
 800bc42:	2500      	movs	r5, #0
 800bc44:	4628      	mov	r0, r5
 800bc46:	bd38      	pop	{r3, r4, r5, pc}
 800bc48:	b118      	cbz	r0, 800bc52 <_fflush_r+0x1a>
 800bc4a:	6983      	ldr	r3, [r0, #24]
 800bc4c:	b90b      	cbnz	r3, 800bc52 <_fflush_r+0x1a>
 800bc4e:	f000 f871 	bl	800bd34 <__sinit>
 800bc52:	4b14      	ldr	r3, [pc, #80]	; (800bca4 <_fflush_r+0x6c>)
 800bc54:	429c      	cmp	r4, r3
 800bc56:	d11b      	bne.n	800bc90 <_fflush_r+0x58>
 800bc58:	686c      	ldr	r4, [r5, #4]
 800bc5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d0ef      	beq.n	800bc42 <_fflush_r+0xa>
 800bc62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc64:	07d0      	lsls	r0, r2, #31
 800bc66:	d404      	bmi.n	800bc72 <_fflush_r+0x3a>
 800bc68:	0599      	lsls	r1, r3, #22
 800bc6a:	d402      	bmi.n	800bc72 <_fflush_r+0x3a>
 800bc6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc6e:	f000 ff56 	bl	800cb1e <__retarget_lock_acquire_recursive>
 800bc72:	4628      	mov	r0, r5
 800bc74:	4621      	mov	r1, r4
 800bc76:	f7ff ff5d 	bl	800bb34 <__sflush_r>
 800bc7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc7c:	07da      	lsls	r2, r3, #31
 800bc7e:	4605      	mov	r5, r0
 800bc80:	d4e0      	bmi.n	800bc44 <_fflush_r+0xc>
 800bc82:	89a3      	ldrh	r3, [r4, #12]
 800bc84:	059b      	lsls	r3, r3, #22
 800bc86:	d4dd      	bmi.n	800bc44 <_fflush_r+0xc>
 800bc88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc8a:	f000 ff50 	bl	800cb2e <__retarget_lock_release_recursive>
 800bc8e:	e7d9      	b.n	800bc44 <_fflush_r+0xc>
 800bc90:	4b05      	ldr	r3, [pc, #20]	; (800bca8 <_fflush_r+0x70>)
 800bc92:	429c      	cmp	r4, r3
 800bc94:	d101      	bne.n	800bc9a <_fflush_r+0x62>
 800bc96:	68ac      	ldr	r4, [r5, #8]
 800bc98:	e7df      	b.n	800bc5a <_fflush_r+0x22>
 800bc9a:	4b04      	ldr	r3, [pc, #16]	; (800bcac <_fflush_r+0x74>)
 800bc9c:	429c      	cmp	r4, r3
 800bc9e:	bf08      	it	eq
 800bca0:	68ec      	ldreq	r4, [r5, #12]
 800bca2:	e7da      	b.n	800bc5a <_fflush_r+0x22>
 800bca4:	08010304 	.word	0x08010304
 800bca8:	08010324 	.word	0x08010324
 800bcac:	080102e4 	.word	0x080102e4

0800bcb0 <std>:
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	b510      	push	{r4, lr}
 800bcb4:	4604      	mov	r4, r0
 800bcb6:	e9c0 3300 	strd	r3, r3, [r0]
 800bcba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcbe:	6083      	str	r3, [r0, #8]
 800bcc0:	8181      	strh	r1, [r0, #12]
 800bcc2:	6643      	str	r3, [r0, #100]	; 0x64
 800bcc4:	81c2      	strh	r2, [r0, #14]
 800bcc6:	6183      	str	r3, [r0, #24]
 800bcc8:	4619      	mov	r1, r3
 800bcca:	2208      	movs	r2, #8
 800bccc:	305c      	adds	r0, #92	; 0x5c
 800bcce:	f002 fae4 	bl	800e29a <memset>
 800bcd2:	4b05      	ldr	r3, [pc, #20]	; (800bce8 <std+0x38>)
 800bcd4:	6263      	str	r3, [r4, #36]	; 0x24
 800bcd6:	4b05      	ldr	r3, [pc, #20]	; (800bcec <std+0x3c>)
 800bcd8:	62a3      	str	r3, [r4, #40]	; 0x28
 800bcda:	4b05      	ldr	r3, [pc, #20]	; (800bcf0 <std+0x40>)
 800bcdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bcde:	4b05      	ldr	r3, [pc, #20]	; (800bcf4 <std+0x44>)
 800bce0:	6224      	str	r4, [r4, #32]
 800bce2:	6323      	str	r3, [r4, #48]	; 0x30
 800bce4:	bd10      	pop	{r4, pc}
 800bce6:	bf00      	nop
 800bce8:	0800e89b 	.word	0x0800e89b
 800bcec:	0800e8bd 	.word	0x0800e8bd
 800bcf0:	0800e8f5 	.word	0x0800e8f5
 800bcf4:	0800e919 	.word	0x0800e919

0800bcf8 <_cleanup_r>:
 800bcf8:	4901      	ldr	r1, [pc, #4]	; (800bd00 <_cleanup_r+0x8>)
 800bcfa:	f002 bd60 	b.w	800e7be <_fwalk_reent>
 800bcfe:	bf00      	nop
 800bd00:	0800bc39 	.word	0x0800bc39

0800bd04 <__sfp_lock_acquire>:
 800bd04:	4801      	ldr	r0, [pc, #4]	; (800bd0c <__sfp_lock_acquire+0x8>)
 800bd06:	f000 bf0a 	b.w	800cb1e <__retarget_lock_acquire_recursive>
 800bd0a:	bf00      	nop
 800bd0c:	2000038c 	.word	0x2000038c

0800bd10 <__sfp_lock_release>:
 800bd10:	4801      	ldr	r0, [pc, #4]	; (800bd18 <__sfp_lock_release+0x8>)
 800bd12:	f000 bf0c 	b.w	800cb2e <__retarget_lock_release_recursive>
 800bd16:	bf00      	nop
 800bd18:	2000038c 	.word	0x2000038c

0800bd1c <__sinit_lock_acquire>:
 800bd1c:	4801      	ldr	r0, [pc, #4]	; (800bd24 <__sinit_lock_acquire+0x8>)
 800bd1e:	f000 befe 	b.w	800cb1e <__retarget_lock_acquire_recursive>
 800bd22:	bf00      	nop
 800bd24:	200003a0 	.word	0x200003a0

0800bd28 <__sinit_lock_release>:
 800bd28:	4801      	ldr	r0, [pc, #4]	; (800bd30 <__sinit_lock_release+0x8>)
 800bd2a:	f000 bf00 	b.w	800cb2e <__retarget_lock_release_recursive>
 800bd2e:	bf00      	nop
 800bd30:	200003a0 	.word	0x200003a0

0800bd34 <__sinit>:
 800bd34:	b510      	push	{r4, lr}
 800bd36:	4604      	mov	r4, r0
 800bd38:	f7ff fff0 	bl	800bd1c <__sinit_lock_acquire>
 800bd3c:	69a3      	ldr	r3, [r4, #24]
 800bd3e:	b11b      	cbz	r3, 800bd48 <__sinit+0x14>
 800bd40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd44:	f7ff bff0 	b.w	800bd28 <__sinit_lock_release>
 800bd48:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bd4c:	6523      	str	r3, [r4, #80]	; 0x50
 800bd4e:	4b13      	ldr	r3, [pc, #76]	; (800bd9c <__sinit+0x68>)
 800bd50:	4a13      	ldr	r2, [pc, #76]	; (800bda0 <__sinit+0x6c>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd56:	42a3      	cmp	r3, r4
 800bd58:	bf04      	itt	eq
 800bd5a:	2301      	moveq	r3, #1
 800bd5c:	61a3      	streq	r3, [r4, #24]
 800bd5e:	4620      	mov	r0, r4
 800bd60:	f000 f820 	bl	800bda4 <__sfp>
 800bd64:	6060      	str	r0, [r4, #4]
 800bd66:	4620      	mov	r0, r4
 800bd68:	f000 f81c 	bl	800bda4 <__sfp>
 800bd6c:	60a0      	str	r0, [r4, #8]
 800bd6e:	4620      	mov	r0, r4
 800bd70:	f000 f818 	bl	800bda4 <__sfp>
 800bd74:	2200      	movs	r2, #0
 800bd76:	60e0      	str	r0, [r4, #12]
 800bd78:	2104      	movs	r1, #4
 800bd7a:	6860      	ldr	r0, [r4, #4]
 800bd7c:	f7ff ff98 	bl	800bcb0 <std>
 800bd80:	68a0      	ldr	r0, [r4, #8]
 800bd82:	2201      	movs	r2, #1
 800bd84:	2109      	movs	r1, #9
 800bd86:	f7ff ff93 	bl	800bcb0 <std>
 800bd8a:	68e0      	ldr	r0, [r4, #12]
 800bd8c:	2202      	movs	r2, #2
 800bd8e:	2112      	movs	r1, #18
 800bd90:	f7ff ff8e 	bl	800bcb0 <std>
 800bd94:	2301      	movs	r3, #1
 800bd96:	61a3      	str	r3, [r4, #24]
 800bd98:	e7d2      	b.n	800bd40 <__sinit+0xc>
 800bd9a:	bf00      	nop
 800bd9c:	080102d4 	.word	0x080102d4
 800bda0:	0800bcf9 	.word	0x0800bcf9

0800bda4 <__sfp>:
 800bda4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bda6:	4607      	mov	r7, r0
 800bda8:	f7ff ffac 	bl	800bd04 <__sfp_lock_acquire>
 800bdac:	4b1e      	ldr	r3, [pc, #120]	; (800be28 <__sfp+0x84>)
 800bdae:	681e      	ldr	r6, [r3, #0]
 800bdb0:	69b3      	ldr	r3, [r6, #24]
 800bdb2:	b913      	cbnz	r3, 800bdba <__sfp+0x16>
 800bdb4:	4630      	mov	r0, r6
 800bdb6:	f7ff ffbd 	bl	800bd34 <__sinit>
 800bdba:	3648      	adds	r6, #72	; 0x48
 800bdbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bdc0:	3b01      	subs	r3, #1
 800bdc2:	d503      	bpl.n	800bdcc <__sfp+0x28>
 800bdc4:	6833      	ldr	r3, [r6, #0]
 800bdc6:	b30b      	cbz	r3, 800be0c <__sfp+0x68>
 800bdc8:	6836      	ldr	r6, [r6, #0]
 800bdca:	e7f7      	b.n	800bdbc <__sfp+0x18>
 800bdcc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bdd0:	b9d5      	cbnz	r5, 800be08 <__sfp+0x64>
 800bdd2:	4b16      	ldr	r3, [pc, #88]	; (800be2c <__sfp+0x88>)
 800bdd4:	60e3      	str	r3, [r4, #12]
 800bdd6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bdda:	6665      	str	r5, [r4, #100]	; 0x64
 800bddc:	f000 fe96 	bl	800cb0c <__retarget_lock_init_recursive>
 800bde0:	f7ff ff96 	bl	800bd10 <__sfp_lock_release>
 800bde4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bde8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bdec:	6025      	str	r5, [r4, #0]
 800bdee:	61a5      	str	r5, [r4, #24]
 800bdf0:	2208      	movs	r2, #8
 800bdf2:	4629      	mov	r1, r5
 800bdf4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bdf8:	f002 fa4f 	bl	800e29a <memset>
 800bdfc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800be00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800be04:	4620      	mov	r0, r4
 800be06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be08:	3468      	adds	r4, #104	; 0x68
 800be0a:	e7d9      	b.n	800bdc0 <__sfp+0x1c>
 800be0c:	2104      	movs	r1, #4
 800be0e:	4638      	mov	r0, r7
 800be10:	f002 fcbf 	bl	800e792 <__sfmoreglue>
 800be14:	4604      	mov	r4, r0
 800be16:	6030      	str	r0, [r6, #0]
 800be18:	2800      	cmp	r0, #0
 800be1a:	d1d5      	bne.n	800bdc8 <__sfp+0x24>
 800be1c:	f7ff ff78 	bl	800bd10 <__sfp_lock_release>
 800be20:	230c      	movs	r3, #12
 800be22:	603b      	str	r3, [r7, #0]
 800be24:	e7ee      	b.n	800be04 <__sfp+0x60>
 800be26:	bf00      	nop
 800be28:	080102d4 	.word	0x080102d4
 800be2c:	ffff0001 	.word	0xffff0001

0800be30 <__smakebuf_r>:
 800be30:	898b      	ldrh	r3, [r1, #12]
 800be32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be34:	079d      	lsls	r5, r3, #30
 800be36:	4606      	mov	r6, r0
 800be38:	460c      	mov	r4, r1
 800be3a:	d507      	bpl.n	800be4c <__smakebuf_r+0x1c>
 800be3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be40:	6023      	str	r3, [r4, #0]
 800be42:	6123      	str	r3, [r4, #16]
 800be44:	2301      	movs	r3, #1
 800be46:	6163      	str	r3, [r4, #20]
 800be48:	b002      	add	sp, #8
 800be4a:	bd70      	pop	{r4, r5, r6, pc}
 800be4c:	ab01      	add	r3, sp, #4
 800be4e:	466a      	mov	r2, sp
 800be50:	f002 fcd4 	bl	800e7fc <__swhatbuf_r>
 800be54:	9900      	ldr	r1, [sp, #0]
 800be56:	4605      	mov	r5, r0
 800be58:	4630      	mov	r0, r6
 800be5a:	f7fe fd6d 	bl	800a938 <_malloc_r>
 800be5e:	b948      	cbnz	r0, 800be74 <__smakebuf_r+0x44>
 800be60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be64:	059a      	lsls	r2, r3, #22
 800be66:	d4ef      	bmi.n	800be48 <__smakebuf_r+0x18>
 800be68:	f023 0303 	bic.w	r3, r3, #3
 800be6c:	f043 0302 	orr.w	r3, r3, #2
 800be70:	81a3      	strh	r3, [r4, #12]
 800be72:	e7e3      	b.n	800be3c <__smakebuf_r+0xc>
 800be74:	4b0d      	ldr	r3, [pc, #52]	; (800beac <__smakebuf_r+0x7c>)
 800be76:	62b3      	str	r3, [r6, #40]	; 0x28
 800be78:	89a3      	ldrh	r3, [r4, #12]
 800be7a:	6020      	str	r0, [r4, #0]
 800be7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be80:	81a3      	strh	r3, [r4, #12]
 800be82:	9b00      	ldr	r3, [sp, #0]
 800be84:	6163      	str	r3, [r4, #20]
 800be86:	9b01      	ldr	r3, [sp, #4]
 800be88:	6120      	str	r0, [r4, #16]
 800be8a:	b15b      	cbz	r3, 800bea4 <__smakebuf_r+0x74>
 800be8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be90:	4630      	mov	r0, r6
 800be92:	f000 f85b 	bl	800bf4c <_isatty_r>
 800be96:	b128      	cbz	r0, 800bea4 <__smakebuf_r+0x74>
 800be98:	89a3      	ldrh	r3, [r4, #12]
 800be9a:	f023 0303 	bic.w	r3, r3, #3
 800be9e:	f043 0301 	orr.w	r3, r3, #1
 800bea2:	81a3      	strh	r3, [r4, #12]
 800bea4:	89a0      	ldrh	r0, [r4, #12]
 800bea6:	4305      	orrs	r5, r0
 800bea8:	81a5      	strh	r5, [r4, #12]
 800beaa:	e7cd      	b.n	800be48 <__smakebuf_r+0x18>
 800beac:	0800bcf9 	.word	0x0800bcf9

0800beb0 <raise>:
 800beb0:	4b02      	ldr	r3, [pc, #8]	; (800bebc <raise+0xc>)
 800beb2:	4601      	mov	r1, r0
 800beb4:	6818      	ldr	r0, [r3, #0]
 800beb6:	f002 bcc6 	b.w	800e846 <_raise_r>
 800beba:	bf00      	nop
 800bebc:	200000d4 	.word	0x200000d4

0800bec0 <_kill_r>:
 800bec0:	b538      	push	{r3, r4, r5, lr}
 800bec2:	4d07      	ldr	r5, [pc, #28]	; (800bee0 <_kill_r+0x20>)
 800bec4:	2300      	movs	r3, #0
 800bec6:	4604      	mov	r4, r0
 800bec8:	4608      	mov	r0, r1
 800beca:	4611      	mov	r1, r2
 800becc:	602b      	str	r3, [r5, #0]
 800bece:	f000 fe14 	bl	800cafa <_kill>
 800bed2:	1c43      	adds	r3, r0, #1
 800bed4:	d102      	bne.n	800bedc <_kill_r+0x1c>
 800bed6:	682b      	ldr	r3, [r5, #0]
 800bed8:	b103      	cbz	r3, 800bedc <_kill_r+0x1c>
 800beda:	6023      	str	r3, [r4, #0]
 800bedc:	bd38      	pop	{r3, r4, r5, pc}
 800bede:	bf00      	nop
 800bee0:	20000e54 	.word	0x20000e54

0800bee4 <_write_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	4d07      	ldr	r5, [pc, #28]	; (800bf04 <_write_r+0x20>)
 800bee8:	4604      	mov	r4, r0
 800beea:	4608      	mov	r0, r1
 800beec:	4611      	mov	r1, r2
 800beee:	2200      	movs	r2, #0
 800bef0:	602a      	str	r2, [r5, #0]
 800bef2:	461a      	mov	r2, r3
 800bef4:	f000 fdf1 	bl	800cada <_write>
 800bef8:	1c43      	adds	r3, r0, #1
 800befa:	d102      	bne.n	800bf02 <_write_r+0x1e>
 800befc:	682b      	ldr	r3, [r5, #0]
 800befe:	b103      	cbz	r3, 800bf02 <_write_r+0x1e>
 800bf00:	6023      	str	r3, [r4, #0]
 800bf02:	bd38      	pop	{r3, r4, r5, pc}
 800bf04:	20000e54 	.word	0x20000e54

0800bf08 <_close_r>:
 800bf08:	b538      	push	{r3, r4, r5, lr}
 800bf0a:	4d06      	ldr	r5, [pc, #24]	; (800bf24 <_close_r+0x1c>)
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4604      	mov	r4, r0
 800bf10:	4608      	mov	r0, r1
 800bf12:	602b      	str	r3, [r5, #0]
 800bf14:	f000 fde7 	bl	800cae6 <_close>
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	d102      	bne.n	800bf22 <_close_r+0x1a>
 800bf1c:	682b      	ldr	r3, [r5, #0]
 800bf1e:	b103      	cbz	r3, 800bf22 <_close_r+0x1a>
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	20000e54 	.word	0x20000e54

0800bf28 <_fstat_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4d07      	ldr	r5, [pc, #28]	; (800bf48 <_fstat_r+0x20>)
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	4604      	mov	r4, r0
 800bf30:	4608      	mov	r0, r1
 800bf32:	4611      	mov	r1, r2
 800bf34:	602b      	str	r3, [r5, #0]
 800bf36:	f000 fde4 	bl	800cb02 <_fstat>
 800bf3a:	1c43      	adds	r3, r0, #1
 800bf3c:	d102      	bne.n	800bf44 <_fstat_r+0x1c>
 800bf3e:	682b      	ldr	r3, [r5, #0]
 800bf40:	b103      	cbz	r3, 800bf44 <_fstat_r+0x1c>
 800bf42:	6023      	str	r3, [r4, #0]
 800bf44:	bd38      	pop	{r3, r4, r5, pc}
 800bf46:	bf00      	nop
 800bf48:	20000e54 	.word	0x20000e54

0800bf4c <_isatty_r>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	4d06      	ldr	r5, [pc, #24]	; (800bf68 <_isatty_r+0x1c>)
 800bf50:	2300      	movs	r3, #0
 800bf52:	4604      	mov	r4, r0
 800bf54:	4608      	mov	r0, r1
 800bf56:	602b      	str	r3, [r5, #0]
 800bf58:	f000 fdca 	bl	800caf0 <_isatty>
 800bf5c:	1c43      	adds	r3, r0, #1
 800bf5e:	d102      	bne.n	800bf66 <_isatty_r+0x1a>
 800bf60:	682b      	ldr	r3, [r5, #0]
 800bf62:	b103      	cbz	r3, 800bf66 <_isatty_r+0x1a>
 800bf64:	6023      	str	r3, [r4, #0]
 800bf66:	bd38      	pop	{r3, r4, r5, pc}
 800bf68:	20000e54 	.word	0x20000e54

0800bf6c <_lseek_r>:
 800bf6c:	b538      	push	{r3, r4, r5, lr}
 800bf6e:	4d07      	ldr	r5, [pc, #28]	; (800bf8c <_lseek_r+0x20>)
 800bf70:	4604      	mov	r4, r0
 800bf72:	4608      	mov	r0, r1
 800bf74:	4611      	mov	r1, r2
 800bf76:	2200      	movs	r2, #0
 800bf78:	602a      	str	r2, [r5, #0]
 800bf7a:	461a      	mov	r2, r3
 800bf7c:	f000 fdb6 	bl	800caec <_lseek>
 800bf80:	1c43      	adds	r3, r0, #1
 800bf82:	d102      	bne.n	800bf8a <_lseek_r+0x1e>
 800bf84:	682b      	ldr	r3, [r5, #0]
 800bf86:	b103      	cbz	r3, 800bf8a <_lseek_r+0x1e>
 800bf88:	6023      	str	r3, [r4, #0]
 800bf8a:	bd38      	pop	{r3, r4, r5, pc}
 800bf8c:	20000e54 	.word	0x20000e54

0800bf90 <_read_r>:
 800bf90:	b538      	push	{r3, r4, r5, lr}
 800bf92:	4d07      	ldr	r5, [pc, #28]	; (800bfb0 <_read_r+0x20>)
 800bf94:	4604      	mov	r4, r0
 800bf96:	4608      	mov	r0, r1
 800bf98:	4611      	mov	r1, r2
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	602a      	str	r2, [r5, #0]
 800bf9e:	461a      	mov	r2, r3
 800bfa0:	f000 fd95 	bl	800cace <_read>
 800bfa4:	1c43      	adds	r3, r0, #1
 800bfa6:	d102      	bne.n	800bfae <_read_r+0x1e>
 800bfa8:	682b      	ldr	r3, [r5, #0]
 800bfaa:	b103      	cbz	r3, 800bfae <_read_r+0x1e>
 800bfac:	6023      	str	r3, [r4, #0]
 800bfae:	bd38      	pop	{r3, r4, r5, pc}
 800bfb0:	20000e54 	.word	0x20000e54

0800bfb4 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 800bfb4:	4770      	bx	lr

0800bfb6 <fill_msg_bit_field>:
void fill_msg_bit_field(uint32_t *msg_ptr, const uint8_t field_val, uint8_t field_len, uint8_t *pos) {
 800bfb6:	b530      	push	{r4, r5, lr}
    uint8_t start_pos = *pos;
 800bfb8:	781d      	ldrb	r5, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800bfba:	e017      	b.n	800bfec <fill_msg_bit_field+0x36>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800bfbc:	f04f 0c01 	mov.w	ip, #1
 800bfc0:	fa0c fe04 	lsl.w	lr, ip, r4
 800bfc4:	6804      	ldr	r4, [r0, #0]
 800bfc6:	ea24 040e 	bic.w	r4, r4, lr
 800bfca:	6004      	str	r4, [r0, #0]
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800bfcc:	f893 e000 	ldrb.w	lr, [r3]
 800bfd0:	ebae 0e05 	sub.w	lr, lr, r5
 800bfd4:	fa0c fc0e 	lsl.w	ip, ip, lr
 800bfd8:	ea01 0c0c 	and.w	ip, r1, ip
 800bfdc:	fa0c fc05 	lsl.w	ip, ip, r5
 800bfe0:	ea44 040c 	orr.w	r4, r4, ip
 800bfe4:	6004      	str	r4, [r0, #0]
        (*pos)++;
 800bfe6:	781c      	ldrb	r4, [r3, #0]
 800bfe8:	3401      	adds	r4, #1
 800bfea:	701c      	strb	r4, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800bfec:	781c      	ldrb	r4, [r3, #0]
 800bfee:	eb02 0c05 	add.w	ip, r2, r5
 800bff2:	4564      	cmp	r4, ip
 800bff4:	dbe2      	blt.n	800bfbc <fill_msg_bit_field+0x6>
}
 800bff6:	bd30      	pop	{r4, r5, pc}

0800bff8 <extract_msg_bit_field>:
{
 800bff8:	b530      	push	{r4, r5, lr}
    uint8_t start_pos = *pos;
 800bffa:	781c      	ldrb	r4, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800bffc:	e01a      	b.n	800c034 <extract_msg_bit_field+0x3c>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800bffe:	ebac 0c04 	sub.w	ip, ip, r4
 800c002:	2501      	movs	r5, #1
 800c004:	fa05 fc0c 	lsl.w	ip, r5, ip
 800c008:	f891 e000 	ldrb.w	lr, [r1]
 800c00c:	ea2e 0c0c 	bic.w	ip, lr, ip
 800c010:	f881 c000 	strb.w	ip, [r1]
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c014:	f893 e000 	ldrb.w	lr, [r3]
 800c018:	fa05 fe0e 	lsl.w	lr, r5, lr
 800c01c:	6805      	ldr	r5, [r0, #0]
 800c01e:	ea05 0e0e 	and.w	lr, r5, lr
 800c022:	fa2e fe04 	lsr.w	lr, lr, r4
 800c026:	ea4c 0c0e 	orr.w	ip, ip, lr
 800c02a:	f881 c000 	strb.w	ip, [r1]
        (*pos)++;
 800c02e:	781d      	ldrb	r5, [r3, #0]
 800c030:	3501      	adds	r5, #1
 800c032:	701d      	strb	r5, [r3, #0]
    while ( *pos < start_pos + field_len ) {
 800c034:	f893 c000 	ldrb.w	ip, [r3]
 800c038:	1915      	adds	r5, r2, r4
 800c03a:	45ac      	cmp	ip, r5
 800c03c:	dbdf      	blt.n	800bffe <extract_msg_bit_field+0x6>
}
 800c03e:	bd30      	pop	{r4, r5, pc}

0800c040 <reverse>:
{
 800c040:	2300      	movs	r3, #0
    uint8_t pos = 0;
 800c042:	461a      	mov	r2, r3
    while( pos < 7 ) {
 800c044:	e007      	b.n	800c056 <reverse+0x16>
        bit = input & BIT(0);
 800c046:	f000 0101 	and.w	r1, r0, #1
        output |= bit;
 800c04a:	430b      	orrs	r3, r1
        output = output << 1;
 800c04c:	005b      	lsls	r3, r3, #1
 800c04e:	b2db      	uxtb	r3, r3
        input = input >> 1;
 800c050:	0840      	lsrs	r0, r0, #1
        pos++;
 800c052:	3201      	adds	r2, #1
 800c054:	b2d2      	uxtb	r2, r2
    while( pos < 7 ) {
 800c056:	2a06      	cmp	r2, #6
 800c058:	d9f5      	bls.n	800c046 <reverse+0x6>
    bit = input & BIT(0);
 800c05a:	f000 0001 	and.w	r0, r0, #1
}
 800c05e:	4318      	orrs	r0, r3
 800c060:	4770      	bx	lr

0800c062 <check_rssi>:


uint8_t check_rssi(const int16_t rssi)
{
    if ( rssi >= CONNECTION_QUALITY_RSSI_1 ) {
 800c062:	f110 0f46 	cmn.w	r0, #70	; 0x46
 800c066:	da26      	bge.n	800c0b6 <check_rssi+0x54>
        return LIGHT_UP_EIGHT;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_1) && (rssi >= CONNECTION_QUALITY_RSSI_2) ) {
 800c068:	b283      	uxth	r3, r0
 800c06a:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800c06e:	b292      	uxth	r2, r2
 800c070:	2a09      	cmp	r2, #9
 800c072:	d922      	bls.n	800c0ba <check_rssi+0x58>
        return LIGHT_UP_SEVEN;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_2) && (rssi >= CONNECTION_QUALITY_RSSI_3) ) {
 800c074:	f103 025a 	add.w	r2, r3, #90	; 0x5a
 800c078:	b292      	uxth	r2, r2
 800c07a:	2a09      	cmp	r2, #9
 800c07c:	d91f      	bls.n	800c0be <check_rssi+0x5c>
        return LIGHT_UP_SIX;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_3) && (rssi >= CONNECTION_QUALITY_RSSI_4) ) {
 800c07e:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800c082:	b292      	uxth	r2, r2
 800c084:	2a09      	cmp	r2, #9
 800c086:	d91c      	bls.n	800c0c2 <check_rssi+0x60>
        return LIGHT_UP_FIVE;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_4) && (rssi >= CONNECTION_QUALITY_RSSI_5) ) {
 800c088:	f103 0269 	add.w	r2, r3, #105	; 0x69
 800c08c:	b292      	uxth	r2, r2
 800c08e:	2a04      	cmp	r2, #4
 800c090:	d919      	bls.n	800c0c6 <check_rssi+0x64>
        return LIGHT_UP_FOUR;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_5) && (rssi >= CONNECTION_QUALITY_RSSI_6) ) {
 800c092:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800c096:	b292      	uxth	r2, r2
 800c098:	2a04      	cmp	r2, #4
 800c09a:	d916      	bls.n	800c0ca <check_rssi+0x68>
        return LIGHT_UP_THREE;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_6) && (rssi >= CONNECTION_QUALITY_RSSI_7) ) {
 800c09c:	f103 0273 	add.w	r2, r3, #115	; 0x73
 800c0a0:	b292      	uxth	r2, r2
 800c0a2:	2a04      	cmp	r2, #4
 800c0a4:	d913      	bls.n	800c0ce <check_rssi+0x6c>
        return LIGHT_UP_TWO;
    }
    else if ( (rssi < CONNECTION_QUALITY_RSSI_7) && (rssi >= CONNECTION_QUALITY_RSSI_8) ) {
 800c0a6:	3378      	adds	r3, #120	; 0x78
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	2b04      	cmp	r3, #4
 800c0ac:	d911      	bls.n	800c0d2 <check_rssi+0x70>
        return LIGHT_UP_ONE;
    }
    else if ( rssi < CONNECTION_QUALITY_RSSI_8 ) {
 800c0ae:	f110 0f78 	cmn.w	r0, #120	; 0x78
 800c0b2:	db10      	blt.n	800c0d6 <check_rssi+0x74>
        return LIGHT_UP_ZERO;
    }
}
 800c0b4:	4770      	bx	lr
        return LIGHT_UP_EIGHT;
 800c0b6:	2008      	movs	r0, #8
 800c0b8:	4770      	bx	lr
        return LIGHT_UP_SEVEN;
 800c0ba:	2007      	movs	r0, #7
 800c0bc:	4770      	bx	lr
        return LIGHT_UP_SIX;
 800c0be:	2006      	movs	r0, #6
 800c0c0:	4770      	bx	lr
        return LIGHT_UP_FIVE;
 800c0c2:	2005      	movs	r0, #5
 800c0c4:	4770      	bx	lr
        return LIGHT_UP_FOUR;
 800c0c6:	2004      	movs	r0, #4
 800c0c8:	4770      	bx	lr
        return LIGHT_UP_THREE;
 800c0ca:	2003      	movs	r0, #3
 800c0cc:	4770      	bx	lr
        return LIGHT_UP_TWO;
 800c0ce:	2002      	movs	r0, #2
 800c0d0:	4770      	bx	lr
        return LIGHT_UP_ONE;
 800c0d2:	2001      	movs	r0, #1
 800c0d4:	4770      	bx	lr
        return LIGHT_UP_ZERO;
 800c0d6:	2000      	movs	r0, #0
}
 800c0d8:	4770      	bx	lr

0800c0da <arch_printk_char_out>:
}
 800c0da:	2000      	movs	r0, #0
 800c0dc:	4770      	bx	lr

0800c0de <str_out>:
{
 800c0de:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
 800c0e0:	680c      	ldr	r4, [r1, #0]
 800c0e2:	b154      	cbz	r4, 800c0fa <str_out+0x1c>
 800c0e4:	688a      	ldr	r2, [r1, #8]
 800c0e6:	684b      	ldr	r3, [r1, #4]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	da06      	bge.n	800c0fa <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
 800c0ec:	3b01      	subs	r3, #1
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d008      	beq.n	800c104 <str_out+0x26>
		ctx->str[ctx->count++] = c;
 800c0f2:	1c53      	adds	r3, r2, #1
 800c0f4:	608b      	str	r3, [r1, #8]
 800c0f6:	54a0      	strb	r0, [r4, r2]
 800c0f8:	e002      	b.n	800c100 <str_out+0x22>
		ctx->count++;
 800c0fa:	688b      	ldr	r3, [r1, #8]
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	608b      	str	r3, [r1, #8]
}
 800c100:	bc10      	pop	{r4}
 800c102:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
 800c104:	1c53      	adds	r3, r2, #1
 800c106:	608b      	str	r3, [r1, #8]
 800c108:	2300      	movs	r3, #0
 800c10a:	54a3      	strb	r3, [r4, r2]
 800c10c:	e7f8      	b.n	800c100 <str_out+0x22>

0800c10e <printk>:
{
 800c10e:	b40f      	push	{r0, r1, r2, r3}
 800c110:	b500      	push	{lr}
 800c112:	b083      	sub	sp, #12
 800c114:	a904      	add	r1, sp, #16
 800c116:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
 800c11a:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
 800c11c:	f7f6 fa48 	bl	80025b0 <vprintk>
}
 800c120:	b003      	add	sp, #12
 800c122:	f85d eb04 	ldr.w	lr, [sp], #4
 800c126:	b004      	add	sp, #16
 800c128:	4770      	bx	lr

0800c12a <snprintk>:
{
 800c12a:	b40c      	push	{r2, r3}
 800c12c:	b500      	push	{lr}
 800c12e:	b083      	sub	sp, #12
 800c130:	ab04      	add	r3, sp, #16
 800c132:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
 800c136:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
 800c138:	f7f6 fa4a 	bl	80025d0 <vsnprintk>
}
 800c13c:	b003      	add	sp, #12
 800c13e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c142:	b002      	add	sp, #8
 800c144:	4770      	bx	lr

0800c146 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 800c146:	b508      	push	{r3, lr}
 800c148:	4604      	mov	r4, r0
 800c14a:	4608      	mov	r0, r1
 800c14c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 800c14e:	461a      	mov	r2, r3
 800c150:	47a0      	blx	r4
	return z_impl_z_current_get();
 800c152:	f7fd fe25 	bl	8009da0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 800c156:	f7f8 fb7d 	bl	8004854 <z_impl_k_thread_abort>

0800c15a <free_list_add_bidx>:

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
 800c15a:	1d13      	adds	r3, r2, #4
 800c15c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c160:	b9d3      	cbnz	r3, 800c198 <free_list_add_bidx+0x3e>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
 800c162:	2301      	movs	r3, #1
 800c164:	fa03 fc02 	lsl.w	ip, r3, r2
 800c168:	68c3      	ldr	r3, [r0, #12]
 800c16a:	ea43 030c 	orr.w	r3, r3, ip
 800c16e:	60c3      	str	r3, [r0, #12]
		b->next = c;
 800c170:	3204      	adds	r2, #4
 800c172:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
 800c176:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
 800c17a:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
 800c17c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800c180:	d306      	bcc.n	800c190 <free_list_add_bidx+0x36>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
 800c182:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
 800c184:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
 800c186:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800c18a:	d303      	bcc.n	800c194 <free_list_add_bidx+0x3a>
		((uint32_t *)cmem)[f] = val;
 800c18c:	60d9      	str	r1, [r3, #12]
 800c18e:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
 800c190:	8099      	strh	r1, [r3, #4]
 800c192:	e7f7      	b.n	800c184 <free_list_add_bidx+0x2a>
 800c194:	80d9      	strh	r1, [r3, #6]
 800c196:	4770      	bx	lr
{
 800c198:	b510      	push	{r4, lr}
	void *cmem = &buf[c];
 800c19a:	eb00 0cc3 	add.w	ip, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
 800c19e:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
 800c1a0:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800c1a4:	d31c      	bcc.n	800c1e0 <free_list_add_bidx+0x86>
		return ((uint32_t *)cmem)[f];
 800c1a6:	f8dc 2008 	ldr.w	r2, [ip, #8]
	void *cmem = &buf[c];
 800c1aa:	eb00 0ec1 	add.w	lr, r0, r1, lsl #3
	if (big_heap(h)) {
 800c1ae:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800c1b2:	d318      	bcc.n	800c1e6 <free_list_add_bidx+0x8c>
		((uint32_t *)cmem)[f] = val;
 800c1b4:	f8ce 2008 	str.w	r2, [lr, #8]
	return big_heap_chunks(h->end_chunk);
 800c1b8:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
 800c1ba:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800c1be:	d315      	bcc.n	800c1ec <free_list_add_bidx+0x92>
		((uint32_t *)cmem)[f] = val;
 800c1c0:	f8ce 300c 	str.w	r3, [lr, #12]
	void *cmem = &buf[c];
 800c1c4:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
 800c1c8:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
 800c1ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1ce:	d310      	bcc.n	800c1f2 <free_list_add_bidx+0x98>
		((uint32_t *)cmem)[f] = val;
 800c1d0:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
 800c1d2:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
 800c1d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1d8:	d30d      	bcc.n	800c1f6 <free_list_add_bidx+0x9c>
		((uint32_t *)cmem)[f] = val;
 800c1da:	f8cc 1008 	str.w	r1, [ip, #8]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
 800c1de:	bd10      	pop	{r4, pc}
		return ((uint16_t *)cmem)[f];
 800c1e0:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800c1e4:	e7e1      	b.n	800c1aa <free_list_add_bidx+0x50>
		((uint16_t *)cmem)[f] = val;
 800c1e6:	f8ae 2004 	strh.w	r2, [lr, #4]
 800c1ea:	e7e5      	b.n	800c1b8 <free_list_add_bidx+0x5e>
 800c1ec:	f8ae 3006 	strh.w	r3, [lr, #6]
 800c1f0:	e7e8      	b.n	800c1c4 <free_list_add_bidx+0x6a>
 800c1f2:	80d1      	strh	r1, [r2, #6]
 800c1f4:	e7ed      	b.n	800c1d2 <free_list_add_bidx+0x78>
 800c1f6:	f8ac 1004 	strh.w	r1, [ip, #4]
 800c1fa:	e7f0      	b.n	800c1de <free_list_add_bidx+0x84>

0800c1fc <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
 800c1fc:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
 800c1fe:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
 800c200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c204:	d307      	bcc.n	800c216 <free_list_add+0x1a>
	void *cmem = &buf[c];
 800c206:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
 800c20a:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
 800c20c:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
 800c20e:	2a01      	cmp	r2, #1
 800c210:	d002      	beq.n	800c218 <free_list_add+0x1c>
 800c212:	2200      	movs	r2, #0
 800c214:	e000      	b.n	800c218 <free_list_add+0x1c>
 800c216:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
 800c218:	b9a2      	cbnz	r2, 800c244 <free_list_add+0x48>
	void *cmem = &buf[c];
 800c21a:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
 800c21e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c222:	d310      	bcc.n	800c246 <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
 800c224:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
 800c226:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
 800c228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c22c:	d30d      	bcc.n	800c24a <free_list_add+0x4e>
 800c22e:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
 800c230:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
 800c232:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
 800c236:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
 800c238:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
 800c23c:	f1c2 021f 	rsb	r2, r2, #31
 800c240:	f7ff ff8b 	bl	800c15a <free_list_add_bidx>
	}
}
 800c244:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
 800c246:	8852      	ldrh	r2, [r2, #2]
 800c248:	e7ed      	b.n	800c226 <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
 800c24a:	2304      	movs	r3, #4
 800c24c:	e7f0      	b.n	800c230 <free_list_add+0x34>

0800c24e <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
 800c24e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c250:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
 800c252:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800c256:	d324      	bcc.n	800c2a2 <sys_heap_init+0x54>
 800c258:	f04f 0c08 	mov.w	ip, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
 800c25c:	eba2 0c0c 	sub.w	ip, r2, ip

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
 800c260:	1dc8      	adds	r0, r1, #7
 800c262:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
 800c266:	448c      	add	ip, r1
 800c268:	f02c 0c07 	bic.w	ip, ip, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
 800c26c:	ebac 0c00 	sub.w	ip, ip, r0
 800c270:	ea4f 05dc 	mov.w	r5, ip, lsr #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
 800c274:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
 800c276:	6085      	str	r5, [r0, #8]
	h->avail_buckets = 0;
 800c278:	2300      	movs	r3, #0
 800c27a:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
 800c27c:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800c280:	d312      	bcc.n	800c2a8 <sys_heap_init+0x5a>
 800c282:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
 800c284:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
 800c286:	eba5 03d3 	sub.w	r3, r5, r3, lsr #3
 800c28a:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
 800c28c:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
 800c290:	f1c3 0e20 	rsb	lr, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
 800c294:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800c298:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
 800c29a:	1dde      	adds	r6, r3, #7
 800c29c:	08f1      	lsrs	r1, r6, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
 800c29e:	2300      	movs	r3, #0
 800c2a0:	e009      	b.n	800c2b6 <sys_heap_init+0x68>
	return big_heap_bytes(size) ? 8 : 4;
 800c2a2:	f04f 0c04 	mov.w	ip, #4
 800c2a6:	e7d9      	b.n	800c25c <sys_heap_init+0xe>
	return big_heap(h) ? 8 : 4;
 800c2a8:	2304      	movs	r3, #4
 800c2aa:	e7eb      	b.n	800c284 <sys_heap_init+0x36>
		h->buckets[i].next = 0;
 800c2ac:	1d1a      	adds	r2, r3, #4
 800c2ae:	2400      	movs	r4, #0
 800c2b0:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
 800c2b4:	3301      	adds	r3, #1
 800c2b6:	4573      	cmp	r3, lr
 800c2b8:	dbf8      	blt.n	800c2ac <sys_heap_init+0x5e>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 800c2ba:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
 800c2bc:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800c2c0:	d336      	bcc.n	800c330 <sys_heap_init+0xe2>
		((uint32_t *)cmem)[f] = val;
 800c2c2:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
 800c2c4:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800c2c8:	d334      	bcc.n	800c334 <sys_heap_init+0xe6>
		((uint32_t *)cmem)[f] = val;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
 800c2ce:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800c2d2:	d332      	bcc.n	800c33a <sys_heap_init+0xec>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
 800c2d4:	6843      	ldr	r3, [r0, #4]
 800c2d6:	f043 0301 	orr.w	r3, r3, #1
 800c2da:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
 800c2dc:	1a6a      	subs	r2, r5, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 800c2de:	0057      	lsls	r7, r2, #1
	void *cmem = &buf[c];
 800c2e0:	f026 0307 	bic.w	r3, r6, #7
 800c2e4:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
 800c2e6:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800c2ea:	d32b      	bcc.n	800c344 <sys_heap_init+0xf6>
		((uint32_t *)cmem)[f] = val;
 800c2ec:	6067      	str	r7, [r4, #4]
	return big_heap_chunks(h->end_chunk);
 800c2ee:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
 800c2f0:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800c2f4:	d328      	bcc.n	800c348 <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
 800c2f6:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
 800c2f8:	f02c 0307 	bic.w	r3, ip, #7
 800c2fc:	4484      	add	ip, r0
	return big_heap_chunks(h->end_chunk);
 800c2fe:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
 800c300:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800c304:	d322      	bcc.n	800c34c <sys_heap_init+0xfe>
		((uint32_t *)cmem)[f] = val;
 800c306:	2400      	movs	r4, #0
 800c308:	f8cc 4004 	str.w	r4, [ip, #4]
	return big_heap_chunks(h->end_chunk);
 800c30c:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
 800c30e:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800c312:	d31f      	bcc.n	800c354 <sys_heap_init+0x106>
		((uint32_t *)cmem)[f] = val;
 800c314:	50c2      	str	r2, [r0, r3]
	void *cmem = &buf[c];
 800c316:	eb00 03c5 	add.w	r3, r0, r5, lsl #3
	return big_heap_chunks(h->end_chunk);
 800c31a:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
 800c31c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800c320:	d31a      	bcc.n	800c358 <sys_heap_init+0x10a>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
 800c322:	685a      	ldr	r2, [r3, #4]
 800c324:	f042 0201 	orr.w	r2, r2, #1
 800c328:	605a      	str	r2, [r3, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
 800c32a:	f7ff ff67 	bl	800c1fc <free_list_add>
}
 800c32e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
 800c330:	8043      	strh	r3, [r0, #2]
 800c332:	e7c7      	b.n	800c2c4 <sys_heap_init+0x76>
 800c334:	2300      	movs	r3, #0
 800c336:	8003      	strh	r3, [r0, #0]
 800c338:	e7c9      	b.n	800c2ce <sys_heap_init+0x80>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 800c33a:	8843      	ldrh	r3, [r0, #2]
 800c33c:	f043 0301 	orr.w	r3, r3, #1
 800c340:	8043      	strh	r3, [r0, #2]
 800c342:	e7cb      	b.n	800c2dc <sys_heap_init+0x8e>
		((uint16_t *)cmem)[f] = val;
 800c344:	8067      	strh	r7, [r4, #2]
 800c346:	e7d2      	b.n	800c2ee <sys_heap_init+0xa0>
 800c348:	52c1      	strh	r1, [r0, r3]
 800c34a:	e7d5      	b.n	800c2f8 <sys_heap_init+0xaa>
 800c34c:	2400      	movs	r4, #0
 800c34e:	f8ac 4002 	strh.w	r4, [ip, #2]
 800c352:	e7db      	b.n	800c30c <sys_heap_init+0xbe>
 800c354:	52c2      	strh	r2, [r0, r3]
 800c356:	e7de      	b.n	800c316 <sys_heap_init+0xc8>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 800c358:	885a      	ldrh	r2, [r3, #2]
 800c35a:	f042 0201 	orr.w	r2, r2, #1
 800c35e:	805a      	strh	r2, [r3, #2]
 800c360:	e7e3      	b.n	800c32a <sys_heap_init+0xdc>

0800c362 <outs>:
{
 800c362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c366:	4607      	mov	r7, r0
 800c368:	460e      	mov	r6, r1
 800c36a:	4614      	mov	r4, r2
 800c36c:	4698      	mov	r8, r3
	size_t count = 0;
 800c36e:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800c370:	e006      	b.n	800c380 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
 800c372:	4631      	mov	r1, r6
 800c374:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c378:	47b8      	blx	r7
		if (rc < 0) {
 800c37a:	2800      	cmp	r0, #0
 800c37c:	db09      	blt.n	800c392 <outs+0x30>
		++count;
 800c37e:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800c380:	4544      	cmp	r4, r8
 800c382:	d3f6      	bcc.n	800c372 <outs+0x10>
 800c384:	f1b8 0f00 	cmp.w	r8, #0
 800c388:	d102      	bne.n	800c390 <outs+0x2e>
 800c38a:	7823      	ldrb	r3, [r4, #0]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d1f0      	bne.n	800c372 <outs+0x10>
	return (int)count;
 800c390:	4628      	mov	r0, r5
}
 800c392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c396 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 800c396:	4770      	bx	lr

0800c398 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 800c398:	2000      	movs	r0, #0
 800c39a:	4770      	bx	lr

0800c39c <log_list_init>:

#include "log_list.h"

void log_list_init(struct log_list_t *list)
{
	list->tail = NULL;
 800c39c:	2300      	movs	r3, #0
 800c39e:	6043      	str	r3, [r0, #4]
	list->head = NULL;
 800c3a0:	6003      	str	r3, [r0, #0]
}
 800c3a2:	4770      	bx	lr

0800c3a4 <log_list_add_tail>:

void log_list_add_tail(struct log_list_t *list, struct log_msg *msg)
{
	if (list->head == NULL) {
 800c3a4:	6803      	ldr	r3, [r0, #0]
 800c3a6:	b12b      	cbz	r3, 800c3b4 <log_list_add_tail+0x10>
		list->head = msg;
	} else {
		list->tail->next = msg;
 800c3a8:	6843      	ldr	r3, [r0, #4]
 800c3aa:	6019      	str	r1, [r3, #0]
	}

	list->tail = msg;
 800c3ac:	6041      	str	r1, [r0, #4]
	msg->next = NULL;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	600b      	str	r3, [r1, #0]
}
 800c3b2:	4770      	bx	lr
		list->head = msg;
 800c3b4:	6001      	str	r1, [r0, #0]
 800c3b6:	e7f9      	b.n	800c3ac <log_list_add_tail+0x8>

0800c3b8 <log_list_head_peek>:

struct log_msg *log_list_head_peek(struct log_list_t *list)
{
	return list->head;
}
 800c3b8:	6800      	ldr	r0, [r0, #0]
 800c3ba:	4770      	bx	lr

0800c3bc <log_list_head_get>:

struct log_msg *log_list_head_get(struct log_list_t *list)
{
 800c3bc:	4603      	mov	r3, r0
	struct log_msg *msg = list->head;
 800c3be:	6800      	ldr	r0, [r0, #0]

	if (list->head != NULL) {
 800c3c0:	b108      	cbz	r0, 800c3c6 <log_list_head_get+0xa>
		list->head = list->head->next;
 800c3c2:	6802      	ldr	r2, [r0, #0]
 800c3c4:	601a      	str	r2, [r3, #0]
	}

	return msg;
}
 800c3c6:	4770      	bx	lr

0800c3c8 <dummy_timestamp>:
}
 800c3c8:	2000      	movs	r0, #0
 800c3ca:	4770      	bx	lr

0800c3cc <msg_filter_check>:
}
 800c3cc:	2001      	movs	r0, #1
 800c3ce:	4770      	bx	lr

0800c3d0 <default_lf_get_timestamp>:
{
 800c3d0:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800c3d2:	f001 fea1 	bl	800e118 <z_impl_k_uptime_ticks>
 800c3d6:	220a      	movs	r2, #10
 800c3d8:	2300      	movs	r3, #0
 800c3da:	f7f4 faff 	bl	80009dc <__aeabi_uldivmod>
}
 800c3de:	bd08      	pop	{r3, pc}

0800c3e0 <block_on_alloc>:
}
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	4770      	bx	lr

0800c3e4 <cont_arg_get>:

static log_arg_t cont_arg_get(struct log_msg *msg, uint32_t arg_idx)
{
	struct log_msg_cont *cont;

	if (arg_idx < LOG_MSG_NARGS_HEAD_CHUNK) {
 800c3e4:	2901      	cmp	r1, #1
 800c3e6:	d902      	bls.n	800c3ee <cont_arg_get+0xa>
		return msg->payload.ext.data.args[arg_idx];
	}


	cont = msg->payload.ext.next;
 800c3e8:	6943      	ldr	r3, [r0, #20]
	arg_idx -= LOG_MSG_NARGS_HEAD_CHUNK;
 800c3ea:	3902      	subs	r1, #2

	while (arg_idx >= ARGS_CONT_MSG) {
 800c3ec:	e006      	b.n	800c3fc <cont_arg_get+0x18>
		return msg->payload.ext.data.args[arg_idx];
 800c3ee:	3104      	adds	r1, #4
 800c3f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c3f4:	6888      	ldr	r0, [r1, #8]
 800c3f6:	4770      	bx	lr
		arg_idx -= ARGS_CONT_MSG;
 800c3f8:	3907      	subs	r1, #7
		cont = cont->next;
 800c3fa:	681b      	ldr	r3, [r3, #0]
	while (arg_idx >= ARGS_CONT_MSG) {
 800c3fc:	2906      	cmp	r1, #6
 800c3fe:	d8fb      	bhi.n	800c3f8 <cont_arg_get+0x14>
	}

	return cont->payload.args[arg_idx];
 800c400:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c404:	6848      	ldr	r0, [r1, #4]
}
 800c406:	4770      	bx	lr

0800c408 <log_msg_hexdump_data_op>:
static void log_msg_hexdump_data_op(struct log_msg *msg,
				    uint8_t *data,
				    size_t *length,
				    size_t offset,
				    bool put_op)
{
 800c408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c40c:	461c      	mov	r4, r3
 800c40e:	f89d 9020 	ldrb.w	r9, [sp, #32]
	uint32_t available_len = msg->hdr.params.hexdump.length;
 800c412:	8903      	ldrh	r3, [r0, #8]
 800c414:	f3c3 038d 	ubfx	r3, r3, #2, #14
	uint8_t *head_data;
	uint32_t chunk_len;
	uint32_t req_len;
	uint32_t cpy_len;

	if (offset >= available_len) {
 800c418:	42a3      	cmp	r3, r4
 800c41a:	d91f      	bls.n	800c45c <log_msg_hexdump_data_op+0x54>
 800c41c:	4688      	mov	r8, r1
		*length = 0;
		return;
	}

	if ((offset + *length) > available_len) {
 800c41e:	6811      	ldr	r1, [r2, #0]
 800c420:	4421      	add	r1, r4
 800c422:	4299      	cmp	r1, r3
 800c424:	d901      	bls.n	800c42a <log_msg_hexdump_data_op+0x22>
		*length = available_len - offset;
 800c426:	1b19      	subs	r1, r3, r4
 800c428:	6011      	str	r1, [r2, #0]
	}

	req_len = *length;
 800c42a:	6817      	ldr	r7, [r2, #0]

	if (available_len > LOG_MSG_HEXDUMP_BYTES_SINGLE_CHUNK) {
 800c42c:	2b0c      	cmp	r3, #12
 800c42e:	d919      	bls.n	800c464 <log_msg_hexdump_data_op+0x5c>
		chunk_len = LOG_MSG_HEXDUMP_BYTES_HEAD_CHUNK;
		head_data = msg->payload.ext.data.bytes;
 800c430:	f100 0c18 	add.w	ip, r0, #24
		cont = msg->payload.ext.next;
 800c434:	6946      	ldr	r6, [r0, #20]
		chunk_len = LOG_MSG_HEXDUMP_BYTES_HEAD_CHUNK;
 800c436:	2308      	movs	r3, #8
		head_data = msg->payload.single.bytes;
		chunk_len = available_len;

	}

	if (offset < chunk_len) {
 800c438:	42a3      	cmp	r3, r4
 800c43a:	d91e      	bls.n	800c47a <log_msg_hexdump_data_op+0x72>
		cpy_len = req_len > chunk_len ? chunk_len : req_len;
 800c43c:	42bb      	cmp	r3, r7
 800c43e:	bf28      	it	cs
 800c440:	463b      	movcs	r3, r7
 800c442:	461d      	mov	r5, r3

		if (put_op) {
 800c444:	f1b9 0f00 	cmp.w	r9, #0
 800c448:	d010      	beq.n	800c46c <log_msg_hexdump_data_op+0x64>
 800c44a:	461a      	mov	r2, r3
 800c44c:	4641      	mov	r1, r8
 800c44e:	eb0c 0004 	add.w	r0, ip, r4
 800c452:	f001 ff14 	bl	800e27e <memcpy>
			(void)memcpy(&head_data[offset], data, cpy_len);
		} else {
			(void)memcpy(data, &head_data[offset], cpy_len);
		}

		req_len -= cpy_len;
 800c456:	1b7f      	subs	r7, r7, r5
		data += cpy_len;
 800c458:	44a8      	add	r8, r5
 800c45a:	e021      	b.n	800c4a0 <log_msg_hexdump_data_op+0x98>
		*length = 0;
 800c45c:	2300      	movs	r3, #0
 800c45e:	6013      	str	r3, [r2, #0]
		offset = 0;
		cont = cont->next;
		req_len -= cpy_len;
		data += cpy_len;
	}
}
 800c460:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		head_data = msg->payload.single.bytes;
 800c464:	f100 0c14 	add.w	ip, r0, #20
	struct log_msg_cont *cont = NULL;
 800c468:	2600      	movs	r6, #0
 800c46a:	e7e5      	b.n	800c438 <log_msg_hexdump_data_op+0x30>
 800c46c:	461a      	mov	r2, r3
 800c46e:	eb0c 0104 	add.w	r1, ip, r4
 800c472:	4640      	mov	r0, r8
 800c474:	f001 ff03 	bl	800e27e <memcpy>
 800c478:	e7ed      	b.n	800c456 <log_msg_hexdump_data_op+0x4e>
		offset -= chunk_len;
 800c47a:	1ae4      	subs	r4, r4, r3
		if (cont == NULL) {
 800c47c:	b91e      	cbnz	r6, 800c486 <log_msg_hexdump_data_op+0x7e>
			cont = msg->payload.ext.next;
 800c47e:	6946      	ldr	r6, [r0, #20]
 800c480:	e001      	b.n	800c486 <log_msg_hexdump_data_op+0x7e>
			cont = cont->next;
 800c482:	6836      	ldr	r6, [r6, #0]
			offset -= chunk_len;
 800c484:	3c1c      	subs	r4, #28
		while (offset >= chunk_len) {
 800c486:	2c1b      	cmp	r4, #27
 800c488:	d8fb      	bhi.n	800c482 <log_msg_hexdump_data_op+0x7a>
 800c48a:	e009      	b.n	800c4a0 <log_msg_hexdump_data_op+0x98>
			(void)memcpy(data, &cont->payload.bytes[offset],
 800c48c:	1931      	adds	r1, r6, r4
 800c48e:	462a      	mov	r2, r5
 800c490:	3104      	adds	r1, #4
 800c492:	4640      	mov	r0, r8
 800c494:	f001 fef3 	bl	800e27e <memcpy>
		cont = cont->next;
 800c498:	6836      	ldr	r6, [r6, #0]
		req_len -= cpy_len;
 800c49a:	1b7f      	subs	r7, r7, r5
		data += cpy_len;
 800c49c:	44a8      	add	r8, r5
		offset = 0;
 800c49e:	2400      	movs	r4, #0
	while ((req_len > 0) && (cont != NULL)) {
 800c4a0:	2f00      	cmp	r7, #0
 800c4a2:	d0dd      	beq.n	800c460 <log_msg_hexdump_data_op+0x58>
 800c4a4:	2e00      	cmp	r6, #0
 800c4a6:	d0db      	beq.n	800c460 <log_msg_hexdump_data_op+0x58>
		chunk_len = HEXDUMP_BYTES_CONT_MSG - offset;
 800c4a8:	f1c4 051c 	rsb	r5, r4, #28
		cpy_len = req_len > chunk_len ? chunk_len : req_len;
 800c4ac:	42bd      	cmp	r5, r7
 800c4ae:	bf28      	it	cs
 800c4b0:	463d      	movcs	r5, r7
		if (put_op) {
 800c4b2:	f1b9 0f00 	cmp.w	r9, #0
 800c4b6:	d0e9      	beq.n	800c48c <log_msg_hexdump_data_op+0x84>
			(void)memcpy(&cont->payload.bytes[offset],
 800c4b8:	1930      	adds	r0, r6, r4
 800c4ba:	462a      	mov	r2, r5
 800c4bc:	4641      	mov	r1, r8
 800c4be:	3004      	adds	r0, #4
 800c4c0:	f001 fedd 	bl	800e27e <memcpy>
 800c4c4:	e7e8      	b.n	800c498 <log_msg_hexdump_data_op+0x90>

0800c4c6 <log_msg_get>:
	atomic_inc(&msg->hdr.ref_cnt);
 800c4c6:	3004      	adds	r0, #4
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800c4c8:	f3bf 8f5b 	dmb	ish
 800c4cc:	e850 3f00 	ldrex	r3, [r0]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	e840 3200 	strex	r2, r3, [r0]
 800c4d6:	2a00      	cmp	r2, #0
 800c4d8:	d1f8      	bne.n	800c4cc <log_msg_get+0x6>
 800c4da:	f3bf 8f5b 	dmb	ish
}
 800c4de:	4770      	bx	lr

0800c4e0 <log_msg_nargs_get>:
	return msg->hdr.params.std.nargs;
 800c4e0:	7a40      	ldrb	r0, [r0, #9]
}
 800c4e2:	0900      	lsrs	r0, r0, #4
 800c4e4:	4770      	bx	lr

0800c4e6 <log_msg_arg_get>:
{
 800c4e6:	b508      	push	{r3, lr}
	if (arg_idx >= msg->hdr.params.std.nargs) {
 800c4e8:	7a43      	ldrb	r3, [r0, #9]
 800c4ea:	ebb1 1f13 	cmp.w	r1, r3, lsr #4
 800c4ee:	d20a      	bcs.n	800c506 <log_msg_arg_get+0x20>
 800c4f0:	091a      	lsrs	r2, r3, #4
	if (msg->hdr.params.std.nargs <= LOG_MSG_NARGS_SINGLE_CHUNK) {
 800c4f2:	2a03      	cmp	r2, #3
 800c4f4:	d804      	bhi.n	800c500 <log_msg_arg_get+0x1a>
		arg = msg->payload.single.args[arg_idx];
 800c4f6:	3104      	adds	r1, #4
 800c4f8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800c4fc:	6840      	ldr	r0, [r0, #4]
 800c4fe:	e003      	b.n	800c508 <log_msg_arg_get+0x22>
		arg = cont_arg_get(msg, arg_idx);
 800c500:	f7ff ff70 	bl	800c3e4 <cont_arg_get>
 800c504:	e000      	b.n	800c508 <log_msg_arg_get+0x22>
		return 0;
 800c506:	2000      	movs	r0, #0
}
 800c508:	bd08      	pop	{r3, pc}

0800c50a <log_msg_str_get>:
}
 800c50a:	6900      	ldr	r0, [r0, #16]
 800c50c:	4770      	bx	lr

0800c50e <log_msg_put>:
{
 800c50e:	b508      	push	{r3, lr}
	atomic_dec(&msg->hdr.ref_cnt);
 800c510:	1d03      	adds	r3, r0, #4
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 800c512:	f3bf 8f5b 	dmb	ish
 800c516:	e853 2f00 	ldrex	r2, [r3]
 800c51a:	3a01      	subs	r2, #1
 800c51c:	e843 2100 	strex	r1, r2, [r3]
 800c520:	2900      	cmp	r1, #0
 800c522:	d1f8      	bne.n	800c516 <log_msg_put+0x8>
 800c524:	f3bf 8f5b 	dmb	ish
	if (msg->hdr.ref_cnt == 0) {
 800c528:	6843      	ldr	r3, [r0, #4]
 800c52a:	b103      	cbz	r3, 800c52e <log_msg_put+0x20>
}
 800c52c:	bd08      	pop	{r3, pc}
		msg_free(msg);
 800c52e:	f7f7 f9a7 	bl	8003880 <msg_free>
}
 800c532:	e7fb      	b.n	800c52c <log_msg_put+0x1e>

0800c534 <log_msg_hexdump_data_get>:

void log_msg_hexdump_data_get(struct log_msg *msg,
			      uint8_t *data,
			      size_t *length,
			      size_t offset)
{
 800c534:	b510      	push	{r4, lr}
 800c536:	b082      	sub	sp, #8
	log_msg_hexdump_data_op(msg, data, length, offset, false);
 800c538:	2400      	movs	r4, #0
 800c53a:	9400      	str	r4, [sp, #0]
 800c53c:	f7ff ff64 	bl	800c408 <log_msg_hexdump_data_op>
}
 800c540:	b002      	add	sp, #8
 800c542:	bd10      	pop	{r4, pc}

0800c544 <buffer_write>:
{
 800c544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c546:	4607      	mov	r7, r0
 800c548:	460d      	mov	r5, r1
 800c54a:	4614      	mov	r4, r2
 800c54c:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
 800c54e:	4632      	mov	r2, r6
 800c550:	4621      	mov	r1, r4
 800c552:	4628      	mov	r0, r5
 800c554:	47b8      	blx	r7
		buf += processed;
 800c556:	4405      	add	r5, r0
	} while (len != 0);
 800c558:	1a24      	subs	r4, r4, r0
 800c55a:	d1f8      	bne.n	800c54e <buffer_write+0xa>
}
 800c55c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c55e <color_prefix>:
{
 800c55e:	b508      	push	{r3, lr}
 800c560:	4613      	mov	r3, r2
	color_print(output, color, true, level);
 800c562:	2201      	movs	r2, #1
 800c564:	f7f7 fa24 	bl	80039b0 <color_print>
}
 800c568:	bd08      	pop	{r3, pc}

0800c56a <color_postfix>:
{
 800c56a:	b508      	push	{r3, lr}
 800c56c:	4613      	mov	r3, r2
	color_print(output, color, false, level);
 800c56e:	2200      	movs	r2, #0
 800c570:	f7f7 fa1e 	bl	80039b0 <color_print>
}
 800c574:	bd08      	pop	{r3, pc}

0800c576 <postfix_print>:
{
 800c576:	b538      	push	{r3, r4, r5, lr}
 800c578:	4605      	mov	r5, r0
 800c57a:	460c      	mov	r4, r1
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
 800c57c:	f001 0101 	and.w	r1, r1, #1
 800c580:	f7ff fff3 	bl	800c56a <color_postfix>
	newline_print(output, flags);
 800c584:	4621      	mov	r1, r4
 800c586:	4628      	mov	r0, r5
 800c588:	f7f7 fa28 	bl	80039dc <newline_print>
}
 800c58c:	bd38      	pop	{r3, r4, r5, pc}

0800c58e <prefix_print>:
{
 800c58e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c592:	b083      	sub	sp, #12
 800c594:	4604      	mov	r4, r0
 800c596:	4615      	mov	r5, r2
 800c598:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
 800c59c:	f001 0901 	and.w	r9, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
 800c5a0:	f3c1 08c0 	ubfx	r8, r1, #3, #1
	if (stamp) {
 800c5a4:	f011 0702 	ands.w	r7, r1, #2
 800c5a8:	d113      	bne.n	800c5d2 <prefix_print+0x44>
		color_prefix(output, colors_on, level);
 800c5aa:	4632      	mov	r2, r6
 800c5ac:	4649      	mov	r1, r9
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	f7ff ffd5 	bl	800c55e <color_prefix>
	length += ids_print(output, level_on, func_on,
 800c5b4:	9601      	str	r6, [sp, #4]
 800c5b6:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 800c5ba:	9300      	str	r3, [sp, #0]
 800c5bc:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800c5c0:	462a      	mov	r2, r5
 800c5c2:	4641      	mov	r1, r8
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	f7f7 fa7f 	bl	8003ac8 <ids_print>
}
 800c5ca:	4438      	add	r0, r7
 800c5cc:	b003      	add	sp, #12
 800c5ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		length += timestamp_print(output, flags, timestamp);
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	f7f7 f9a6 	bl	8003924 <timestamp_print>
 800c5d8:	4607      	mov	r7, r0
 800c5da:	e7e6      	b.n	800c5aa <prefix_print+0x1c>

0800c5dc <std_print>:
{
 800c5dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5e0:	b08e      	sub	sp, #56	; 0x38
 800c5e2:	af0e      	add	r7, sp, #56	; 0x38
 800c5e4:	4606      	mov	r6, r0
 800c5e6:	4689      	mov	r9, r1
	const char *str = log_msg_str_get(msg);
 800c5e8:	f7ff ff8f 	bl	800c50a <log_msg_str_get>
 800c5ec:	4682      	mov	sl, r0
	uint32_t nargs = log_msg_nargs_get(msg);
 800c5ee:	4630      	mov	r0, r6
 800c5f0:	f7ff ff76 	bl	800c4e0 <log_msg_nargs_get>
 800c5f4:	4680      	mov	r8, r0
	log_arg_t *args = alloca(sizeof(log_arg_t)*nargs);
 800c5f6:	0083      	lsls	r3, r0, #2
 800c5f8:	3307      	adds	r3, #7
 800c5fa:	f023 0307 	bic.w	r3, r3, #7
 800c5fe:	ebad 0d03 	sub.w	sp, sp, r3
 800c602:	ad0e      	add	r5, sp, #56	; 0x38
	for (i = 0; i < nargs; i++) {
 800c604:	2400      	movs	r4, #0
 800c606:	e006      	b.n	800c616 <std_print+0x3a>
		args[i] = log_msg_arg_get(msg, i);
 800c608:	4621      	mov	r1, r4
 800c60a:	4630      	mov	r0, r6
 800c60c:	f7ff ff6b 	bl	800c4e6 <log_msg_arg_get>
 800c610:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
	for (i = 0; i < nargs; i++) {
 800c614:	3401      	adds	r4, #1
 800c616:	4544      	cmp	r4, r8
 800c618:	d3f6      	bcc.n	800c608 <std_print+0x2c>
	switch (log_msg_nargs_get(msg)) {
 800c61a:	4630      	mov	r0, r6
 800c61c:	f7ff ff60 	bl	800c4e0 <log_msg_nargs_get>
 800c620:	280f      	cmp	r0, #15
 800c622:	d815      	bhi.n	800c650 <std_print+0x74>
 800c624:	e8df f010 	tbh	[pc, r0, lsl #1]
 800c628:	00170010 	.word	0x00170010
 800c62c:	0024001d 	.word	0x0024001d
 800c630:	0038002d 	.word	0x0038002d
 800c634:	00540045 	.word	0x00540045
 800c638:	00780065 	.word	0x00780065
 800c63c:	00a4008d 	.word	0x00a4008d
 800c640:	00d800bd 	.word	0x00d800bd
 800c644:	011400f5 	.word	0x011400f5
		print_formatted(output, str);
 800c648:	4651      	mov	r1, sl
 800c64a:	4648      	mov	r0, r9
 800c64c:	f7f7 f958 	bl	8003900 <print_formatted>
}
 800c650:	46bd      	mov	sp, r7
 800c652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		print_formatted(output, str, args[0]);
 800c656:	682a      	ldr	r2, [r5, #0]
 800c658:	4651      	mov	r1, sl
 800c65a:	4648      	mov	r0, r9
 800c65c:	f7f7 f950 	bl	8003900 <print_formatted>
		break;
 800c660:	e7f6      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1]);
 800c662:	686b      	ldr	r3, [r5, #4]
 800c664:	682a      	ldr	r2, [r5, #0]
 800c666:	4651      	mov	r1, sl
 800c668:	4648      	mov	r0, r9
 800c66a:	f7f7 f949 	bl	8003900 <print_formatted>
		break;
 800c66e:	e7ef      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2]);
 800c670:	686b      	ldr	r3, [r5, #4]
 800c672:	682a      	ldr	r2, [r5, #0]
 800c674:	68a9      	ldr	r1, [r5, #8]
 800c676:	9100      	str	r1, [sp, #0]
 800c678:	4651      	mov	r1, sl
 800c67a:	4648      	mov	r0, r9
 800c67c:	f7f7 f940 	bl	8003900 <print_formatted>
		break;
 800c680:	e7e6      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c682:	686b      	ldr	r3, [r5, #4]
 800c684:	682a      	ldr	r2, [r5, #0]
 800c686:	68e9      	ldr	r1, [r5, #12]
 800c688:	9101      	str	r1, [sp, #4]
 800c68a:	68a9      	ldr	r1, [r5, #8]
 800c68c:	9100      	str	r1, [sp, #0]
 800c68e:	4651      	mov	r1, sl
 800c690:	4648      	mov	r0, r9
 800c692:	f7f7 f935 	bl	8003900 <print_formatted>
		break;
 800c696:	e7db      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c698:	686b      	ldr	r3, [r5, #4]
 800c69a:	682a      	ldr	r2, [r5, #0]
 800c69c:	6929      	ldr	r1, [r5, #16]
 800c69e:	9102      	str	r1, [sp, #8]
 800c6a0:	68e9      	ldr	r1, [r5, #12]
 800c6a2:	9101      	str	r1, [sp, #4]
 800c6a4:	68a9      	ldr	r1, [r5, #8]
 800c6a6:	9100      	str	r1, [sp, #0]
 800c6a8:	4651      	mov	r1, sl
 800c6aa:	4648      	mov	r0, r9
 800c6ac:	f7f7 f928 	bl	8003900 <print_formatted>
		break;
 800c6b0:	e7ce      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c6b2:	686b      	ldr	r3, [r5, #4]
 800c6b4:	682a      	ldr	r2, [r5, #0]
 800c6b6:	6969      	ldr	r1, [r5, #20]
 800c6b8:	9103      	str	r1, [sp, #12]
 800c6ba:	6929      	ldr	r1, [r5, #16]
 800c6bc:	9102      	str	r1, [sp, #8]
 800c6be:	68e9      	ldr	r1, [r5, #12]
 800c6c0:	9101      	str	r1, [sp, #4]
 800c6c2:	68a9      	ldr	r1, [r5, #8]
 800c6c4:	9100      	str	r1, [sp, #0]
 800c6c6:	4651      	mov	r1, sl
 800c6c8:	4648      	mov	r0, r9
 800c6ca:	f7f7 f919 	bl	8003900 <print_formatted>
		break;
 800c6ce:	e7bf      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c6d0:	686b      	ldr	r3, [r5, #4]
 800c6d2:	682a      	ldr	r2, [r5, #0]
 800c6d4:	69a9      	ldr	r1, [r5, #24]
 800c6d6:	9104      	str	r1, [sp, #16]
 800c6d8:	6969      	ldr	r1, [r5, #20]
 800c6da:	9103      	str	r1, [sp, #12]
 800c6dc:	6929      	ldr	r1, [r5, #16]
 800c6de:	9102      	str	r1, [sp, #8]
 800c6e0:	68e9      	ldr	r1, [r5, #12]
 800c6e2:	9101      	str	r1, [sp, #4]
 800c6e4:	68a9      	ldr	r1, [r5, #8]
 800c6e6:	9100      	str	r1, [sp, #0]
 800c6e8:	4651      	mov	r1, sl
 800c6ea:	4648      	mov	r0, r9
 800c6ec:	f7f7 f908 	bl	8003900 <print_formatted>
		break;
 800c6f0:	e7ae      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c6f2:	686b      	ldr	r3, [r5, #4]
 800c6f4:	682a      	ldr	r2, [r5, #0]
 800c6f6:	69e9      	ldr	r1, [r5, #28]
 800c6f8:	9105      	str	r1, [sp, #20]
 800c6fa:	69a9      	ldr	r1, [r5, #24]
 800c6fc:	9104      	str	r1, [sp, #16]
 800c6fe:	6969      	ldr	r1, [r5, #20]
 800c700:	9103      	str	r1, [sp, #12]
 800c702:	6929      	ldr	r1, [r5, #16]
 800c704:	9102      	str	r1, [sp, #8]
 800c706:	68e9      	ldr	r1, [r5, #12]
 800c708:	9101      	str	r1, [sp, #4]
 800c70a:	68a9      	ldr	r1, [r5, #8]
 800c70c:	9100      	str	r1, [sp, #0]
 800c70e:	4651      	mov	r1, sl
 800c710:	4648      	mov	r0, r9
 800c712:	f7f7 f8f5 	bl	8003900 <print_formatted>
		break;
 800c716:	e79b      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c718:	686b      	ldr	r3, [r5, #4]
 800c71a:	682a      	ldr	r2, [r5, #0]
 800c71c:	6a29      	ldr	r1, [r5, #32]
 800c71e:	9106      	str	r1, [sp, #24]
 800c720:	69e9      	ldr	r1, [r5, #28]
 800c722:	9105      	str	r1, [sp, #20]
 800c724:	69a9      	ldr	r1, [r5, #24]
 800c726:	9104      	str	r1, [sp, #16]
 800c728:	6969      	ldr	r1, [r5, #20]
 800c72a:	9103      	str	r1, [sp, #12]
 800c72c:	6929      	ldr	r1, [r5, #16]
 800c72e:	9102      	str	r1, [sp, #8]
 800c730:	68e9      	ldr	r1, [r5, #12]
 800c732:	9101      	str	r1, [sp, #4]
 800c734:	68a9      	ldr	r1, [r5, #8]
 800c736:	9100      	str	r1, [sp, #0]
 800c738:	4651      	mov	r1, sl
 800c73a:	4648      	mov	r0, r9
 800c73c:	f7f7 f8e0 	bl	8003900 <print_formatted>
		break;
 800c740:	e786      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c742:	686b      	ldr	r3, [r5, #4]
 800c744:	682a      	ldr	r2, [r5, #0]
 800c746:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c748:	9107      	str	r1, [sp, #28]
 800c74a:	6a29      	ldr	r1, [r5, #32]
 800c74c:	9106      	str	r1, [sp, #24]
 800c74e:	69e9      	ldr	r1, [r5, #28]
 800c750:	9105      	str	r1, [sp, #20]
 800c752:	69a9      	ldr	r1, [r5, #24]
 800c754:	9104      	str	r1, [sp, #16]
 800c756:	6969      	ldr	r1, [r5, #20]
 800c758:	9103      	str	r1, [sp, #12]
 800c75a:	6929      	ldr	r1, [r5, #16]
 800c75c:	9102      	str	r1, [sp, #8]
 800c75e:	68e9      	ldr	r1, [r5, #12]
 800c760:	9101      	str	r1, [sp, #4]
 800c762:	68a9      	ldr	r1, [r5, #8]
 800c764:	9100      	str	r1, [sp, #0]
 800c766:	4651      	mov	r1, sl
 800c768:	4648      	mov	r0, r9
 800c76a:	f7f7 f8c9 	bl	8003900 <print_formatted>
		break;
 800c76e:	e76f      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c770:	686b      	ldr	r3, [r5, #4]
 800c772:	682a      	ldr	r2, [r5, #0]
 800c774:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800c776:	9108      	str	r1, [sp, #32]
 800c778:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c77a:	9107      	str	r1, [sp, #28]
 800c77c:	6a29      	ldr	r1, [r5, #32]
 800c77e:	9106      	str	r1, [sp, #24]
 800c780:	69e9      	ldr	r1, [r5, #28]
 800c782:	9105      	str	r1, [sp, #20]
 800c784:	69a9      	ldr	r1, [r5, #24]
 800c786:	9104      	str	r1, [sp, #16]
 800c788:	6969      	ldr	r1, [r5, #20]
 800c78a:	9103      	str	r1, [sp, #12]
 800c78c:	6929      	ldr	r1, [r5, #16]
 800c78e:	9102      	str	r1, [sp, #8]
 800c790:	68e9      	ldr	r1, [r5, #12]
 800c792:	9101      	str	r1, [sp, #4]
 800c794:	68a9      	ldr	r1, [r5, #8]
 800c796:	9100      	str	r1, [sp, #0]
 800c798:	4651      	mov	r1, sl
 800c79a:	4648      	mov	r0, r9
 800c79c:	f7f7 f8b0 	bl	8003900 <print_formatted>
		break;
 800c7a0:	e756      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c7a2:	686b      	ldr	r3, [r5, #4]
 800c7a4:	682a      	ldr	r2, [r5, #0]
 800c7a6:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800c7a8:	9109      	str	r1, [sp, #36]	; 0x24
 800c7aa:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800c7ac:	9108      	str	r1, [sp, #32]
 800c7ae:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c7b0:	9107      	str	r1, [sp, #28]
 800c7b2:	6a29      	ldr	r1, [r5, #32]
 800c7b4:	9106      	str	r1, [sp, #24]
 800c7b6:	69e9      	ldr	r1, [r5, #28]
 800c7b8:	9105      	str	r1, [sp, #20]
 800c7ba:	69a9      	ldr	r1, [r5, #24]
 800c7bc:	9104      	str	r1, [sp, #16]
 800c7be:	6969      	ldr	r1, [r5, #20]
 800c7c0:	9103      	str	r1, [sp, #12]
 800c7c2:	6929      	ldr	r1, [r5, #16]
 800c7c4:	9102      	str	r1, [sp, #8]
 800c7c6:	68e9      	ldr	r1, [r5, #12]
 800c7c8:	9101      	str	r1, [sp, #4]
 800c7ca:	68a9      	ldr	r1, [r5, #8]
 800c7cc:	9100      	str	r1, [sp, #0]
 800c7ce:	4651      	mov	r1, sl
 800c7d0:	4648      	mov	r0, r9
 800c7d2:	f7f7 f895 	bl	8003900 <print_formatted>
		break;
 800c7d6:	e73b      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c7d8:	686b      	ldr	r3, [r5, #4]
 800c7da:	682a      	ldr	r2, [r5, #0]
 800c7dc:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800c7de:	910a      	str	r1, [sp, #40]	; 0x28
 800c7e0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800c7e2:	9109      	str	r1, [sp, #36]	; 0x24
 800c7e4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800c7e6:	9108      	str	r1, [sp, #32]
 800c7e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c7ea:	9107      	str	r1, [sp, #28]
 800c7ec:	6a29      	ldr	r1, [r5, #32]
 800c7ee:	9106      	str	r1, [sp, #24]
 800c7f0:	69e9      	ldr	r1, [r5, #28]
 800c7f2:	9105      	str	r1, [sp, #20]
 800c7f4:	69a9      	ldr	r1, [r5, #24]
 800c7f6:	9104      	str	r1, [sp, #16]
 800c7f8:	6969      	ldr	r1, [r5, #20]
 800c7fa:	9103      	str	r1, [sp, #12]
 800c7fc:	6929      	ldr	r1, [r5, #16]
 800c7fe:	9102      	str	r1, [sp, #8]
 800c800:	68e9      	ldr	r1, [r5, #12]
 800c802:	9101      	str	r1, [sp, #4]
 800c804:	68a9      	ldr	r1, [r5, #8]
 800c806:	9100      	str	r1, [sp, #0]
 800c808:	4651      	mov	r1, sl
 800c80a:	4648      	mov	r0, r9
 800c80c:	f7f7 f878 	bl	8003900 <print_formatted>
		break;
 800c810:	e71e      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c812:	686b      	ldr	r3, [r5, #4]
 800c814:	682a      	ldr	r2, [r5, #0]
 800c816:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800c818:	910b      	str	r1, [sp, #44]	; 0x2c
 800c81a:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800c81c:	910a      	str	r1, [sp, #40]	; 0x28
 800c81e:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800c820:	9109      	str	r1, [sp, #36]	; 0x24
 800c822:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800c824:	9108      	str	r1, [sp, #32]
 800c826:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c828:	9107      	str	r1, [sp, #28]
 800c82a:	6a29      	ldr	r1, [r5, #32]
 800c82c:	9106      	str	r1, [sp, #24]
 800c82e:	69e9      	ldr	r1, [r5, #28]
 800c830:	9105      	str	r1, [sp, #20]
 800c832:	69a9      	ldr	r1, [r5, #24]
 800c834:	9104      	str	r1, [sp, #16]
 800c836:	6969      	ldr	r1, [r5, #20]
 800c838:	9103      	str	r1, [sp, #12]
 800c83a:	6929      	ldr	r1, [r5, #16]
 800c83c:	9102      	str	r1, [sp, #8]
 800c83e:	68e9      	ldr	r1, [r5, #12]
 800c840:	9101      	str	r1, [sp, #4]
 800c842:	68a9      	ldr	r1, [r5, #8]
 800c844:	9100      	str	r1, [sp, #0]
 800c846:	4651      	mov	r1, sl
 800c848:	4648      	mov	r0, r9
 800c84a:	f7f7 f859 	bl	8003900 <print_formatted>
		break;
 800c84e:	e6ff      	b.n	800c650 <std_print+0x74>
		print_formatted(output, str, args[0], args[1], args[2],
 800c850:	686b      	ldr	r3, [r5, #4]
 800c852:	682a      	ldr	r2, [r5, #0]
 800c854:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800c856:	910c      	str	r1, [sp, #48]	; 0x30
 800c858:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800c85a:	910b      	str	r1, [sp, #44]	; 0x2c
 800c85c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800c85e:	910a      	str	r1, [sp, #40]	; 0x28
 800c860:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800c862:	9109      	str	r1, [sp, #36]	; 0x24
 800c864:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800c866:	9108      	str	r1, [sp, #32]
 800c868:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c86a:	9107      	str	r1, [sp, #28]
 800c86c:	6a29      	ldr	r1, [r5, #32]
 800c86e:	9106      	str	r1, [sp, #24]
 800c870:	69e9      	ldr	r1, [r5, #28]
 800c872:	9105      	str	r1, [sp, #20]
 800c874:	69a9      	ldr	r1, [r5, #24]
 800c876:	9104      	str	r1, [sp, #16]
 800c878:	6969      	ldr	r1, [r5, #20]
 800c87a:	9103      	str	r1, [sp, #12]
 800c87c:	6929      	ldr	r1, [r5, #16]
 800c87e:	9102      	str	r1, [sp, #8]
 800c880:	68e9      	ldr	r1, [r5, #12]
 800c882:	9101      	str	r1, [sp, #4]
 800c884:	68a9      	ldr	r1, [r5, #8]
 800c886:	9100      	str	r1, [sp, #0]
 800c888:	4651      	mov	r1, sl
 800c88a:	4648      	mov	r0, r9
 800c88c:	f7f7 f838 	bl	8003900 <print_formatted>
}
 800c890:	e6de      	b.n	800c650 <std_print+0x74>

0800c892 <log_output_flush>:
{
 800c892:	b510      	push	{r4, lr}
 800c894:	4604      	mov	r4, r0
		     output->control_block->offset,
 800c896:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
 800c898:	6853      	ldr	r3, [r2, #4]
 800c89a:	6812      	ldr	r2, [r2, #0]
 800c89c:	6881      	ldr	r1, [r0, #8]
 800c89e:	6800      	ldr	r0, [r0, #0]
 800c8a0:	f7ff fe50 	bl	800c544 <buffer_write>
	output->control_block->offset = 0;
 800c8a4:	6863      	ldr	r3, [r4, #4]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	601a      	str	r2, [r3, #0]
}
 800c8aa:	bd10      	pop	{r4, pc}

0800c8ac <out_func>:
{
 800c8ac:	b538      	push	{r3, r4, r5, lr}
 800c8ae:	4605      	mov	r5, r0
 800c8b0:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
 800c8b2:	684b      	ldr	r3, [r1, #4]
 800c8b4:	681a      	ldr	r2, [r3, #0]
 800c8b6:	68cb      	ldr	r3, [r1, #12]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	d00f      	beq.n	800c8dc <out_func+0x30>
	idx = atomic_inc(&out_ctx->control_block->offset);
 800c8bc:	6863      	ldr	r3, [r4, #4]
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800c8be:	f3bf 8f5b 	dmb	ish
 800c8c2:	e853 2f00 	ldrex	r2, [r3]
 800c8c6:	1c51      	adds	r1, r2, #1
 800c8c8:	e843 1000 	strex	r0, r1, [r3]
 800c8cc:	2800      	cmp	r0, #0
 800c8ce:	d1f8      	bne.n	800c8c2 <out_func+0x16>
 800c8d0:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
 800c8d4:	68a3      	ldr	r3, [r4, #8]
 800c8d6:	549d      	strb	r5, [r3, r2]
}
 800c8d8:	2000      	movs	r0, #0
 800c8da:	bd38      	pop	{r3, r4, r5, pc}
		log_output_flush(out_ctx);
 800c8dc:	4608      	mov	r0, r1
 800c8de:	f7ff ffd8 	bl	800c892 <log_output_flush>
 800c8e2:	e7eb      	b.n	800c8bc <out_func+0x10>

0800c8e4 <log_output_msg_process>:
{
 800c8e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8e6:	b085      	sub	sp, #20
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	460c      	mov	r4, r1
 800c8ec:	4617      	mov	r7, r2
 800c8ee:	f891 c008 	ldrb.w	ip, [r1, #8]
 800c8f2:	f08c 0c01 	eor.w	ip, ip, #1
 800c8f6:	f00c 0201 	and.w	r2, ip, #1
	return msg->hdr.timestamp;
 800c8fa:	68cb      	ldr	r3, [r1, #12]
	return msg->hdr.ids.level;
 800c8fc:	f891 c00a 	ldrb.w	ip, [r1, #10]
	return msg->hdr.ids.domain_id;
 800c900:	f3cc 00c2 	ubfx	r0, ip, #3, #3
	return msg->hdr.ids.source_id;
 800c904:	8949      	ldrh	r1, [r1, #10]
	int16_t source_id = (int16_t)log_msg_source_id_get(msg);
 800c906:	f3c1 1189 	ubfx	r1, r1, #6, #10
			0 : prefix_print(output, flags, std_msg, timestamp,
 800c90a:	f01c 0507 	ands.w	r5, ip, #7
 800c90e:	d10f      	bne.n	800c930 <log_output_msg_process+0x4c>
 800c910:	2200      	movs	r2, #0
	return  (msg->hdr.params.generic.type == LOG_MSG_TYPE_STD);
 800c912:	7a23      	ldrb	r3, [r4, #8]
	if (log_msg_is_std(msg)) {
 800c914:	f013 0f01 	tst.w	r3, #1
 800c918:	d013      	beq.n	800c942 <log_output_msg_process+0x5e>
	} else if (raw_string) {
 800c91a:	b9bd      	cbnz	r5, 800c94c <log_output_msg_process+0x68>
		raw_string_print(msg, output);
 800c91c:	4631      	mov	r1, r6
 800c91e:	4620      	mov	r0, r4
 800c920:	f7f7 f934 	bl	8003b8c <raw_string_print>
	if (!raw_string) {
 800c924:	b9c5      	cbnz	r5, 800c958 <log_output_msg_process+0x74>
	log_output_flush(output);
 800c926:	4630      	mov	r0, r6
 800c928:	f7ff ffb3 	bl	800c892 <log_output_flush>
}
 800c92c:	b005      	add	sp, #20
 800c92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			0 : prefix_print(output, flags, std_msg, timestamp,
 800c930:	9102      	str	r1, [sp, #8]
 800c932:	9001      	str	r0, [sp, #4]
 800c934:	9500      	str	r5, [sp, #0]
 800c936:	4639      	mov	r1, r7
 800c938:	4630      	mov	r0, r6
 800c93a:	f7ff fe28 	bl	800c58e <prefix_print>
 800c93e:	4602      	mov	r2, r0
 800c940:	e7e7      	b.n	800c912 <log_output_msg_process+0x2e>
		std_print(msg, output);
 800c942:	4631      	mov	r1, r6
 800c944:	4620      	mov	r0, r4
 800c946:	f7ff fe49 	bl	800c5dc <std_print>
 800c94a:	e7eb      	b.n	800c924 <log_output_msg_process+0x40>
		hexdump_print(msg, output, prefix_offset, flags);
 800c94c:	463b      	mov	r3, r7
 800c94e:	4631      	mov	r1, r6
 800c950:	4620      	mov	r0, r4
 800c952:	f7f7 f8ef 	bl	8003b34 <hexdump_print>
 800c956:	e7e5      	b.n	800c924 <log_output_msg_process+0x40>
		postfix_print(output, flags, level);
 800c958:	462a      	mov	r2, r5
 800c95a:	4639      	mov	r1, r7
 800c95c:	4630      	mov	r0, r6
 800c95e:	f7ff fe0a 	bl	800c576 <postfix_print>
 800c962:	e7e0      	b.n	800c926 <log_output_msg_process+0x42>

0800c964 <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
 800c964:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
 800c966:	f7f7 f9c9 	bl	8003cfc <__do_global_ctors_aux>
	__do_init_array_aux();
 800c96a:	f7f7 f9b9 	bl	8003ce0 <__do_init_array_aux>
}
 800c96e:	bd08      	pop	{r3, pc}

0800c970 <stm32_dt_pinctrl_configure>:
 *
 * @return 0 on success, -EINVAL otherwise
 */
int stm32_dt_pinctrl_configure(const struct soc_gpio_pinctrl *pinctrl,
			       size_t list_size, uint32_t base)
{
 800c970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t pin, mux;
	uint32_t func = 0;
	int ret = 0;

	if (!list_size) {
 800c972:	b329      	cbz	r1, 800c9c0 <stm32_dt_pinctrl_configure+0x50>
 800c974:	4606      	mov	r6, r0
 800c976:	460f      	mov	r7, r1
	}
#else
	ARG_UNUSED(base);
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (int i = 0; i < list_size; i++) {
 800c978:	2400      	movs	r4, #0
	uint32_t func = 0;
 800c97a:	4625      	mov	r5, r4
 800c97c:	e00f      	b.n	800c99e <stm32_dt_pinctrl_configure+0x2e>
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#else
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
			func = pinctrl[i].pincfg | STM32_MODER_ALT_MODE;
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 800c97e:	b2d3      	uxtb	r3, r2
 800c980:	2b10      	cmp	r3, #16
 800c982:	d019      	beq.n	800c9b8 <stm32_dt_pinctrl_configure+0x48>
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 800c984:	0b13      	lsrs	r3, r2, #12
 800c986:	011b      	lsls	r3, r3, #4
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	f3c2 2003 	ubfx	r0, r2, #8, #4
			       STM32_DT_PINMUX_LINE(mux));

		ret = stm32_pin_configure(pin, func, STM32_DT_PINMUX_FUNC(mux));
 800c98e:	b2d2      	uxtb	r2, r2
 800c990:	4629      	mov	r1, r5
 800c992:	4318      	orrs	r0, r3
 800c994:	f7f7 f9c2 	bl	8003d1c <stm32_pin_configure>
		if (ret != 0) {
 800c998:	4603      	mov	r3, r0
 800c99a:	b990      	cbnz	r0, 800c9c2 <stm32_dt_pinctrl_configure+0x52>
	for (int i = 0; i < list_size; i++) {
 800c99c:	3401      	adds	r4, #1
 800c99e:	42bc      	cmp	r4, r7
 800c9a0:	d20c      	bcs.n	800c9bc <stm32_dt_pinctrl_configure+0x4c>
		mux = pinctrl[i].pinmux;
 800c9a2:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 800c9a6:	f856 2034 	ldr.w	r2, [r6, r4, lsl #3]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 800c9aa:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 800c9ae:	d1e6      	bne.n	800c97e <stm32_dt_pinctrl_configure+0xe>
			func = pinctrl[i].pincfg | STM32_MODER_ALT_MODE;
 800c9b0:	685d      	ldr	r5, [r3, #4]
 800c9b2:	f045 0520 	orr.w	r5, r5, #32
 800c9b6:	e7e5      	b.n	800c984 <stm32_dt_pinctrl_configure+0x14>
			func = STM32_MODER_ANALOG_MODE;
 800c9b8:	2530      	movs	r5, #48	; 0x30
 800c9ba:	e7e3      	b.n	800c984 <stm32_dt_pinctrl_configure+0x14>
			return ret;
		}
	}

	return 0;
 800c9bc:	2300      	movs	r3, #0
 800c9be:	e000      	b.n	800c9c2 <stm32_dt_pinctrl_configure+0x52>
		return 0;
 800c9c0:	2300      	movs	r3, #0
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c9c6 <z_arm_fatal_error>:

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800c9c6:	b538      	push	{r3, r4, r5, lr}
 800c9c8:	4604      	mov	r4, r0

	if (esf != NULL) {
 800c9ca:	460d      	mov	r5, r1
 800c9cc:	b111      	cbz	r1, 800c9d4 <z_arm_fatal_error+0xe>
		esf_dump(esf);
 800c9ce:	4608      	mov	r0, r1
 800c9d0:	f7f7 f9de 	bl	8003d90 <esf_dump>
	}
	z_fatal_error(reason, esf);
 800c9d4:	4629      	mov	r1, r5
 800c9d6:	4620      	mov	r0, r4
 800c9d8:	f7fc f8e2 	bl	8008ba0 <z_fatal_error>
}
 800c9dc:	bd38      	pop	{r3, r4, r5, pc}

0800c9de <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 800c9de:	b508      	push	{r3, lr}
 800c9e0:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
 800c9e2:	6800      	ldr	r0, [r0, #0]
 800c9e4:	f7ff ffef 	bl	800c9c6 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
 800c9e8:	bd08      	pop	{r3, pc}

0800c9ea <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
 800c9ea:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 800c9ec:	2100      	movs	r1, #0
 800c9ee:	2001      	movs	r0, #1
 800c9f0:	f7ff ffe9 	bl	800c9c6 <z_arm_fatal_error>
}
 800c9f4:	bd08      	pop	{r3, pc}

0800c9f6 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
 800c9f6:	b508      	push	{r3, lr}
	handler();
 800c9f8:	f7f7 fa3c 	bl	8003e74 <z_SysNmiOnReset>
	z_arm_int_exit();
 800c9fc:	f7f7 fb26 	bl	800404c <z_arm_exc_exit>
}
 800ca00:	bd08      	pop	{r3, pc}

0800ca02 <memory_fault_recoverable>:
}
 800ca02:	2000      	movs	r0, #0
 800ca04:	4770      	bx	lr

0800ca06 <fault_handle>:
{
 800ca06:	b508      	push	{r3, lr}
	*recoverable = false;
 800ca08:	2300      	movs	r3, #0
 800ca0a:	7013      	strb	r3, [r2, #0]
	switch (fault) {
 800ca0c:	1ecb      	subs	r3, r1, #3
 800ca0e:	2b09      	cmp	r3, #9
 800ca10:	d81a      	bhi.n	800ca48 <fault_handle+0x42>
 800ca12:	e8df f003 	tbb	[pc, r3]
 800ca16:	0905      	.short	0x0905
 800ca18:	1919110d 	.word	0x1919110d
 800ca1c:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
 800ca20:	4611      	mov	r1, r2
 800ca22:	f7f7 fda7 	bl	8004574 <hard_fault>
}
 800ca26:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
 800ca28:	2100      	movs	r1, #0
 800ca2a:	f7f7 fcc1 	bl	80043b0 <mem_manage_fault>
		break;
 800ca2e:	e7fa      	b.n	800ca26 <fault_handle+0x20>
		reason = bus_fault(esf, 0, recoverable);
 800ca30:	2100      	movs	r1, #0
 800ca32:	f7f7 fbe5 	bl	8004200 <bus_fault>
		break;
 800ca36:	e7f6      	b.n	800ca26 <fault_handle+0x20>
		reason = usage_fault(esf);
 800ca38:	f7f7 fb16 	bl	8004068 <usage_fault>
		break;
 800ca3c:	e7f3      	b.n	800ca26 <fault_handle+0x20>
		debug_monitor(esf, recoverable);
 800ca3e:	4611      	mov	r1, r2
 800ca40:	f7f7 fbc4 	bl	80041cc <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800ca44:	2000      	movs	r0, #0
		break;
 800ca46:	e7ee      	b.n	800ca26 <fault_handle+0x20>
		reserved_exception(esf, fault);
 800ca48:	f7f7 fe34 	bl	80046b4 <reserved_exception>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800ca4c:	2000      	movs	r0, #0
	return reason;
 800ca4e:	e7ea      	b.n	800ca26 <fault_handle+0x20>

0800ca50 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
 800ca50:	6843      	ldr	r3, [r0, #4]
 800ca52:	1e5a      	subs	r2, r3, #1
		&&
 800ca54:	4213      	tst	r3, r2
 800ca56:	d106      	bne.n	800ca66 <mpu_partition_is_valid+0x16>
		&&
 800ca58:	2b1f      	cmp	r3, #31
 800ca5a:	d906      	bls.n	800ca6a <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
 800ca5c:	6803      	ldr	r3, [r0, #0]
		&&
 800ca5e:	421a      	tst	r2, r3
 800ca60:	d005      	beq.n	800ca6e <mpu_partition_is_valid+0x1e>
 800ca62:	2000      	movs	r0, #0
 800ca64:	4770      	bx	lr
 800ca66:	2000      	movs	r0, #0
 800ca68:	4770      	bx	lr
 800ca6a:	2000      	movs	r0, #0
 800ca6c:	4770      	bx	lr
 800ca6e:	2001      	movs	r0, #1
}
 800ca70:	4770      	bx	lr

0800ca72 <mpu_configure_region>:
{
 800ca72:	b500      	push	{lr}
 800ca74:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
 800ca76:	680b      	ldr	r3, [r1, #0]
 800ca78:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
 800ca7a:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800ca7c:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
 800ca7e:	2b20      	cmp	r3, #32
 800ca80:	d912      	bls.n	800caa8 <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
 800ca82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca86:	d811      	bhi.n	800caac <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 800ca88:	3b01      	subs	r3, #1
 800ca8a:	fab3 f383 	clz	r3, r3
 800ca8e:	f1c3 031f 	rsb	r3, r3, #31
 800ca92:	005b      	lsls	r3, r3, #1
 800ca94:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800ca98:	4313      	orrs	r3, r2
 800ca9a:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
 800ca9c:	a901      	add	r1, sp, #4
 800ca9e:	f7f7 ff23 	bl	80048e8 <region_allocate_and_init>
}
 800caa2:	b005      	add	sp, #20
 800caa4:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
 800caa8:	2308      	movs	r3, #8
 800caaa:	e7f5      	b.n	800ca98 <mpu_configure_region+0x26>
		return REGION_4G;
 800caac:	233e      	movs	r3, #62	; 0x3e
 800caae:	e7f3      	b.n	800ca98 <mpu_configure_region+0x26>

0800cab0 <arm_core_mpu_configure_static_mpu_regions>:
{
 800cab0:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
 800cab2:	f7f7 ff7b 	bl	80049ac <mpu_configure_static_mpu_regions>
}
 800cab6:	bd08      	pop	{r3, pc}

0800cab8 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
 800cab8:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
 800caba:	f7f7 ff81 	bl	80049c0 <mpu_configure_dynamic_mpu_regions>
}
 800cabe:	bd08      	pop	{r3, pc}

0800cac0 <malloc_prepare>:
}
 800cac0:	2000      	movs	r0, #0
 800cac2:	4770      	bx	lr

0800cac4 <_stdout_hook_default>:
}
 800cac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cac8:	4770      	bx	lr

0800caca <_stdin_hook_default>:
}
 800caca:	2000      	movs	r0, #0
 800cacc:	4770      	bx	lr

0800cace <_read>:
{
 800cace:	b508      	push	{r3, lr}
 800cad0:	4608      	mov	r0, r1
 800cad2:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
 800cad4:	f7f7 ffcc 	bl	8004a70 <z_impl_zephyr_read_stdin>
}
 800cad8:	bd08      	pop	{r3, pc}

0800cada <_write>:
{
 800cada:	b508      	push	{r3, lr}
 800cadc:	4608      	mov	r0, r1
 800cade:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
 800cae0:	f7f7 ffdc 	bl	8004a9c <z_impl_zephyr_write_stdout>
}
 800cae4:	bd08      	pop	{r3, pc}

0800cae6 <_close>:
}
 800cae6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800caea:	4770      	bx	lr

0800caec <_lseek>:
}
 800caec:	2000      	movs	r0, #0
 800caee:	4770      	bx	lr

0800caf0 <_isatty>:
}
 800caf0:	2802      	cmp	r0, #2
 800caf2:	bfcc      	ite	gt
 800caf4:	2000      	movgt	r0, #0
 800caf6:	2001      	movle	r0, #1
 800caf8:	4770      	bx	lr

0800cafa <_kill>:
}
 800cafa:	2000      	movs	r0, #0
 800cafc:	4770      	bx	lr

0800cafe <_getpid>:
}
 800cafe:	2000      	movs	r0, #0
 800cb00:	4770      	bx	lr

0800cb02 <_fstat>:
	st->st_mode = S_IFCHR;
 800cb02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800cb06:	604b      	str	r3, [r1, #4]
}
 800cb08:	2000      	movs	r0, #0
 800cb0a:	4770      	bx	lr

0800cb0c <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800cb0c:	b510      	push	{r4, lr}
 800cb0e:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
 800cb10:	2014      	movs	r0, #20
 800cb12:	f7fd febf 	bl	800a894 <malloc>
 800cb16:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
 800cb18:	f001 f85d 	bl	800dbd6 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
 800cb1c:	bd10      	pop	{r4, pc}

0800cb1e <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800cb1e:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
 800cb20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cb24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cb28:	f7fc fb14 	bl	8009154 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
 800cb2c:	bd08      	pop	{r3, pc}

0800cb2e <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800cb2e:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
 800cb30:	f7fc fb9a 	bl	8009268 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
 800cb34:	bd08      	pop	{r3, pc}

0800cb36 <__stm32_exti_isr_0>:
{
 800cb36:	b508      	push	{r3, lr}
 800cb38:	4602      	mov	r2, r0
	__stm32_exti_isr(0, 1, arg);
 800cb3a:	2101      	movs	r1, #1
 800cb3c:	2000      	movs	r0, #0
 800cb3e:	f7f7 ffe7 	bl	8004b10 <__stm32_exti_isr>
}
 800cb42:	bd08      	pop	{r3, pc}

0800cb44 <__stm32_exti_isr_1>:
{
 800cb44:	b508      	push	{r3, lr}
 800cb46:	4602      	mov	r2, r0
	__stm32_exti_isr(1, 2, arg);
 800cb48:	2102      	movs	r1, #2
 800cb4a:	2001      	movs	r0, #1
 800cb4c:	f7f7 ffe0 	bl	8004b10 <__stm32_exti_isr>
}
 800cb50:	bd08      	pop	{r3, pc}

0800cb52 <__stm32_exti_isr_2>:
{
 800cb52:	b508      	push	{r3, lr}
 800cb54:	4602      	mov	r2, r0
	__stm32_exti_isr(2, 3, arg);
 800cb56:	2103      	movs	r1, #3
 800cb58:	2002      	movs	r0, #2
 800cb5a:	f7f7 ffd9 	bl	8004b10 <__stm32_exti_isr>
}
 800cb5e:	bd08      	pop	{r3, pc}

0800cb60 <__stm32_exti_isr_3>:
{
 800cb60:	b508      	push	{r3, lr}
 800cb62:	4602      	mov	r2, r0
	__stm32_exti_isr(3, 4, arg);
 800cb64:	2104      	movs	r1, #4
 800cb66:	2003      	movs	r0, #3
 800cb68:	f7f7 ffd2 	bl	8004b10 <__stm32_exti_isr>
}
 800cb6c:	bd08      	pop	{r3, pc}

0800cb6e <__stm32_exti_isr_4>:
{
 800cb6e:	b508      	push	{r3, lr}
 800cb70:	4602      	mov	r2, r0
	__stm32_exti_isr(4, 5, arg);
 800cb72:	2105      	movs	r1, #5
 800cb74:	2004      	movs	r0, #4
 800cb76:	f7f7 ffcb 	bl	8004b10 <__stm32_exti_isr>
}
 800cb7a:	bd08      	pop	{r3, pc}

0800cb7c <__stm32_exti_isr_9_5>:
{
 800cb7c:	b508      	push	{r3, lr}
 800cb7e:	4602      	mov	r2, r0
	__stm32_exti_isr(5, 10, arg);
 800cb80:	210a      	movs	r1, #10
 800cb82:	2005      	movs	r0, #5
 800cb84:	f7f7 ffc4 	bl	8004b10 <__stm32_exti_isr>
}
 800cb88:	bd08      	pop	{r3, pc}

0800cb8a <__stm32_exti_isr_15_10>:
{
 800cb8a:	b508      	push	{r3, lr}
 800cb8c:	4602      	mov	r2, r0
	__stm32_exti_isr(10, 16, arg);
 800cb8e:	2110      	movs	r1, #16
 800cb90:	200a      	movs	r0, #10
 800cb92:	f7f7 ffbd 	bl	8004b10 <__stm32_exti_isr>
}
 800cb96:	bd08      	pop	{r3, pc}

0800cb98 <__stm32_exti_connect_irqs>:

/**
 * @brief connect all interrupts
 */
static void __stm32_exti_connect_irqs(const struct device *dev)
{
 800cb98:	b508      	push	{r3, lr}
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	4611      	mov	r1, r2
 800cb9e:	2006      	movs	r0, #6
 800cba0:	f7f7 f952 	bl	8003e48 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 800cba4:	2200      	movs	r2, #0
 800cba6:	4611      	mov	r1, r2
 800cba8:	2007      	movs	r0, #7
 800cbaa:	f7f7 f94d 	bl	8003e48 <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 800cbae:	2200      	movs	r2, #0
 800cbb0:	4611      	mov	r1, r2
 800cbb2:	2008      	movs	r0, #8
 800cbb4:	f7f7 f948 	bl	8003e48 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 800cbb8:	2200      	movs	r2, #0
 800cbba:	4611      	mov	r1, r2
 800cbbc:	2009      	movs	r0, #9
 800cbbe:	f7f7 f943 	bl	8003e48 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	4611      	mov	r1, r2
 800cbc6:	200a      	movs	r0, #10
 800cbc8:	f7f7 f93e 	bl	8003e48 <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 800cbcc:	2200      	movs	r2, #0
 800cbce:	4611      	mov	r1, r2
 800cbd0:	2017      	movs	r0, #23
 800cbd2:	f7f7 f939 	bl	8003e48 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	4611      	mov	r1, r2
 800cbda:	2028      	movs	r0, #40	; 0x28
 800cbdc:	f7f7 f934 	bl	8003e48 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_LPTIM1_IRQ_PRI,
		__stm32_exti_isr_23, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F7X */
#endif
}
 800cbe0:	bd08      	pop	{r3, pc}

0800cbe2 <stm32_exti_init>:
{
 800cbe2:	b508      	push	{r3, lr}
	__stm32_exti_connect_irqs(dev);
 800cbe4:	f7ff ffd8 	bl	800cb98 <__stm32_exti_connect_irqs>
}
 800cbe8:	2000      	movs	r0, #0
 800cbea:	bd08      	pop	{r3, pc}

0800cbec <config_bus_clk_init>:
	clk_init->AHBCLKDivider = ahb_prescaler(STM32_AHB_PRESCALER);
 800cbec:	2300      	movs	r3, #0
 800cbee:	6003      	str	r3, [r0, #0]
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 800cbf0:	6043      	str	r3, [r0, #4]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 800cbf2:	6083      	str	r3, [r0, #8]
}
 800cbf4:	4770      	bx	lr

0800cbf6 <get_bus_clock>:
}
 800cbf6:	fbb0 f0f1 	udiv	r0, r0, r1
 800cbfa:	4770      	bx	lr

0800cbfc <config_pll_init>:
	pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR);
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	6003      	str	r3, [r0, #0]
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
 800cc00:	2314      	movs	r3, #20
 800cc02:	6043      	str	r3, [r0, #4]
	pllinit->PLLR = pllr(STM32_PLL_R_DIVISOR);
 800cc04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800cc08:	6083      	str	r3, [r0, #8]
}
 800cc0a:	4770      	bx	lr

0800cc0c <gpio_stm32_isr>:
{
 800cc0c:	b570      	push	{r4, r5, r6, lr}
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 800cc0e:	684e      	ldr	r6, [r1, #4]
 800cc10:	2501      	movs	r5, #1
 800cc12:	4085      	lsls	r5, r0
	return list->head;
 800cc14:	6889      	ldr	r1, [r1, #8]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800cc16:	b119      	cbz	r1, 800cc20 <gpio_stm32_isr+0x14>
 800cc18:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
 800cc1a:	b149      	cbz	r1, 800cc30 <gpio_stm32_isr+0x24>
	return node->next;
 800cc1c:	680c      	ldr	r4, [r1, #0]
 800cc1e:	e007      	b.n	800cc30 <gpio_stm32_isr+0x24>
 800cc20:	460c      	mov	r4, r1
 800cc22:	e005      	b.n	800cc30 <gpio_stm32_isr+0x24>
 800cc24:	b164      	cbz	r4, 800cc40 <gpio_stm32_isr+0x34>
 800cc26:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800cc28:	b104      	cbz	r4, 800cc2c <gpio_stm32_isr+0x20>
	return node->next;
 800cc2a:	6823      	ldr	r3, [r4, #0]
 800cc2c:	4621      	mov	r1, r4
 800cc2e:	461c      	mov	r4, r3
 800cc30:	b141      	cbz	r1, 800cc44 <gpio_stm32_isr+0x38>
		if (cb->pin_mask & pins) {
 800cc32:	688a      	ldr	r2, [r1, #8]
 800cc34:	402a      	ands	r2, r5
 800cc36:	d0f5      	beq.n	800cc24 <gpio_stm32_isr+0x18>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 800cc38:	684b      	ldr	r3, [r1, #4]
 800cc3a:	4630      	mov	r0, r6
 800cc3c:	4798      	blx	r3
 800cc3e:	e7f1      	b.n	800cc24 <gpio_stm32_isr+0x18>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800cc40:	4623      	mov	r3, r4
 800cc42:	e7f3      	b.n	800cc2c <gpio_stm32_isr+0x20>
}
 800cc44:	bd70      	pop	{r4, r5, r6, pc}

0800cc46 <gpio_stm32_flags_to_conf>:
	if ((flags & GPIO_OUTPUT) != 0) {
 800cc46:	f410 7f00 	tst.w	r0, #512	; 0x200
 800cc4a:	d01b      	beq.n	800cc84 <gpio_stm32_flags_to_conf+0x3e>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 800cc4c:	2310      	movs	r3, #16
 800cc4e:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 800cc50:	f010 0f02 	tst.w	r0, #2
 800cc54:	d004      	beq.n	800cc60 <gpio_stm32_flags_to_conf+0x1a>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 800cc56:	f010 0f04 	tst.w	r0, #4
 800cc5a:	d02c      	beq.n	800ccb6 <gpio_stm32_flags_to_conf+0x70>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 800cc5c:	2350      	movs	r3, #80	; 0x50
 800cc5e:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800cc60:	f010 0310 	ands.w	r3, r0, #16
 800cc64:	d005      	beq.n	800cc72 <gpio_stm32_flags_to_conf+0x2c>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800cc66:	680b      	ldr	r3, [r1, #0]
 800cc68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cc6c:	600b      	str	r3, [r1, #0]
	return 0;
 800cc6e:	2000      	movs	r0, #0
 800cc70:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800cc72:	f010 0020 	ands.w	r0, r0, #32
 800cc76:	d020      	beq.n	800ccba <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800cc78:	680a      	ldr	r2, [r1, #0]
 800cc7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cc7e:	600a      	str	r2, [r1, #0]
	return 0;
 800cc80:	4618      	mov	r0, r3
 800cc82:	4770      	bx	lr
	} else if  ((flags & GPIO_INPUT) != 0) {
 800cc84:	f410 7f80 	tst.w	r0, #256	; 0x100
 800cc88:	d011      	beq.n	800ccae <gpio_stm32_flags_to_conf+0x68>
		*pincfg = STM32_PINCFG_MODE_INPUT;
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800cc8e:	f010 0310 	ands.w	r3, r0, #16
 800cc92:	d004      	beq.n	800cc9e <gpio_stm32_flags_to_conf+0x58>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800cc94:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cc98:	600b      	str	r3, [r1, #0]
	return 0;
 800cc9a:	2000      	movs	r0, #0
 800cc9c:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800cc9e:	f010 0020 	ands.w	r0, r0, #32
 800cca2:	d00a      	beq.n	800ccba <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800cca4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cca8:	600a      	str	r2, [r1, #0]
	return 0;
 800ccaa:	4618      	mov	r0, r3
 800ccac:	4770      	bx	lr
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 800ccae:	2330      	movs	r3, #48	; 0x30
 800ccb0:	600b      	str	r3, [r1, #0]
	return 0;
 800ccb2:	2000      	movs	r0, #0
 800ccb4:	4770      	bx	lr
				return -ENOTSUP;
 800ccb6:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 800ccba:	4770      	bx	lr

0800ccbc <gpio_stm32_port_get_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800ccbc:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800ccbe:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800ccc0:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 800ccc2:	600b      	str	r3, [r1, #0]
}
 800ccc4:	2000      	movs	r0, #0
 800ccc6:	4770      	bx	lr

0800ccc8 <gpio_stm32_port_set_masked_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800ccc8:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800ccca:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 800cccc:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 800ccce:	4042      	eors	r2, r0
 800ccd0:	400a      	ands	r2, r1
 800ccd2:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 800ccd4:	615a      	str	r2, [r3, #20]
}
 800ccd6:	2000      	movs	r0, #0
 800ccd8:	4770      	bx	lr

0800ccda <gpio_stm32_port_set_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800ccda:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800ccdc:	685b      	ldr	r3, [r3, #4]
	WRITE_REG(gpio->BSRR, pins);
 800ccde:	6199      	str	r1, [r3, #24]
}
 800cce0:	2000      	movs	r0, #0
 800cce2:	4770      	bx	lr

0800cce4 <gpio_stm32_port_clear_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800cce4:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800cce6:	685b      	ldr	r3, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800cce8:	6299      	str	r1, [r3, #40]	; 0x28
}
 800ccea:	2000      	movs	r0, #0
 800ccec:	4770      	bx	lr

0800ccee <gpio_stm32_port_toggle_bits>:
	const struct gpio_stm32_config *cfg = dev->config;
 800ccee:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800ccf0:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 800ccf2:	6953      	ldr	r3, [r2, #20]
 800ccf4:	404b      	eors	r3, r1
 800ccf6:	6153      	str	r3, [r2, #20]
}
 800ccf8:	2000      	movs	r0, #0
 800ccfa:	4770      	bx	lr

0800ccfc <gpio_stm32_manage_callback>:

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
 800ccfc:	b410      	push	{r4}
	struct gpio_stm32_data *data = dev->data;
 800ccfe:	6904      	ldr	r4, [r0, #16]

	return gpio_manage_callback(&data->cb, callback, set);
 800cd00:	f104 0c08 	add.w	ip, r4, #8
	return list->head;
 800cd04:	68a3      	ldr	r3, [r4, #8]
	if (!sys_slist_is_empty(callbacks)) {
 800cd06:	b1fb      	cbz	r3, 800cd48 <gpio_stm32_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800cd08:	2000      	movs	r0, #0
 800cd0a:	e00d      	b.n	800cd28 <gpio_stm32_manage_callback+0x2c>
	return node->next;
 800cd0c:	680b      	ldr	r3, [r1, #0]
	list->head = node;
 800cd0e:	60a3      	str	r3, [r4, #8]
	return list->tail;
 800cd10:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800cd14:	4281      	cmp	r1, r0
 800cd16:	d112      	bne.n	800cd3e <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800cd18:	f8cc 3004 	str.w	r3, [ip, #4]
}
 800cd1c:	e00f      	b.n	800cd3e <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800cd1e:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800cd22:	e00c      	b.n	800cd3e <gpio_stm32_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800cd24:	4618      	mov	r0, r3
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	b163      	cbz	r3, 800cd44 <gpio_stm32_manage_callback+0x48>
 800cd2a:	4299      	cmp	r1, r3
 800cd2c:	d1fa      	bne.n	800cd24 <gpio_stm32_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	d0ec      	beq.n	800cd0c <gpio_stm32_manage_callback+0x10>
	return node->next;
 800cd32:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
 800cd34:	6003      	str	r3, [r0, #0]
	return list->tail;
 800cd36:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800cd3a:	4299      	cmp	r1, r3
 800cd3c:	d0ef      	beq.n	800cd1e <gpio_stm32_manage_callback+0x22>
	parent->next = child;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800cd42:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
 800cd44:	b903      	cbnz	r3, 800cd48 <gpio_stm32_manage_callback+0x4c>
			if (!set) {
 800cd46:	b162      	cbz	r2, 800cd62 <gpio_stm32_manage_callback+0x66>
	if (set) {
 800cd48:	b172      	cbz	r2, 800cd68 <gpio_stm32_manage_callback+0x6c>
	return list->head;
 800cd4a:	68a3      	ldr	r3, [r4, #8]
	parent->next = child;
 800cd4c:	600b      	str	r3, [r1, #0]
	list->head = node;
 800cd4e:	60a1      	str	r1, [r4, #8]
	return list->tail;
 800cd50:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
 800cd54:	b10b      	cbz	r3, 800cd5a <gpio_stm32_manage_callback+0x5e>
	return 0;
 800cd56:	2000      	movs	r0, #0
 800cd58:	e007      	b.n	800cd6a <gpio_stm32_manage_callback+0x6e>
	list->tail = node;
 800cd5a:	f8cc 1004 	str.w	r1, [ip, #4]
 800cd5e:	2000      	movs	r0, #0
}
 800cd60:	e003      	b.n	800cd6a <gpio_stm32_manage_callback+0x6e>
				return -EINVAL;
 800cd62:	f06f 0015 	mvn.w	r0, #21
 800cd66:	e000      	b.n	800cd6a <gpio_stm32_manage_callback+0x6e>
	return 0;
 800cd68:	2000      	movs	r0, #0
}
 800cd6a:	bc10      	pop	{r4}
 800cd6c:	4770      	bx	lr

0800cd6e <gpio_stm32_configure>:
{
 800cd6e:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 800cd70:	6840      	ldr	r0, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800cd72:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 800cd74:	2001      	movs	r0, #1
 800cd76:	4088      	lsls	r0, r1
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 800cd78:	f002 0c30 	and.w	ip, r2, #48	; 0x30
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 800cd7c:	f3c2 1680 	ubfx	r6, r2, #6, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800cd80:	6865      	ldr	r5, [r4, #4]
 800cd82:	ea25 0500 	bic.w	r5, r5, r0
 800cd86:	408e      	lsls	r6, r1
 800cd88:	4335      	orrs	r5, r6
 800cd8a:	6065      	str	r5, [r4, #4]
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 800cd8c:	f3c2 1ec1 	ubfx	lr, r2, #7, #2
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800cd90:	68a6      	ldr	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cd92:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800cd96:	2d00      	cmp	r5, #0
 800cd98:	d04a      	beq.n	800ce30 <gpio_stm32_configure+0xc2>
  return __builtin_clz(value);
 800cd9a:	fab5 f585 	clz	r5, r5
 800cd9e:	006d      	lsls	r5, r5, #1
 800cda0:	2703      	movs	r7, #3
 800cda2:	fa07 f505 	lsl.w	r5, r7, r5
 800cda6:	ea26 0605 	bic.w	r6, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cdaa:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800cdae:	2d00      	cmp	r5, #0
 800cdb0:	d040      	beq.n	800ce34 <gpio_stm32_configure+0xc6>
  return __builtin_clz(value);
 800cdb2:	fab5 f585 	clz	r5, r5
 800cdb6:	006d      	lsls	r5, r5, #1
 800cdb8:	fa0e f505 	lsl.w	r5, lr, r5
 800cdbc:	4335      	orrs	r5, r6
 800cdbe:	60a5      	str	r5, [r4, #8]
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 800cdc0:	f3c2 2241 	ubfx	r2, r2, #9, #2
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800cdc4:	68e6      	ldr	r6, [r4, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cdc6:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800cdca:	b3ad      	cbz	r5, 800ce38 <gpio_stm32_configure+0xca>
  return __builtin_clz(value);
 800cdcc:	fab5 f585 	clz	r5, r5
 800cdd0:	006d      	lsls	r5, r5, #1
 800cdd2:	f04f 0e03 	mov.w	lr, #3
 800cdd6:	fa0e f505 	lsl.w	r5, lr, r5
 800cdda:	ea26 0e05 	bic.w	lr, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cdde:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800cde2:	b35d      	cbz	r5, 800ce3c <gpio_stm32_configure+0xce>
  return __builtin_clz(value);
 800cde4:	fab5 f585 	clz	r5, r5
 800cde8:	006d      	lsls	r5, r5, #1
 800cdea:	fa02 f505 	lsl.w	r5, r2, r5
 800cdee:	ea4e 0505 	orr.w	r5, lr, r5
 800cdf2:	60e5      	str	r5, [r4, #12]
	if (mode == STM32_MODER_ALT_MODE) {
 800cdf4:	f1bc 0f20 	cmp.w	ip, #32
 800cdf8:	d022      	beq.n	800ce40 <gpio_stm32_configure+0xd2>
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 800cdfa:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800cdfe:	6822      	ldr	r2, [r4, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce00:	fa90 f3a0 	rbit	r3, r0
  if (value == 0U)
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d052      	beq.n	800ceae <gpio_stm32_configure+0x140>
  return __builtin_clz(value);
 800ce08:	fab3 f383 	clz	r3, r3
 800ce0c:	005b      	lsls	r3, r3, #1
 800ce0e:	2103      	movs	r1, #3
 800ce10:	fa01 f303 	lsl.w	r3, r1, r3
 800ce14:	ea22 0303 	bic.w	r3, r2, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce18:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800ce1c:	2800      	cmp	r0, #0
 800ce1e:	d048      	beq.n	800ceb2 <gpio_stm32_configure+0x144>
  return __builtin_clz(value);
 800ce20:	fab0 f080 	clz	r0, r0
 800ce24:	0040      	lsls	r0, r0, #1
 800ce26:	fa0c f000 	lsl.w	r0, ip, r0
 800ce2a:	4318      	orrs	r0, r3
 800ce2c:	6020      	str	r0, [r4, #0]
}
 800ce2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 800ce30:	2520      	movs	r5, #32
 800ce32:	e7b4      	b.n	800cd9e <gpio_stm32_configure+0x30>
 800ce34:	2520      	movs	r5, #32
 800ce36:	e7be      	b.n	800cdb6 <gpio_stm32_configure+0x48>
 800ce38:	2520      	movs	r5, #32
 800ce3a:	e7c9      	b.n	800cdd0 <gpio_stm32_configure+0x62>
 800ce3c:	2520      	movs	r5, #32
 800ce3e:	e7d3      	b.n	800cde8 <gpio_stm32_configure+0x7a>
		if (pin < 8) {
 800ce40:	2907      	cmp	r1, #7
 800ce42:	dc19      	bgt.n	800ce78 <gpio_stm32_configure+0x10a>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ce44:	6a21      	ldr	r1, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce46:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800ce4a:	b18a      	cbz	r2, 800ce70 <gpio_stm32_configure+0x102>
  return __builtin_clz(value);
 800ce4c:	fab2 f282 	clz	r2, r2
 800ce50:	0092      	lsls	r2, r2, #2
 800ce52:	250f      	movs	r5, #15
 800ce54:	fa05 f202 	lsl.w	r2, r5, r2
 800ce58:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce5c:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800ce60:	b142      	cbz	r2, 800ce74 <gpio_stm32_configure+0x106>
  return __builtin_clz(value);
 800ce62:	fab2 f282 	clz	r2, r2
 800ce66:	0092      	lsls	r2, r2, #2
 800ce68:	4093      	lsls	r3, r2
 800ce6a:	430b      	orrs	r3, r1
 800ce6c:	6223      	str	r3, [r4, #32]
}
 800ce6e:	e7c4      	b.n	800cdfa <gpio_stm32_configure+0x8c>
    return 32U;
 800ce70:	2220      	movs	r2, #32
 800ce72:	e7ed      	b.n	800ce50 <gpio_stm32_configure+0xe2>
 800ce74:	2220      	movs	r2, #32
 800ce76:	e7f6      	b.n	800ce66 <gpio_stm32_configure+0xf8>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ce78:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ce7a:	0a02      	lsrs	r2, r0, #8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce7c:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 800ce80:	b189      	cbz	r1, 800cea6 <gpio_stm32_configure+0x138>
  return __builtin_clz(value);
 800ce82:	fab1 f181 	clz	r1, r1
 800ce86:	0089      	lsls	r1, r1, #2
 800ce88:	260f      	movs	r6, #15
 800ce8a:	fa06 f101 	lsl.w	r1, r6, r1
 800ce8e:	ea25 0101 	bic.w	r1, r5, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce92:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800ce96:	b142      	cbz	r2, 800ceaa <gpio_stm32_configure+0x13c>
  return __builtin_clz(value);
 800ce98:	fab2 f282 	clz	r2, r2
 800ce9c:	0092      	lsls	r2, r2, #2
 800ce9e:	4093      	lsls	r3, r2
 800cea0:	430b      	orrs	r3, r1
 800cea2:	6263      	str	r3, [r4, #36]	; 0x24
}
 800cea4:	e7a9      	b.n	800cdfa <gpio_stm32_configure+0x8c>
    return 32U;
 800cea6:	2120      	movs	r1, #32
 800cea8:	e7ed      	b.n	800ce86 <gpio_stm32_configure+0x118>
 800ceaa:	2220      	movs	r2, #32
 800ceac:	e7f6      	b.n	800ce9c <gpio_stm32_configure+0x12e>
 800ceae:	2320      	movs	r3, #32
 800ceb0:	e7ac      	b.n	800ce0c <gpio_stm32_configure+0x9e>
 800ceb2:	2020      	movs	r0, #32
 800ceb4:	e7b6      	b.n	800ce24 <gpio_stm32_configure+0xb6>

0800ceb6 <gpio_stm32_config>:
{
 800ceb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceb8:	b083      	sub	sp, #12
 800ceba:	4607      	mov	r7, r0
 800cebc:	460d      	mov	r5, r1
 800cebe:	4614      	mov	r4, r2
	err = gpio_stm32_flags_to_conf(flags, &pincfg);
 800cec0:	a901      	add	r1, sp, #4
 800cec2:	4610      	mov	r0, r2
 800cec4:	f7ff febf 	bl	800cc46 <gpio_stm32_flags_to_conf>
	if (err != 0) {
 800cec8:	4606      	mov	r6, r0
 800ceca:	b970      	cbnz	r0, 800ceea <gpio_stm32_config+0x34>
	if ((flags & GPIO_OUTPUT) != 0) {
 800cecc:	f414 7f00 	tst.w	r4, #512	; 0x200
 800ced0:	d005      	beq.n	800cede <gpio_stm32_config+0x28>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 800ced2:	f414 6f00 	tst.w	r4, #2048	; 0x800
 800ced6:	d10b      	bne.n	800cef0 <gpio_stm32_config+0x3a>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 800ced8:	f414 6f80 	tst.w	r4, #1024	; 0x400
 800cedc:	d10e      	bne.n	800cefc <gpio_stm32_config+0x46>
	gpio_stm32_configure(dev, pin, pincfg, 0);
 800cede:	2300      	movs	r3, #0
 800cee0:	9a01      	ldr	r2, [sp, #4]
 800cee2:	4629      	mov	r1, r5
 800cee4:	4638      	mov	r0, r7
 800cee6:	f7ff ff42 	bl	800cd6e <gpio_stm32_configure>
}
 800ceea:	4630      	mov	r0, r6
 800ceec:	b003      	add	sp, #12
 800ceee:	bdf0      	pop	{r4, r5, r6, r7, pc}
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 800cef0:	2101      	movs	r1, #1
 800cef2:	40a9      	lsls	r1, r5
 800cef4:	4638      	mov	r0, r7
 800cef6:	f7ff fef0 	bl	800ccda <gpio_stm32_port_set_bits_raw>
 800cefa:	e7f0      	b.n	800cede <gpio_stm32_config+0x28>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 800cefc:	2101      	movs	r1, #1
 800cefe:	40a9      	lsls	r1, r5
 800cf00:	4638      	mov	r0, r7
 800cf02:	f7ff feef 	bl	800cce4 <gpio_stm32_port_clear_bits_raw>
 800cf06:	e7ea      	b.n	800cede <gpio_stm32_config+0x28>

0800cf08 <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 800cf08:	b508      	push	{r3, lr}
	struct gpio_stm32_data *data = dev->data;
 800cf0a:	6902      	ldr	r2, [r0, #16]

	data->dev = dev;
 800cf0c:	6050      	str	r0, [r2, #4]
#ifdef CONFIG_PM_DEVICE_RUNTIME
	pm_device_enable(dev);

	return 0;
#else
	return gpio_stm32_clock_request(dev, true);
 800cf0e:	2101      	movs	r1, #1
 800cf10:	f7f8 f8a4 	bl	800505c <gpio_stm32_clock_request>
#endif
}
 800cf14:	bd08      	pop	{r3, pc}

0800cf16 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800cf16:	6341      	str	r1, [r0, #52]	; 0x34
}
 800cf18:	4770      	bx	lr

0800cf1a <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 800cf1a:	6381      	str	r1, [r0, #56]	; 0x38
}
 800cf1c:	4770      	bx	lr

0800cf1e <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 800cf1e:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800cf20:	4770      	bx	lr

0800cf22 <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 800cf22:	6401      	str	r1, [r0, #64]	; 0x40
}
 800cf24:	4770      	bx	lr

0800cf26 <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800cf26:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800cf28:	6581      	str	r1, [r0, #88]	; 0x58
}
 800cf2a:	4770      	bx	lr

0800cf2c <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 800cf2c:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 800cf2e:	4770      	bx	lr

0800cf30 <get_polarity>:
	if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 800cf30:	f010 0f01 	tst.w	r0, #1
 800cf34:	d001      	beq.n	800cf3a <get_polarity+0xa>
	return LL_TIM_OCPOLARITY_LOW;
 800cf36:	2002      	movs	r0, #2
 800cf38:	4770      	bx	lr
		return LL_TIM_OCPOLARITY_HIGH;
 800cf3a:	2000      	movs	r0, #0
}
 800cf3c:	4770      	bx	lr

0800cf3e <pwm_stm32_get_cycles_per_sec>:
	struct pwm_stm32_data *data = dev->data;
 800cf3e:	6903      	ldr	r3, [r0, #16]
	const struct pwm_stm32_config *cfg = dev->config;
 800cf40:	6841      	ldr	r1, [r0, #4]
	*cycles = (uint64_t)(data->tim_clk / (cfg->prescaler + 1));
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	6849      	ldr	r1, [r1, #4]
 800cf46:	3101      	adds	r1, #1
 800cf48:	fbb3 f3f1 	udiv	r3, r3, r1
 800cf4c:	2000      	movs	r0, #0
 800cf4e:	6013      	str	r3, [r2, #0]
 800cf50:	6050      	str	r0, [r2, #4]
}
 800cf52:	4770      	bx	lr

0800cf54 <spi_stm32_transfer_ongoing>:
}

static ALWAYS_INLINE
bool spi_context_tx_on(struct spi_context *ctx)
{
	return !!(ctx->tx_len);
 800cf54:	6d03      	ldr	r3, [r0, #80]	; 0x50
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
 800cf56:	b91b      	cbnz	r3, 800cf60 <spi_stm32_transfer_ongoing+0xc>
}

static ALWAYS_INLINE
bool spi_context_rx_on(struct spi_context *ctx)
{
	return !!(ctx->rx_len);
 800cf58:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800cf5a:	b91b      	cbnz	r3, 800cf64 <spi_stm32_transfer_ongoing+0x10>
 800cf5c:	2000      	movs	r0, #0
 800cf5e:	4770      	bx	lr
 800cf60:	2001      	movs	r0, #1
 800cf62:	4770      	bx	lr
 800cf64:	2001      	movs	r0, #1
}
 800cf66:	4770      	bx	lr

0800cf68 <spi_stm32_shift_m>:
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800cf68:	6883      	ldr	r3, [r0, #8]
 800cf6a:	f013 0f02 	tst.w	r3, #2
 800cf6e:	d0fb      	beq.n	800cf68 <spi_stm32_shift_m>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800cf70:	680b      	ldr	r3, [r1, #0]
 800cf72:	889b      	ldrh	r3, [r3, #4]
 800cf74:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800cf78:	2b08      	cmp	r3, #8
 800cf7a:	d01f      	beq.n	800cfbc <spi_stm32_shift_m+0x54>
	return !!(ctx->tx_buf && ctx->tx_len);
 800cf7c:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d044      	beq.n	800d00c <spi_stm32_shift_m+0xa4>
 800cf82:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800cf84:	2a00      	cmp	r2, #0
 800cf86:	d143      	bne.n	800d010 <spi_stm32_shift_m+0xa8>
		if (spi_context_tx_buf_on(&data->ctx)) {
 800cf88:	2a00      	cmp	r2, #0
 800cf8a:	d043      	beq.n	800d014 <spi_stm32_shift_m+0xac>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 800cf8c:	881b      	ldrh	r3, [r3, #0]
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 800cf8e:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 800cf90:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d047      	beq.n	800d026 <spi_stm32_shift_m+0xbe>
	ctx->tx_len -= len;
 800cf96:	3b01      	subs	r3, #1
 800cf98:	650b      	str	r3, [r1, #80]	; 0x50
	if (!ctx->tx_len) {
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d13f      	bne.n	800d01e <spi_stm32_shift_m+0xb6>
		ctx->tx_count--;
 800cf9e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cfa0:	3b01      	subs	r3, #1
 800cfa2:	640b      	str	r3, [r1, #64]	; 0x40
		if (ctx->tx_count) {
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d037      	beq.n	800d018 <spi_stm32_shift_m+0xb0>
			ctx->current_tx++;
 800cfa8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800cfaa:	f103 0208 	add.w	r2, r3, #8
 800cfae:	63ca      	str	r2, [r1, #60]	; 0x3c
			ctx->tx_buf = (const uint8_t *)ctx->current_tx->buf;
 800cfb0:	689a      	ldr	r2, [r3, #8]
 800cfb2:	64ca      	str	r2, [r1, #76]	; 0x4c
			ctx->tx_len = ctx->current_tx->len / dfs;
 800cfb4:	68db      	ldr	r3, [r3, #12]
 800cfb6:	085b      	lsrs	r3, r3, #1
 800cfb8:	650b      	str	r3, [r1, #80]	; 0x50
 800cfba:	e034      	b.n	800d026 <spi_stm32_shift_m+0xbe>
	return !!(ctx->tx_buf && ctx->tx_len);
 800cfbc:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800cfbe:	b1bb      	cbz	r3, 800cff0 <spi_stm32_shift_m+0x88>
 800cfc0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800cfc2:	b9ba      	cbnz	r2, 800cff4 <spi_stm32_shift_m+0x8c>
		if (spi_context_tx_buf_on(&data->ctx)) {
 800cfc4:	b1c2      	cbz	r2, 800cff8 <spi_stm32_shift_m+0x90>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 800cfc6:	781b      	ldrb	r3, [r3, #0]
		LL_SPI_TransmitData8(spi, tx_frame);
 800cfc8:	b2db      	uxtb	r3, r3
  *spidr = TxData;
 800cfca:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 800cfcc:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800cfce:	b353      	cbz	r3, 800d026 <spi_stm32_shift_m+0xbe>
	ctx->tx_len -= len;
 800cfd0:	3b01      	subs	r3, #1
 800cfd2:	650b      	str	r3, [r1, #80]	; 0x50
	if (!ctx->tx_len) {
 800cfd4:	b9ab      	cbnz	r3, 800d002 <spi_stm32_shift_m+0x9a>
		ctx->tx_count--;
 800cfd6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cfd8:	3b01      	subs	r3, #1
 800cfda:	640b      	str	r3, [r1, #64]	; 0x40
		if (ctx->tx_count) {
 800cfdc:	b173      	cbz	r3, 800cffc <spi_stm32_shift_m+0x94>
			ctx->current_tx++;
 800cfde:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800cfe0:	f103 0208 	add.w	r2, r3, #8
 800cfe4:	63ca      	str	r2, [r1, #60]	; 0x3c
			ctx->tx_buf = (const uint8_t *)ctx->current_tx->buf;
 800cfe6:	689a      	ldr	r2, [r3, #8]
 800cfe8:	64ca      	str	r2, [r1, #76]	; 0x4c
			ctx->tx_len = ctx->current_tx->len / dfs;
 800cfea:	68db      	ldr	r3, [r3, #12]
 800cfec:	650b      	str	r3, [r1, #80]	; 0x50
 800cfee:	e01a      	b.n	800d026 <spi_stm32_shift_m+0xbe>
	return !!(ctx->tx_buf && ctx->tx_len);
 800cff0:	2200      	movs	r2, #0
 800cff2:	e7e7      	b.n	800cfc4 <spi_stm32_shift_m+0x5c>
 800cff4:	2201      	movs	r2, #1
 800cff6:	e7e5      	b.n	800cfc4 <spi_stm32_shift_m+0x5c>
	uint16_t tx_frame = SPI_STM32_TX_NOP;
 800cff8:	2300      	movs	r3, #0
 800cffa:	e7e5      	b.n	800cfc8 <spi_stm32_shift_m+0x60>
			ctx->tx_buf = NULL;
 800cffc:	2300      	movs	r3, #0
 800cffe:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d000:	e011      	b.n	800d026 <spi_stm32_shift_m+0xbe>
	} else if (ctx->tx_buf) {
 800d002:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800d004:	b17b      	cbz	r3, 800d026 <spi_stm32_shift_m+0xbe>
		ctx->tx_buf += dfs * len;
 800d006:	3301      	adds	r3, #1
 800d008:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d00a:	e00c      	b.n	800d026 <spi_stm32_shift_m+0xbe>
	return !!(ctx->tx_buf && ctx->tx_len);
 800d00c:	2200      	movs	r2, #0
 800d00e:	e7bb      	b.n	800cf88 <spi_stm32_shift_m+0x20>
 800d010:	2201      	movs	r2, #1
 800d012:	e7b9      	b.n	800cf88 <spi_stm32_shift_m+0x20>
 800d014:	2300      	movs	r3, #0
 800d016:	e7ba      	b.n	800cf8e <spi_stm32_shift_m+0x26>
			ctx->tx_buf = NULL;
 800d018:	2300      	movs	r3, #0
 800d01a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d01c:	e003      	b.n	800d026 <spi_stm32_shift_m+0xbe>
	} else if (ctx->tx_buf) {
 800d01e:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800d020:	b10b      	cbz	r3, 800d026 <spi_stm32_shift_m+0xbe>
		ctx->tx_buf += dfs * len;
 800d022:	3302      	adds	r3, #2
 800d024:	64cb      	str	r3, [r1, #76]	; 0x4c
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800d026:	6883      	ldr	r3, [r0, #8]
 800d028:	f013 0f01 	tst.w	r3, #1
 800d02c:	d0fb      	beq.n	800d026 <spi_stm32_shift_m+0xbe>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800d02e:	680b      	ldr	r3, [r1, #0]
 800d030:	889b      	ldrh	r3, [r3, #4]
 800d032:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800d036:	2b08      	cmp	r3, #8
 800d038:	d01f      	beq.n	800d07a <spi_stm32_shift_m+0x112>
  return (uint16_t)(READ_REG(SPIx->DR));
 800d03a:	68c3      	ldr	r3, [r0, #12]
 800d03c:	b29b      	uxth	r3, r3
}

static ALWAYS_INLINE
bool spi_context_rx_buf_on(struct spi_context *ctx)
{
	return !!(ctx->rx_buf && ctx->rx_len);
 800d03e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800d040:	2a00      	cmp	r2, #0
 800d042:	d040      	beq.n	800d0c6 <spi_stm32_shift_m+0x15e>
 800d044:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800d046:	2800      	cmp	r0, #0
 800d048:	d13f      	bne.n	800d0ca <spi_stm32_shift_m+0x162>
		if (spi_context_rx_buf_on(&data->ctx)) {
 800d04a:	b100      	cbz	r0, 800d04e <spi_stm32_shift_m+0xe6>
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800d04c:	8013      	strh	r3, [r2, #0]
	if (!ctx->rx_len) {
 800d04e:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800d050:	2b00      	cmp	r3, #0
 800d052:	d043      	beq.n	800d0dc <spi_stm32_shift_m+0x174>
	ctx->rx_len -= len;
 800d054:	3b01      	subs	r3, #1
 800d056:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->rx_len) {
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d13b      	bne.n	800d0d4 <spi_stm32_shift_m+0x16c>
		ctx->rx_count--;
 800d05c:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800d05e:	3b01      	subs	r3, #1
 800d060:	648b      	str	r3, [r1, #72]	; 0x48
		if (ctx->rx_count) {
 800d062:	2b00      	cmp	r3, #0
 800d064:	d033      	beq.n	800d0ce <spi_stm32_shift_m+0x166>
			ctx->current_rx++;
 800d066:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800d068:	f103 0208 	add.w	r2, r3, #8
 800d06c:	644a      	str	r2, [r1, #68]	; 0x44
			ctx->rx_buf = (uint8_t *)ctx->current_rx->buf;
 800d06e:	689a      	ldr	r2, [r3, #8]
 800d070:	654a      	str	r2, [r1, #84]	; 0x54
			ctx->rx_len = ctx->current_rx->len / dfs;
 800d072:	68db      	ldr	r3, [r3, #12]
 800d074:	085b      	lsrs	r3, r3, #1
 800d076:	658b      	str	r3, [r1, #88]	; 0x58
 800d078:	4770      	bx	lr
  return (uint8_t)(READ_REG(SPIx->DR));
 800d07a:	68c3      	ldr	r3, [r0, #12]
 800d07c:	b2db      	uxtb	r3, r3
	return !!(ctx->rx_buf && ctx->rx_len);
 800d07e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800d080:	b1aa      	cbz	r2, 800d0ae <spi_stm32_shift_m+0x146>
 800d082:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800d084:	b9a8      	cbnz	r0, 800d0b2 <spi_stm32_shift_m+0x14a>
		if (spi_context_rx_buf_on(&data->ctx)) {
 800d086:	b100      	cbz	r0, 800d08a <spi_stm32_shift_m+0x122>
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 800d088:	7013      	strb	r3, [r2, #0]
	if (!ctx->rx_len) {
 800d08a:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800d08c:	b333      	cbz	r3, 800d0dc <spi_stm32_shift_m+0x174>
	ctx->rx_len -= len;
 800d08e:	3b01      	subs	r3, #1
 800d090:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->rx_len) {
 800d092:	b99b      	cbnz	r3, 800d0bc <spi_stm32_shift_m+0x154>
		ctx->rx_count--;
 800d094:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800d096:	3b01      	subs	r3, #1
 800d098:	648b      	str	r3, [r1, #72]	; 0x48
		if (ctx->rx_count) {
 800d09a:	b163      	cbz	r3, 800d0b6 <spi_stm32_shift_m+0x14e>
			ctx->current_rx++;
 800d09c:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800d09e:	f103 0208 	add.w	r2, r3, #8
 800d0a2:	644a      	str	r2, [r1, #68]	; 0x44
			ctx->rx_buf = (uint8_t *)ctx->current_rx->buf;
 800d0a4:	689a      	ldr	r2, [r3, #8]
 800d0a6:	654a      	str	r2, [r1, #84]	; 0x54
			ctx->rx_len = ctx->current_rx->len / dfs;
 800d0a8:	68db      	ldr	r3, [r3, #12]
 800d0aa:	658b      	str	r3, [r1, #88]	; 0x58
 800d0ac:	4770      	bx	lr
	return !!(ctx->rx_buf && ctx->rx_len);
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	e7e9      	b.n	800d086 <spi_stm32_shift_m+0x11e>
 800d0b2:	2001      	movs	r0, #1
 800d0b4:	e7e7      	b.n	800d086 <spi_stm32_shift_m+0x11e>
			ctx->rx_buf = NULL;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	654b      	str	r3, [r1, #84]	; 0x54
 800d0ba:	4770      	bx	lr
	} else if (ctx->rx_buf) {
 800d0bc:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800d0be:	b16b      	cbz	r3, 800d0dc <spi_stm32_shift_m+0x174>
		ctx->rx_buf += dfs * len;
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	654b      	str	r3, [r1, #84]	; 0x54
 800d0c4:	4770      	bx	lr
	return !!(ctx->rx_buf && ctx->rx_len);
 800d0c6:	2000      	movs	r0, #0
 800d0c8:	e7bf      	b.n	800d04a <spi_stm32_shift_m+0xe2>
 800d0ca:	2001      	movs	r0, #1
 800d0cc:	e7bd      	b.n	800d04a <spi_stm32_shift_m+0xe2>
			ctx->rx_buf = NULL;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	654b      	str	r3, [r1, #84]	; 0x54
 800d0d2:	4770      	bx	lr
	} else if (ctx->rx_buf) {
 800d0d4:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800d0d6:	b10b      	cbz	r3, 800d0dc <spi_stm32_shift_m+0x174>
		ctx->rx_buf += dfs * len;
 800d0d8:	3302      	adds	r3, #2
 800d0da:	654b      	str	r3, [r1, #84]	; 0x54
}
 800d0dc:	4770      	bx	lr

0800d0de <spi_stm32_shift_s>:
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800d0de:	6883      	ldr	r3, [r0, #8]
 800d0e0:	f013 0f02 	tst.w	r3, #2
 800d0e4:	d045      	beq.n	800d172 <spi_stm32_shift_s+0x94>
	return !!(ctx->tx_len);
 800d0e6:	6d0b      	ldr	r3, [r1, #80]	; 0x50
	if (ll_func_tx_is_empty(spi) && spi_context_tx_on(&data->ctx)) {
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d042      	beq.n	800d172 <spi_stm32_shift_s+0x94>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800d0ec:	680b      	ldr	r3, [r1, #0]
 800d0ee:	889b      	ldrh	r3, [r3, #4]
 800d0f0:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800d0f4:	2b08      	cmp	r3, #8
 800d0f6:	d017      	beq.n	800d128 <spi_stm32_shift_s+0x4a>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 800d0f8:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800d0fa:	881b      	ldrh	r3, [r3, #0]
  *spidr = TxData;
 800d0fc:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 800d0fe:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800d100:	2b00      	cmp	r3, #0
 800d102:	d03a      	beq.n	800d17a <spi_stm32_shift_s+0x9c>
	ctx->tx_len -= len;
 800d104:	3b01      	subs	r3, #1
 800d106:	650b      	str	r3, [r1, #80]	; 0x50
	if (!ctx->tx_len) {
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d12d      	bne.n	800d168 <spi_stm32_shift_s+0x8a>
		ctx->tx_count--;
 800d10c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d10e:	3b01      	subs	r3, #1
 800d110:	640b      	str	r3, [r1, #64]	; 0x40
		if (ctx->tx_count) {
 800d112:	b333      	cbz	r3, 800d162 <spi_stm32_shift_s+0x84>
			ctx->current_tx++;
 800d114:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800d116:	f103 0208 	add.w	r2, r3, #8
 800d11a:	63ca      	str	r2, [r1, #60]	; 0x3c
			ctx->tx_buf = (const uint8_t *)ctx->current_tx->buf;
 800d11c:	689a      	ldr	r2, [r3, #8]
 800d11e:	64ca      	str	r2, [r1, #76]	; 0x4c
			ctx->tx_len = ctx->current_tx->len / dfs;
 800d120:	68db      	ldr	r3, [r3, #12]
 800d122:	085b      	lsrs	r3, r3, #1
 800d124:	650b      	str	r3, [r1, #80]	; 0x50
 800d126:	e028      	b.n	800d17a <spi_stm32_shift_s+0x9c>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 800d128:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800d12a:	781b      	ldrb	r3, [r3, #0]
  *spidr = TxData;
 800d12c:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 800d12e:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800d130:	b31b      	cbz	r3, 800d17a <spi_stm32_shift_s+0x9c>
	ctx->tx_len -= len;
 800d132:	3b01      	subs	r3, #1
 800d134:	650b      	str	r3, [r1, #80]	; 0x50
	if (!ctx->tx_len) {
 800d136:	b97b      	cbnz	r3, 800d158 <spi_stm32_shift_s+0x7a>
		ctx->tx_count--;
 800d138:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d13a:	3b01      	subs	r3, #1
 800d13c:	640b      	str	r3, [r1, #64]	; 0x40
		if (ctx->tx_count) {
 800d13e:	b143      	cbz	r3, 800d152 <spi_stm32_shift_s+0x74>
			ctx->current_tx++;
 800d140:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800d142:	f103 0208 	add.w	r2, r3, #8
 800d146:	63ca      	str	r2, [r1, #60]	; 0x3c
			ctx->tx_buf = (const uint8_t *)ctx->current_tx->buf;
 800d148:	689a      	ldr	r2, [r3, #8]
 800d14a:	64ca      	str	r2, [r1, #76]	; 0x4c
			ctx->tx_len = ctx->current_tx->len / dfs;
 800d14c:	68db      	ldr	r3, [r3, #12]
 800d14e:	650b      	str	r3, [r1, #80]	; 0x50
 800d150:	e013      	b.n	800d17a <spi_stm32_shift_s+0x9c>
			ctx->tx_buf = NULL;
 800d152:	2300      	movs	r3, #0
 800d154:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d156:	e010      	b.n	800d17a <spi_stm32_shift_s+0x9c>
	} else if (ctx->tx_buf) {
 800d158:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800d15a:	b173      	cbz	r3, 800d17a <spi_stm32_shift_s+0x9c>
		ctx->tx_buf += dfs * len;
 800d15c:	3301      	adds	r3, #1
 800d15e:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d160:	e00b      	b.n	800d17a <spi_stm32_shift_s+0x9c>
			ctx->tx_buf = NULL;
 800d162:	2300      	movs	r3, #0
 800d164:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d166:	e008      	b.n	800d17a <spi_stm32_shift_s+0x9c>
	} else if (ctx->tx_buf) {
 800d168:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800d16a:	b133      	cbz	r3, 800d17a <spi_stm32_shift_s+0x9c>
		ctx->tx_buf += dfs * len;
 800d16c:	3302      	adds	r3, #2
 800d16e:	64cb      	str	r3, [r1, #76]	; 0x4c
 800d170:	e003      	b.n	800d17a <spi_stm32_shift_s+0x9c>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800d172:	6843      	ldr	r3, [r0, #4]
 800d174:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d178:	6043      	str	r3, [r0, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800d17a:	6883      	ldr	r3, [r0, #8]
 800d17c:	f013 0f01 	tst.w	r3, #1
 800d180:	d04a      	beq.n	800d218 <spi_stm32_shift_s+0x13a>
	return !!(ctx->rx_buf && ctx->rx_len);
 800d182:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800d184:	b30b      	cbz	r3, 800d1ca <spi_stm32_shift_s+0xec>
 800d186:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800d188:	bb0a      	cbnz	r2, 800d1ce <spi_stm32_shift_s+0xf0>
	if (ll_func_rx_is_not_empty(spi) &&
 800d18a:	2a00      	cmp	r2, #0
 800d18c:	d044      	beq.n	800d218 <spi_stm32_shift_s+0x13a>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800d18e:	680a      	ldr	r2, [r1, #0]
 800d190:	8892      	ldrh	r2, [r2, #4]
 800d192:	f3c2 1245 	ubfx	r2, r2, #5, #6
 800d196:	2a08      	cmp	r2, #8
 800d198:	d01b      	beq.n	800d1d2 <spi_stm32_shift_s+0xf4>
  return (uint16_t)(READ_REG(SPIx->DR));
 800d19a:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800d19c:	801a      	strh	r2, [r3, #0]
	if (!ctx->rx_len) {
 800d19e:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d039      	beq.n	800d218 <spi_stm32_shift_s+0x13a>
	ctx->rx_len -= len;
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->rx_len) {
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d131      	bne.n	800d210 <spi_stm32_shift_s+0x132>
		ctx->rx_count--;
 800d1ac:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800d1ae:	3b01      	subs	r3, #1
 800d1b0:	648b      	str	r3, [r1, #72]	; 0x48
		if (ctx->rx_count) {
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d029      	beq.n	800d20a <spi_stm32_shift_s+0x12c>
			ctx->current_rx++;
 800d1b6:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800d1b8:	f103 0208 	add.w	r2, r3, #8
 800d1bc:	644a      	str	r2, [r1, #68]	; 0x44
			ctx->rx_buf = (uint8_t *)ctx->current_rx->buf;
 800d1be:	689a      	ldr	r2, [r3, #8]
 800d1c0:	654a      	str	r2, [r1, #84]	; 0x54
			ctx->rx_len = ctx->current_rx->len / dfs;
 800d1c2:	68db      	ldr	r3, [r3, #12]
 800d1c4:	085b      	lsrs	r3, r3, #1
 800d1c6:	658b      	str	r3, [r1, #88]	; 0x58
 800d1c8:	4770      	bx	lr
	return !!(ctx->rx_buf && ctx->rx_len);
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	e7dd      	b.n	800d18a <spi_stm32_shift_s+0xac>
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	e7db      	b.n	800d18a <spi_stm32_shift_s+0xac>
  return (uint8_t)(READ_REG(SPIx->DR));
 800d1d2:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 800d1d4:	701a      	strb	r2, [r3, #0]
	if (!ctx->rx_len) {
 800d1d6:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800d1d8:	b1f3      	cbz	r3, 800d218 <spi_stm32_shift_s+0x13a>
	ctx->rx_len -= len;
 800d1da:	3b01      	subs	r3, #1
 800d1dc:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->rx_len) {
 800d1de:	b97b      	cbnz	r3, 800d200 <spi_stm32_shift_s+0x122>
		ctx->rx_count--;
 800d1e0:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800d1e2:	3b01      	subs	r3, #1
 800d1e4:	648b      	str	r3, [r1, #72]	; 0x48
		if (ctx->rx_count) {
 800d1e6:	b143      	cbz	r3, 800d1fa <spi_stm32_shift_s+0x11c>
			ctx->current_rx++;
 800d1e8:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800d1ea:	f103 0208 	add.w	r2, r3, #8
 800d1ee:	644a      	str	r2, [r1, #68]	; 0x44
			ctx->rx_buf = (uint8_t *)ctx->current_rx->buf;
 800d1f0:	689a      	ldr	r2, [r3, #8]
 800d1f2:	654a      	str	r2, [r1, #84]	; 0x54
			ctx->rx_len = ctx->current_rx->len / dfs;
 800d1f4:	68db      	ldr	r3, [r3, #12]
 800d1f6:	658b      	str	r3, [r1, #88]	; 0x58
 800d1f8:	4770      	bx	lr
			ctx->rx_buf = NULL;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	654b      	str	r3, [r1, #84]	; 0x54
 800d1fe:	4770      	bx	lr
	} else if (ctx->rx_buf) {
 800d200:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800d202:	b14b      	cbz	r3, 800d218 <spi_stm32_shift_s+0x13a>
		ctx->rx_buf += dfs * len;
 800d204:	3301      	adds	r3, #1
 800d206:	654b      	str	r3, [r1, #84]	; 0x54
 800d208:	4770      	bx	lr
			ctx->rx_buf = NULL;
 800d20a:	2300      	movs	r3, #0
 800d20c:	654b      	str	r3, [r1, #84]	; 0x54
 800d20e:	4770      	bx	lr
	} else if (ctx->rx_buf) {
 800d210:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800d212:	b10b      	cbz	r3, 800d218 <spi_stm32_shift_s+0x13a>
		ctx->rx_buf += dfs * len;
 800d214:	3302      	adds	r3, #2
 800d216:	654b      	str	r3, [r1, #84]	; 0x54
}
 800d218:	4770      	bx	lr

0800d21a <spi_stm32_irq_config_func_0>:
		    POST_KERNEL, CONFIG_SPI_INIT_PRIORITY,		\
		    &api_funcs);					\
									\
STM32_SPI_IRQ_HANDLER(id)

DT_INST_FOREACH_STATUS_OKAY(STM32_SPI_INIT)
 800d21a:	b508      	push	{r3, lr}
 800d21c:	2200      	movs	r2, #0
 800d21e:	2105      	movs	r1, #5
 800d220:	2023      	movs	r0, #35	; 0x23
 800d222:	f7f6 fe11 	bl	8003e48 <z_arm_irq_priority_set>
 800d226:	2023      	movs	r0, #35	; 0x23
 800d228:	f7f6 fe00 	bl	8003e2c <arch_irq_enable>
 800d22c:	bd08      	pop	{r3, pc}

0800d22e <spi_stm32_shift_frames>:
{
 800d22e:	b510      	push	{r4, lr}
 800d230:	4604      	mov	r4, r0
	uint16_t operation = data->ctx.config->operation;
 800d232:	680b      	ldr	r3, [r1, #0]
 800d234:	889b      	ldrh	r3, [r3, #4]
	if (SPI_OP_MODE_GET(operation) == SPI_OP_MODE_MASTER) {
 800d236:	f013 0f01 	tst.w	r3, #1
 800d23a:	d105      	bne.n	800d248 <spi_stm32_shift_frames+0x1a>
		spi_stm32_shift_m(spi, data);
 800d23c:	f7ff fe94 	bl	800cf68 <spi_stm32_shift_m>
	return spi_stm32_get_err(spi);
 800d240:	4620      	mov	r0, r4
 800d242:	f7f8 fa4b 	bl	80056dc <spi_stm32_get_err>
}
 800d246:	bd10      	pop	{r4, pc}
		spi_stm32_shift_s(spi, data);
 800d248:	f7ff ff49 	bl	800d0de <spi_stm32_shift_s>
 800d24c:	e7f8      	b.n	800d240 <spi_stm32_shift_frames+0x12>

0800d24e <spi_stm32_cs_control>:
{
 800d24e:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 800d250:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio_dev) {
 800d252:	6823      	ldr	r3, [r4, #0]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d034      	beq.n	800d2c2 <spi_stm32_cs_control+0x74>
 800d258:	689a      	ldr	r2, [r3, #8]
 800d25a:	2a00      	cmp	r2, #0
 800d25c:	d031      	beq.n	800d2c2 <spi_stm32_cs_control+0x74>
 800d25e:	6810      	ldr	r0, [r2, #0]
 800d260:	2800      	cmp	r0, #0
 800d262:	d02e      	beq.n	800d2c2 <spi_stm32_cs_control+0x74>
		if (on) {
 800d264:	b9c9      	cbnz	r1, 800d29a <spi_stm32_cs_control+0x4c>
			    ctx->config->operation & SPI_HOLD_ON_CS) {
 800d266:	889b      	ldrh	r3, [r3, #4]
			if (!force_off &&
 800d268:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800d26c:	d129      	bne.n	800d2c2 <spi_stm32_cs_control+0x74>
			k_busy_wait(ctx->config->cs->delay);
 800d26e:	6850      	ldr	r0, [r2, #4]
	z_impl_k_busy_wait(usec_to_wait);
 800d270:	f7fc ff5a 	bl	800a128 <z_impl_k_busy_wait>
			gpio_pin_set(ctx->config->cs->gpio_dev,
 800d274:	6823      	ldr	r3, [r4, #0]
 800d276:	689b      	ldr	r3, [r3, #8]
 800d278:	6818      	ldr	r0, [r3, #0]
 800d27a:	7a19      	ldrb	r1, [r3, #8]
	const struct gpio_driver_data *const data =
 800d27c:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800d27e:	681a      	ldr	r2, [r3, #0]
 800d280:	2301      	movs	r3, #1
 800d282:	408b      	lsls	r3, r1
 800d284:	421a      	tst	r2, r3
 800d286:	d126      	bne.n	800d2d6 <spi_stm32_cs_control+0x88>
 800d288:	2300      	movs	r3, #0
	if (value != 0)	{
 800d28a:	b333      	cbz	r3, 800d2da <spi_stm32_cs_control+0x8c>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800d28c:	2301      	movs	r3, #1
 800d28e:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800d292:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800d294:	68db      	ldr	r3, [r3, #12]
 800d296:	4798      	blx	r3
 800d298:	e013      	b.n	800d2c2 <spi_stm32_cs_control+0x74>
			gpio_pin_set(ctx->config->cs->gpio_dev,
 800d29a:	7a11      	ldrb	r1, [r2, #8]
	const struct gpio_driver_data *const data =
 800d29c:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800d29e:	681a      	ldr	r2, [r3, #0]
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	408b      	lsls	r3, r1
 800d2a4:	421a      	tst	r2, r3
 800d2a6:	d10d      	bne.n	800d2c4 <spi_stm32_cs_control+0x76>
 800d2a8:	2301      	movs	r3, #1
	if (value != 0)	{
 800d2aa:	b16b      	cbz	r3, 800d2c8 <spi_stm32_cs_control+0x7a>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800d2ac:	2301      	movs	r3, #1
 800d2ae:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800d2b2:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800d2b4:	68db      	ldr	r3, [r3, #12]
 800d2b6:	4798      	blx	r3
			k_busy_wait(ctx->config->cs->delay);
 800d2b8:	6823      	ldr	r3, [r4, #0]
 800d2ba:	689b      	ldr	r3, [r3, #8]
 800d2bc:	6858      	ldr	r0, [r3, #4]
 800d2be:	f7fc ff33 	bl	800a128 <z_impl_k_busy_wait>
}
 800d2c2:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	e7f0      	b.n	800d2aa <spi_stm32_cs_control+0x5c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800d2ce:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800d2d0:	691b      	ldr	r3, [r3, #16]
 800d2d2:	4798      	blx	r3
 800d2d4:	e7f0      	b.n	800d2b8 <spi_stm32_cs_control+0x6a>
		value = (value != 0) ? 0 : 1;
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	e7d7      	b.n	800d28a <spi_stm32_cs_control+0x3c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800d2da:	2301      	movs	r3, #1
 800d2dc:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800d2e0:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800d2e2:	691b      	ldr	r3, [r3, #16]
 800d2e4:	4798      	blx	r3
 800d2e6:	e7ec      	b.n	800d2c2 <spi_stm32_cs_control+0x74>

0800d2e8 <spi_stm32_complete>:
{
 800d2e8:	b570      	push	{r4, r5, r6, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	460e      	mov	r6, r1
	const struct spi_stm32_config *cfg = dev->config;
 800d2ee:	6842      	ldr	r2, [r0, #4]
	SPI_TypeDef *spi = cfg->spi;
 800d2f0:	6894      	ldr	r4, [r2, #8]
	struct spi_stm32_data *data = dev->data;
 800d2f2:	6905      	ldr	r5, [r0, #16]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800d2f4:	6863      	ldr	r3, [r4, #4]
 800d2f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d2fa:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 800d2fc:	6863      	ldr	r3, [r4, #4]
 800d2fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d302:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 800d304:	6863      	ldr	r3, [r4, #4]
 800d306:	f023 0320 	bic.w	r3, r3, #32
 800d30a:	6063      	str	r3, [r4, #4]
	spi_stm32_cs_control(dev, false);
 800d30c:	2100      	movs	r1, #0
 800d30e:	f7ff ff9e 	bl	800d24e <spi_stm32_cs_control>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800d312:	68a3      	ldr	r3, [r4, #8]
 800d314:	f013 0f01 	tst.w	r3, #1
 800d318:	d001      	beq.n	800d31e <spi_stm32_complete+0x36>
  return (uint8_t)(READ_REG(SPIx->DR));
 800d31a:	68e3      	ldr	r3, [r4, #12]
 800d31c:	e7f9      	b.n	800d312 <spi_stm32_complete+0x2a>
  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 800d31e:	6823      	ldr	r3, [r4, #0]
 800d320:	f403 7382 	and.w	r3, r3, #260	; 0x104
	if (LL_SPI_GetMode(spi) == LL_SPI_MODE_MASTER) {
 800d324:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d328:	d015      	beq.n	800d356 <spi_stm32_complete+0x6e>
  return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
 800d32a:	68a3      	ldr	r3, [r4, #8]
 800d32c:	f013 0f20 	tst.w	r3, #32
 800d330:	d006      	beq.n	800d340 <spi_stm32_complete+0x58>
  tmpreg_sr = SPIx->SR;
 800d332:	68a3      	ldr	r3, [r4, #8]
 800d334:	9301      	str	r3, [sp, #4]
  (void) tmpreg_sr;
 800d336:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800d338:	6823      	ldr	r3, [r4, #0]
 800d33a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d33e:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800d340:	6823      	ldr	r3, [r4, #0]
 800d342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d346:	6023      	str	r3, [r4, #0]
	ctx->sync_status = status;
 800d348:	63ae      	str	r6, [r5, #56]	; 0x38
	k_sem_give(&ctx->sync);
 800d34a:	f105 0020 	add.w	r0, r5, #32
	z_impl_k_sem_give(sem);
 800d34e:	f7fb ffcd 	bl	80092ec <z_impl_k_sem_give>
}
 800d352:	b002      	add	sp, #8
 800d354:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800d356:	68a3      	ldr	r3, [r4, #8]
 800d358:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d35c:	d1fb      	bne.n	800d356 <spi_stm32_complete+0x6e>
 800d35e:	e7e4      	b.n	800d32a <spi_stm32_complete+0x42>

0800d360 <spi_stm32_isr>:
{
 800d360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d362:	4604      	mov	r4, r0
	const struct spi_stm32_config *cfg = dev->config;
 800d364:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 800d366:	6906      	ldr	r6, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 800d368:	689f      	ldr	r7, [r3, #8]
	err = spi_stm32_get_err(spi);
 800d36a:	4638      	mov	r0, r7
 800d36c:	f7f8 f9b6 	bl	80056dc <spi_stm32_get_err>
	if (err) {
 800d370:	4605      	mov	r5, r0
 800d372:	b968      	cbnz	r0, 800d390 <spi_stm32_isr+0x30>
	if (spi_stm32_transfer_ongoing(data)) {
 800d374:	4630      	mov	r0, r6
 800d376:	f7ff fded 	bl	800cf54 <spi_stm32_transfer_ongoing>
 800d37a:	b970      	cbnz	r0, 800d39a <spi_stm32_isr+0x3a>
	if (err || !spi_stm32_transfer_ongoing(data)) {
 800d37c:	b91d      	cbnz	r5, 800d386 <spi_stm32_isr+0x26>
 800d37e:	4630      	mov	r0, r6
 800d380:	f7ff fde8 	bl	800cf54 <spi_stm32_transfer_ongoing>
 800d384:	b918      	cbnz	r0, 800d38e <spi_stm32_isr+0x2e>
		spi_stm32_complete(dev, err);
 800d386:	4629      	mov	r1, r5
 800d388:	4620      	mov	r0, r4
 800d38a:	f7ff ffad 	bl	800d2e8 <spi_stm32_complete>
}
 800d38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		spi_stm32_complete(dev, err);
 800d390:	4601      	mov	r1, r0
 800d392:	4620      	mov	r0, r4
 800d394:	f7ff ffa8 	bl	800d2e8 <spi_stm32_complete>
		return;
 800d398:	e7f9      	b.n	800d38e <spi_stm32_isr+0x2e>
		err = spi_stm32_shift_frames(spi, data);
 800d39a:	4631      	mov	r1, r6
 800d39c:	4638      	mov	r0, r7
 800d39e:	f7ff ff46 	bl	800d22e <spi_stm32_shift_frames>
 800d3a2:	4605      	mov	r5, r0
 800d3a4:	e7ea      	b.n	800d37c <spi_stm32_isr+0x1c>

0800d3a6 <spi_stm32_transceive>:
{
 800d3a6:	b510      	push	{r4, lr}
 800d3a8:	b082      	sub	sp, #8
	return transceive(dev, config, tx_bufs, rx_bufs, false, NULL);
 800d3aa:	2400      	movs	r4, #0
 800d3ac:	9401      	str	r4, [sp, #4]
 800d3ae:	9400      	str	r4, [sp, #0]
 800d3b0:	f7f8 f9c4 	bl	800573c <transceive>
}
 800d3b4:	b002      	add	sp, #8
 800d3b6:	bd10      	pop	{r4, pc}

0800d3b8 <spi_stm32_release>:
{
 800d3b8:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = DEV_DATA(dev);
 800d3ba:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio_dev) {
 800d3bc:	6823      	ldr	r3, [r4, #0]
 800d3be:	b1c3      	cbz	r3, 800d3f2 <spi_stm32_release+0x3a>
 800d3c0:	689b      	ldr	r3, [r3, #8]
 800d3c2:	b1b3      	cbz	r3, 800d3f2 <spi_stm32_release+0x3a>
 800d3c4:	681a      	ldr	r2, [r3, #0]
 800d3c6:	b1a2      	cbz	r2, 800d3f2 <spi_stm32_release+0x3a>
			k_busy_wait(ctx->config->cs->delay);
 800d3c8:	6858      	ldr	r0, [r3, #4]
	z_impl_k_busy_wait(usec_to_wait);
 800d3ca:	f7fc fead 	bl	800a128 <z_impl_k_busy_wait>
			gpio_pin_set(ctx->config->cs->gpio_dev,
 800d3ce:	6823      	ldr	r3, [r4, #0]
 800d3d0:	689b      	ldr	r3, [r3, #8]
 800d3d2:	6818      	ldr	r0, [r3, #0]
 800d3d4:	7a19      	ldrb	r1, [r3, #8]
	const struct gpio_driver_data *const data =
 800d3d6:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800d3d8:	681a      	ldr	r2, [r3, #0]
 800d3da:	2301      	movs	r3, #1
 800d3dc:	408b      	lsls	r3, r1
 800d3de:	421a      	tst	r2, r3
 800d3e0:	d10b      	bne.n	800d3fa <spi_stm32_release+0x42>
 800d3e2:	2300      	movs	r3, #0
	if (value != 0)	{
 800d3e4:	b15b      	cbz	r3, 800d3fe <spi_stm32_release+0x46>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800d3ec:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800d3ee:	68db      	ldr	r3, [r3, #12]
 800d3f0:	4798      	blx	r3
 800d3f2:	6923      	ldr	r3, [r4, #16]
	if (!k_sem_count_get(&ctx->lock)) {
 800d3f4:	b153      	cbz	r3, 800d40c <spi_stm32_release+0x54>
}
 800d3f6:	2000      	movs	r0, #0
 800d3f8:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 800d3fa:	2301      	movs	r3, #1
 800d3fc:	e7f2      	b.n	800d3e4 <spi_stm32_release+0x2c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800d3fe:	2301      	movs	r3, #1
 800d400:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800d404:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800d406:	691b      	ldr	r3, [r3, #16]
 800d408:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 800d40a:	e7f2      	b.n	800d3f2 <spi_stm32_release+0x3a>
		ctx->owner = NULL;
 800d40c:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 800d40e:	f104 0008 	add.w	r0, r4, #8
	z_impl_k_sem_give(sem);
 800d412:	f7fb ff6b 	bl	80092ec <z_impl_k_sem_give>
}
 800d416:	e7ee      	b.n	800d3f6 <spi_stm32_release+0x3e>

0800d418 <timer_work_handler>:
{
 800d418:	b508      	push	{r3, lr}
	TimerIrqHandler();
 800d41a:	f7f9 f915 	bl	8006648 <TimerIrqHandler>
}
 800d41e:	bd08      	pop	{r3, pc}

0800d420 <RtcGetTimerValue>:
{
 800d420:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800d422:	f000 fe79 	bl	800e118 <z_impl_k_uptime_ticks>
 800d426:	220a      	movs	r2, #10
 800d428:	2300      	movs	r3, #0
 800d42a:	f7f3 fad7 	bl	80009dc <__aeabi_uldivmod>
}
 800d42e:	bd08      	pop	{r3, pc}

0800d430 <RtcGetMinimumTimeout>:
}
 800d430:	2001      	movs	r0, #1
 800d432:	4770      	bx	lr

0800d434 <DelayMsMcu>:

void DelayMsMcu(uint32_t ms)
{
 800d434:	b508      	push	{r3, lr}
			return t * ((uint64_t)to_hz / from_hz);
 800d436:	0f81      	lsrs	r1, r0, #30
 800d438:	0083      	lsls	r3, r0, #2
 800d43a:	1818      	adds	r0, r3, r0
 800d43c:	f141 0100 	adc.w	r1, r1, #0
 800d440:	1800      	adds	r0, r0, r0
 800d442:	4149      	adcs	r1, r1
	return z_impl_k_sleep(timeout);
 800d444:	f7fc fc94 	bl	8009d70 <z_impl_k_sleep>
	k_sleep(K_MSEC(ms));
}
 800d448:	bd08      	pop	{r3, pc}

0800d44a <RtcMs2Tick>:

uint32_t RtcMs2Tick(uint32_t milliseconds)
{
	return milliseconds;
}
 800d44a:	4770      	bx	lr

0800d44c <RtcTick2Ms>:

uint32_t RtcTick2Ms(uint32_t tick)
{
	return tick;
}
 800d44c:	4770      	bx	lr

0800d44e <BoardCriticalSectionBegin>:
	__asm__ volatile(
 800d44e:	f04f 0210 	mov.w	r2, #16
 800d452:	f3ef 8311 	mrs	r3, BASEPRI
 800d456:	f382 8812 	msr	BASEPRI_MAX, r2
 800d45a:	f3bf 8f6f 	isb	sy

void BoardCriticalSectionBegin(uint32_t *mask)
{
	*mask = irq_lock();
 800d45e:	6003      	str	r3, [r0, #0]
}
 800d460:	4770      	bx	lr

0800d462 <BoardCriticalSectionEnd>:

void BoardCriticalSectionEnd(uint32_t *mask)
{
	irq_unlock(*mask);
 800d462:	6803      	ldr	r3, [r0, #0]
	__asm__ volatile(
 800d464:	f383 8811 	msr	BASEPRI, r3
 800d468:	f3bf 8f6f 	isb	sy
}
 800d46c:	4770      	bx	lr

0800d46e <clamp_int8>:
	if (x < min) {
 800d46e:	4288      	cmp	r0, r1
 800d470:	db03      	blt.n	800d47a <clamp_int8+0xc>
	} else if (x > max) {
 800d472:	4290      	cmp	r0, r2
 800d474:	dd02      	ble.n	800d47c <clamp_int8+0xe>
		return max;
 800d476:	4610      	mov	r0, r2
 800d478:	4770      	bx	lr
		return min;
 800d47a:	4608      	mov	r0, r1
}
 800d47c:	4770      	bx	lr

0800d47e <SX1276CheckRfFrequency>:
}
 800d47e:	2001      	movs	r0, #1
 800d480:	4770      	bx	lr

0800d482 <sx127x_antenna_configure>:
}
 800d482:	2000      	movs	r0, #0
 800d484:	4770      	bx	lr

0800d486 <SX1276GetBoardTcxoWakeupTime>:
}
 800d486:	2000      	movs	r0, #0
 800d488:	4770      	bx	lr

0800d48a <SX1276SetAntSwLowPower>:
}
 800d48a:	4770      	bx	lr

0800d48c <SX1276SetBoardTcxo>:
}
 800d48c:	4770      	bx	lr

0800d48e <SX1276SetAntSw>:
}
 800d48e:	4770      	bx	lr

0800d490 <sx127x_read>:
{
 800d490:	b508      	push	{r3, lr}
 800d492:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr, false, data, len);
 800d494:	460a      	mov	r2, r1
 800d496:	2100      	movs	r1, #0
 800d498:	f7f8 fd62 	bl	8005f60 <sx127x_transceive>
}
 800d49c:	bd08      	pop	{r3, pc}

0800d49e <sx127x_write>:
{
 800d49e:	b508      	push	{r3, lr}
 800d4a0:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
 800d4a2:	460a      	mov	r2, r1
 800d4a4:	2101      	movs	r1, #1
 800d4a6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800d4aa:	f7f8 fd59 	bl	8005f60 <sx127x_transceive>
}
 800d4ae:	bd08      	pop	{r3, pc}

0800d4b0 <memcpy1>:
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 800d4b0:	e004      	b.n	800d4bc <memcpy1+0xc>
    {
        *dst++ = *src++;
 800d4b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4b6:	f800 2b01 	strb.w	r2, [r0], #1
    while( size-- )
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	1e53      	subs	r3, r2, #1
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	2a00      	cmp	r2, #0
 800d4c2:	d1f6      	bne.n	800d4b2 <memcpy1+0x2>
    }
}
 800d4c4:	4770      	bx	lr

0800d4c6 <TimerSetTimeout>:
    // Intentional wrap around. Works Ok if tick duration below 1ms
    return RtcTick2Ms( nowInTicks - pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 800d4c6:	b570      	push	{r4, r5, r6, lr}
 800d4c8:	4604      	mov	r4, r0
    int32_t minTicks= RtcGetMinimumTimeout( );
 800d4ca:	f7ff ffb1 	bl	800d430 <RtcGetMinimumTimeout>
 800d4ce:	4605      	mov	r5, r0
    obj->IsNext2Expire = true;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	7263      	strb	r3, [r4, #9]

    // In case deadline too soon
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 800d4d4:	6826      	ldr	r6, [r4, #0]
 800d4d6:	f7f8 fa6d 	bl	80059b4 <RtcGetTimerElapsedTime>
 800d4da:	4428      	add	r0, r5
 800d4dc:	4286      	cmp	r6, r0
 800d4de:	d303      	bcc.n	800d4e8 <TimerSetTimeout+0x22>
    {
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
    }
    RtcSetAlarm( obj->Timestamp );
 800d4e0:	6820      	ldr	r0, [r4, #0]
 800d4e2:	f7f8 fa7d 	bl	80059e0 <RtcSetAlarm>
}
 800d4e6:	bd70      	pop	{r4, r5, r6, pc}
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 800d4e8:	f7f8 fa64 	bl	80059b4 <RtcGetTimerElapsedTime>
 800d4ec:	4405      	add	r5, r0
 800d4ee:	6025      	str	r5, [r4, #0]
 800d4f0:	e7f6      	b.n	800d4e0 <TimerSetTimeout+0x1a>

0800d4f2 <TimerInit>:
    obj->Timestamp = 0;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	6003      	str	r3, [r0, #0]
    obj->ReloadValue = 0;
 800d4f6:	6043      	str	r3, [r0, #4]
    obj->IsStarted = false;
 800d4f8:	7203      	strb	r3, [r0, #8]
    obj->IsNext2Expire = false;
 800d4fa:	7243      	strb	r3, [r0, #9]
    obj->Callback = callback;
 800d4fc:	60c1      	str	r1, [r0, #12]
    obj->Context = NULL;
 800d4fe:	6103      	str	r3, [r0, #16]
    obj->Next = NULL;
 800d500:	6143      	str	r3, [r0, #20]
}
 800d502:	4770      	bx	lr

0800d504 <TimerSetValue>:
{
 800d504:	b538      	push	{r3, r4, r5, lr}
 800d506:	4604      	mov	r4, r0
    uint32_t ticks = RtcMs2Tick( value );
 800d508:	4608      	mov	r0, r1
 800d50a:	f7ff ff9e 	bl	800d44a <RtcMs2Tick>
 800d50e:	4605      	mov	r5, r0
    TimerStop( obj );
 800d510:	4620      	mov	r0, r4
 800d512:	f7f9 f8dd 	bl	80066d0 <TimerStop>
    minValue = RtcGetMinimumTimeout( );
 800d516:	f7ff ff8b 	bl	800d430 <RtcGetMinimumTimeout>
    if( ticks < minValue )
 800d51a:	4285      	cmp	r5, r0
 800d51c:	d300      	bcc.n	800d520 <TimerSetValue+0x1c>
    uint32_t ticks = RtcMs2Tick( value );
 800d51e:	4628      	mov	r0, r5
    obj->Timestamp = ticks;
 800d520:	6020      	str	r0, [r4, #0]
    obj->ReloadValue = ticks;
 800d522:	6060      	str	r0, [r4, #4]
}
 800d524:	bd38      	pop	{r3, r4, r5, pc}

0800d526 <TimerGetCurrentTime>:
{
 800d526:	b508      	push	{r3, lr}
    uint32_t now = RtcGetTimerValue( );
 800d528:	f7ff ff7a 	bl	800d420 <RtcGetTimerValue>
    return  RtcTick2Ms( now );
 800d52c:	f7ff ff8e 	bl	800d44c <RtcTick2Ms>
}
 800d530:	bd08      	pop	{r3, pc}

0800d532 <TimerGetElapsedTime>:
{
 800d532:	b538      	push	{r3, r4, r5, lr}
    if ( past == 0 )
 800d534:	4604      	mov	r4, r0
 800d536:	b908      	cbnz	r0, 800d53c <TimerGetElapsedTime+0xa>
}
 800d538:	4620      	mov	r0, r4
 800d53a:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t nowInTicks = RtcGetTimerValue( );
 800d53c:	f7ff ff70 	bl	800d420 <RtcGetTimerValue>
 800d540:	4605      	mov	r5, r0
    uint32_t pastInTicks = RtcMs2Tick( past );
 800d542:	4620      	mov	r0, r4
 800d544:	f7ff ff81 	bl	800d44a <RtcMs2Tick>
    return RtcTick2Ms( nowInTicks - pastInTicks );
 800d548:	1a28      	subs	r0, r5, r0
 800d54a:	f7ff ff7f 	bl	800d44c <RtcTick2Ms>
 800d54e:	4604      	mov	r4, r0
 800d550:	e7f2      	b.n	800d538 <TimerGetElapsedTime+0x6>

0800d552 <DelayMs>:
{
    DelayMs( s * 1000.0f );
}

void DelayMs( uint32_t ms )
{
 800d552:	b508      	push	{r3, lr}
    DelayMsMcu( ms );
 800d554:	f7ff ff6e 	bl	800d434 <DelayMsMcu>
}
 800d558:	bd08      	pop	{r3, pc}

0800d55a <SX1276ConvertPllStepToFreqInHz>:
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 800d55a:	0a01      	lsrs	r1, r0, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 800d55c:	f643 5209 	movw	r2, #15625	; 0x3d09
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 800d560:	b2c3      	uxtb	r3, r0
 800d562:	fb02 f303 	mul.w	r3, r2, r3
 800d566:	3380      	adds	r3, #128	; 0x80
 800d568:	0a1b      	lsrs	r3, r3, #8
}
 800d56a:	fb02 3001 	mla	r0, r2, r1, r3
 800d56e:	4770      	bx	lr

0800d570 <SX1276GetGfskTimeOnAirNumerator>:
    return ( preambleLen << 3 ) +
 800d570:	00c0      	lsls	r0, r0, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800d572:	b941      	cbnz	r1, 800d586 <SX1276GetGfskTimeOnAirNumerator+0x16>
 800d574:	2108      	movs	r1, #8
    return ( preambleLen << 3 ) +
 800d576:	4408      	add	r0, r1
               ( ( crcOn == true ) ? 2 : 0 ) 
 800d578:	b13b      	cbz	r3, 800d58a <SX1276GetGfskTimeOnAirNumerator+0x1a>
 800d57a:	2302      	movs	r3, #2
               ( 0 ) + // Address filter size
 800d57c:	441a      	add	r2, r3
             ( syncWordLength << 3 ) +
 800d57e:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
}
 800d582:	3018      	adds	r0, #24
 800d584:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) +
 800d586:	2100      	movs	r1, #0
 800d588:	e7f5      	b.n	800d576 <SX1276GetGfskTimeOnAirNumerator+0x6>
               ( ( crcOn == true ) ? 2 : 0 ) 
 800d58a:	2300      	movs	r3, #0
 800d58c:	e7f6      	b.n	800d57c <SX1276GetGfskTimeOnAirNumerator+0xc>

0800d58e <SX1276GetLoRaTimeOnAirNumerator>:
{
 800d58e:	b570      	push	{r4, r5, r6, lr}
 800d590:	f89d 4010 	ldrb.w	r4, [sp, #16]
 800d594:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 800d598:	3204      	adds	r2, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800d59a:	f1a1 0c05 	sub.w	ip, r1, #5
 800d59e:	f1bc 0f01 	cmp.w	ip, #1
 800d5a2:	d932      	bls.n	800d60a <SX1276GetLoRaTimeOnAirNumerator+0x7c>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800d5a4:	b918      	cbnz	r0, 800d5ae <SX1276GetLoRaTimeOnAirNumerator+0x20>
 800d5a6:	f1a1 060b 	sub.w	r6, r1, #11
 800d5aa:	2e01      	cmp	r6, #1
 800d5ac:	d935      	bls.n	800d61a <SX1276GetLoRaTimeOnAirNumerator+0x8c>
 800d5ae:	2801      	cmp	r0, #1
 800d5b0:	d02f      	beq.n	800d612 <SX1276GetLoRaTimeOnAirNumerator+0x84>
    bool    lowDatareOptimize = false;
 800d5b2:	2600      	movs	r6, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800d5b4:	f89d e014 	ldrb.w	lr, [sp, #20]
 800d5b8:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 800d5bc:	b38d      	cbz	r5, 800d622 <SX1276GetLoRaTimeOnAirNumerator+0x94>
 800d5be:	f04f 0c10 	mov.w	ip, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800d5c2:	44e6      	add	lr, ip
                            ( 4 * datarate ) +
 800d5c4:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 800d5c6:	ebae 0e81 	sub.w	lr, lr, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 800d5ca:	b36c      	cbz	r4, 800d628 <SX1276GetLoRaTimeOnAirNumerator+0x9a>
 800d5cc:	f04f 0c00 	mov.w	ip, #0
                            ( 4 * datarate ) +
 800d5d0:	44f4      	add	ip, lr
    if( datarate <= 6 )
 800d5d2:	2906      	cmp	r1, #6
 800d5d4:	d904      	bls.n	800d5e0 <SX1276GetLoRaTimeOnAirNumerator+0x52>
        ceilNumerator += 8;
 800d5d6:	f10c 0c08 	add.w	ip, ip, #8
        if( lowDatareOptimize == true )
 800d5da:	b10e      	cbz	r6, 800d5e0 <SX1276GetLoRaTimeOnAirNumerator+0x52>
            ceilDenominator = 4 * ( datarate - 2 );
 800d5dc:	1e88      	subs	r0, r1, #2
 800d5de:	0080      	lsls	r0, r0, #2
    if( ceilNumerator < 0 )
 800d5e0:	f1bc 0f00 	cmp.w	ip, #0
 800d5e4:	db23      	blt.n	800d62e <SX1276GetLoRaTimeOnAirNumerator+0xa0>
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800d5e6:	4484      	add	ip, r0
 800d5e8:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800d5ec:	fb9c fcf0 	sdiv	ip, ip, r0
 800d5f0:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 800d5f4:	f103 000c 	add.w	r0, r3, #12
    if( datarate <= 6 )
 800d5f8:	2906      	cmp	r1, #6
 800d5fa:	d801      	bhi.n	800d600 <SX1276GetLoRaTimeOnAirNumerator+0x72>
        intermediate += 2;
 800d5fc:	f103 000e 	add.w	r0, r3, #14
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800d600:	0080      	lsls	r0, r0, #2
 800d602:	3001      	adds	r0, #1
 800d604:	3902      	subs	r1, #2
}
 800d606:	4088      	lsls	r0, r1
 800d608:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 800d60a:	2b0b      	cmp	r3, #11
 800d60c:	d8ca      	bhi.n	800d5a4 <SX1276GetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 800d60e:	230c      	movs	r3, #12
 800d610:	e7c8      	b.n	800d5a4 <SX1276GetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800d612:	290c      	cmp	r1, #12
 800d614:	d003      	beq.n	800d61e <SX1276GetLoRaTimeOnAirNumerator+0x90>
    bool    lowDatareOptimize = false;
 800d616:	2600      	movs	r6, #0
 800d618:	e7cc      	b.n	800d5b4 <SX1276GetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 800d61a:	2601      	movs	r6, #1
 800d61c:	e7ca      	b.n	800d5b4 <SX1276GetLoRaTimeOnAirNumerator+0x26>
 800d61e:	2601      	movs	r6, #1
 800d620:	e7c8      	b.n	800d5b4 <SX1276GetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 800d622:	f04f 0c00 	mov.w	ip, #0
 800d626:	e7cc      	b.n	800d5c2 <SX1276GetLoRaTimeOnAirNumerator+0x34>
                            ( fixLen ? 0 : 20 );
 800d628:	f04f 0c14 	mov.w	ip, #20
 800d62c:	e7d0      	b.n	800d5d0 <SX1276GetLoRaTimeOnAirNumerator+0x42>
        ceilNumerator = 0;
 800d62e:	f04f 0c00 	mov.w	ip, #0
 800d632:	e7d8      	b.n	800d5e6 <SX1276GetLoRaTimeOnAirNumerator+0x58>

0800d634 <SX1276ReadFifo>:
{
 800d634:	b508      	push	{r3, lr}
 800d636:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
 800d638:	4601      	mov	r1, r0
 800d63a:	2000      	movs	r0, #0
 800d63c:	f7f8 fdd4 	bl	80061e8 <SX1276ReadBuffer>
}
 800d640:	bd08      	pop	{r3, pc}

0800d642 <SX1276WriteFifo>:
{
 800d642:	b508      	push	{r3, lr}
 800d644:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
 800d646:	4601      	mov	r1, r0
 800d648:	2000      	movs	r0, #0
 800d64a:	f7f8 fed1 	bl	80063f0 <SX1276WriteBuffer>
}
 800d64e:	bd08      	pop	{r3, pc}

0800d650 <SX1276GetTimeOnAir>:
{
 800d650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d652:	b085      	sub	sp, #20
 800d654:	460e      	mov	r6, r1
 800d656:	4615      	mov	r5, r2
 800d658:	461a      	mov	r2, r3
 800d65a:	f8bd c028 	ldrh.w	ip, [sp, #40]	; 0x28
 800d65e:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
 800d662:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 800d666:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    switch( modem )
 800d66a:	b148      	cbz	r0, 800d680 <SX1276GetTimeOnAir+0x30>
 800d66c:	2801      	cmp	r0, #1
 800d66e:	d010      	beq.n	800d692 <SX1276GetTimeOnAir+0x42>
 800d670:	2501      	movs	r5, #1
 800d672:	2400      	movs	r4, #0
    return ( numerator + denominator - 1 ) / denominator;
 800d674:	1960      	adds	r0, r4, r5
 800d676:	3801      	subs	r0, #1
}
 800d678:	fbb0 f0f5 	udiv	r0, r0, r5
 800d67c:	b005      	add	sp, #20
 800d67e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 800d680:	463a      	mov	r2, r7
 800d682:	4660      	mov	r0, ip
 800d684:	f7ff ff74 	bl	800d570 <SX1276GetGfskTimeOnAirNumerator>
 800d688:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800d68c:	fb00 f404 	mul.w	r4, r0, r4
        break;
 800d690:	e7f0      	b.n	800d674 <SX1276GetTimeOnAir+0x24>
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 800d692:	9302      	str	r3, [sp, #8]
 800d694:	9701      	str	r7, [sp, #4]
 800d696:	9100      	str	r1, [sp, #0]
 800d698:	4663      	mov	r3, ip
 800d69a:	4629      	mov	r1, r5
 800d69c:	4630      	mov	r0, r6
 800d69e:	f7ff ff76 	bl	800d58e <SX1276GetLoRaTimeOnAirNumerator>
 800d6a2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800d6a6:	fb00 f404 	mul.w	r4, r0, r4
            denominator = SX1276GetLoRaBandwidthInHz( bandwidth );
 800d6aa:	4630      	mov	r0, r6
 800d6ac:	f7f9 f88c 	bl	80067c8 <SX1276GetLoRaBandwidthInHz>
 800d6b0:	4605      	mov	r5, r0
        break;
 800d6b2:	e7df      	b.n	800d674 <SX1276GetTimeOnAir+0x24>

0800d6b4 <SX1276Write>:
{
 800d6b4:	b500      	push	{lr}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	f88d 1007 	strb.w	r1, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 800d6bc:	2201      	movs	r2, #1
 800d6be:	f10d 0107 	add.w	r1, sp, #7
 800d6c2:	f7f8 fe95 	bl	80063f0 <SX1276WriteBuffer>
}
 800d6c6:	b003      	add	sp, #12
 800d6c8:	f85d fb04 	ldr.w	pc, [sp], #4

0800d6cc <SX1276Read>:
{
 800d6cc:	b500      	push	{lr}
 800d6ce:	b083      	sub	sp, #12
    SX1276ReadBuffer( addr, &data, 1 );
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	f10d 0107 	add.w	r1, sp, #7
 800d6d6:	f7f8 fd87 	bl	80061e8 <SX1276ReadBuffer>
}
 800d6da:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800d6de:	b003      	add	sp, #12
 800d6e0:	f85d fb04 	ldr.w	pc, [sp], #4

0800d6e4 <SX1276SetOpMode>:
{
 800d6e4:	b510      	push	{r4, lr}
    if( opMode == RF_OPMODE_SLEEP )
 800d6e6:	4604      	mov	r4, r0
 800d6e8:	b970      	cbnz	r0, 800d708 <SX1276SetOpMode+0x24>
        SX1276SetAntSwLowPower( true );
 800d6ea:	2001      	movs	r0, #1
 800d6ec:	f7ff fecd 	bl	800d48a <SX1276SetAntSwLowPower>
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800d6f0:	2001      	movs	r0, #1
 800d6f2:	f7ff ffeb 	bl	800d6cc <SX1276Read>
 800d6f6:	b241      	sxtb	r1, r0
 800d6f8:	f021 0107 	bic.w	r1, r1, #7
 800d6fc:	4321      	orrs	r1, r4
 800d6fe:	b2c9      	uxtb	r1, r1
 800d700:	2001      	movs	r0, #1
 800d702:	f7ff ffd7 	bl	800d6b4 <SX1276Write>
}
 800d706:	bd10      	pop	{r4, pc}
        SX1276SetBoardTcxo( true );
 800d708:	2001      	movs	r0, #1
 800d70a:	f7ff febf 	bl	800d48c <SX1276SetBoardTcxo>
        SX1276SetAntSwLowPower( false );
 800d70e:	2000      	movs	r0, #0
 800d710:	f7ff febb 	bl	800d48a <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 800d714:	4620      	mov	r0, r4
 800d716:	f7ff feba 	bl	800d48e <SX1276SetAntSw>
 800d71a:	e7e9      	b.n	800d6f0 <SX1276SetOpMode+0xc>

0800d71c <SX1276IsChannelFree>:
{
 800d71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d71e:	4607      	mov	r7, r0
 800d720:	460c      	mov	r4, r1
 800d722:	4616      	mov	r6, r2
 800d724:	461d      	mov	r5, r3
    SX1276SetSleep( );
 800d726:	f7f9 fb9d 	bl	8006e64 <SX1276SetSleep>
    SX1276SetModem( MODEM_FSK );
 800d72a:	2000      	movs	r0, #0
 800d72c:	f7f9 fe30 	bl	8007390 <SX1276SetModem>
    SX1276SetChannel( freq );
 800d730:	4638      	mov	r0, r7
 800d732:	f7f9 f873 	bl	800681c <SX1276SetChannel>
    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 800d736:	4620      	mov	r0, r4
 800d738:	f7f9 f81e 	bl	8006778 <GetFskBandwidthRegValue>
 800d73c:	4604      	mov	r4, r0
 800d73e:	4601      	mov	r1, r0
 800d740:	2012      	movs	r0, #18
 800d742:	f7ff ffb7 	bl	800d6b4 <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 800d746:	4621      	mov	r1, r4
 800d748:	2013      	movs	r0, #19
 800d74a:	f7ff ffb3 	bl	800d6b4 <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800d74e:	2005      	movs	r0, #5
 800d750:	f7ff ffc8 	bl	800d6e4 <SX1276SetOpMode>
    DelayMs( 1 );
 800d754:	2001      	movs	r0, #1
 800d756:	f7ff fefc 	bl	800d552 <DelayMs>
    carrierSenseTime = TimerGetCurrentTime( );
 800d75a:	f7ff fee4 	bl	800d526 <TimerGetCurrentTime>
 800d75e:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800d760:	4620      	mov	r0, r4
 800d762:	f7ff fee6 	bl	800d532 <TimerGetElapsedTime>
 800d766:	42a8      	cmp	r0, r5
 800d768:	d206      	bcs.n	800d778 <SX1276IsChannelFree+0x5c>
        rssi = SX1276ReadRssi( MODEM_FSK );
 800d76a:	2000      	movs	r0, #0
 800d76c:	f7f9 fde8 	bl	8007340 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 800d770:	42b0      	cmp	r0, r6
 800d772:	ddf5      	ble.n	800d760 <SX1276IsChannelFree+0x44>
            status = false;
 800d774:	2400      	movs	r4, #0
 800d776:	e000      	b.n	800d77a <SX1276IsChannelFree+0x5e>
    bool status = true;
 800d778:	2401      	movs	r4, #1
    SX1276SetSleep( );
 800d77a:	f7f9 fb73 	bl	8006e64 <SX1276SetSleep>
}
 800d77e:	4620      	mov	r0, r4
 800d780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d782 <SX1276Random>:
{
 800d782:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 800d784:	2001      	movs	r0, #1
 800d786:	f7f9 fe03 	bl	8007390 <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800d78a:	21ff      	movs	r1, #255	; 0xff
 800d78c:	2011      	movs	r0, #17
 800d78e:	f7ff ff91 	bl	800d6b4 <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800d792:	2005      	movs	r0, #5
 800d794:	f7ff ffa6 	bl	800d6e4 <SX1276SetOpMode>
    uint32_t rnd = 0;
 800d798:	2500      	movs	r5, #0
    for( i = 0; i < 32; i++ )
 800d79a:	462c      	mov	r4, r5
 800d79c:	e00b      	b.n	800d7b6 <SX1276Random+0x34>
        DelayMs( 1 );
 800d79e:	2001      	movs	r0, #1
 800d7a0:	f7ff fed7 	bl	800d552 <DelayMs>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 800d7a4:	202c      	movs	r0, #44	; 0x2c
 800d7a6:	f7ff ff91 	bl	800d6cc <SX1276Read>
 800d7aa:	f000 0001 	and.w	r0, r0, #1
 800d7ae:	40a0      	lsls	r0, r4
 800d7b0:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 800d7b2:	3401      	adds	r4, #1
 800d7b4:	b2e4      	uxtb	r4, r4
 800d7b6:	2c1f      	cmp	r4, #31
 800d7b8:	d9f1      	bls.n	800d79e <SX1276Random+0x1c>
    SX1276SetSleep( );
 800d7ba:	f7f9 fb53 	bl	8006e64 <SX1276SetSleep>
}
 800d7be:	4628      	mov	r0, r5
 800d7c0:	bd38      	pop	{r3, r4, r5, pc}

0800d7c2 <SX1276GetWakeupTime>:
{
 800d7c2:	b508      	push	{r3, lr}
    return SX1276GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 800d7c4:	f7ff fe5f 	bl	800d486 <SX1276GetBoardTcxoWakeupTime>
}
 800d7c8:	3001      	adds	r0, #1
 800d7ca:	bd08      	pop	{r3, pc}

0800d7cc <uart_stm32_config_get>:
	struct uart_stm32_data *data = DEV_DATA(dev);
 800d7cc:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = data->baud_rate;
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	600b      	str	r3, [r1, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d7d2:	6843      	ldr	r3, [r0, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 800d7dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d7e0:	d02f      	beq.n	800d842 <uart_stm32_config_get+0x76>
 800d7e2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d7e6:	d12e      	bne.n	800d846 <uart_stm32_config_get+0x7a>
 800d7e8:	2301      	movs	r3, #1
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 800d7ea:	710b      	strb	r3, [r1, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d7ec:	6843      	ldr	r3, [r0, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 800d7f0:	685b      	ldr	r3, [r3, #4]
 800d7f2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 800d7f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7fa:	d028      	beq.n	800d84e <uart_stm32_config_get+0x82>
 800d7fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d800:	d027      	beq.n	800d852 <uart_stm32_config_get+0x86>
 800d802:	b313      	cbz	r3, 800d84a <uart_stm32_config_get+0x7e>
		return UART_CFG_STOP_BITS_2;
 800d804:	2303      	movs	r3, #3
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 800d806:	714b      	strb	r3, [r1, #5]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d808:	6843      	ldr	r3, [r0, #4]
 800d80a:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 800d80c:	6813      	ldr	r3, [r2, #0]
 800d80e:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800d812:	6812      	ldr	r2, [r2, #0]
 800d814:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	switch (db) {
 800d818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d81c:	d01d      	beq.n	800d85a <uart_stm32_config_get+0x8e>
 800d81e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d822:	d11d      	bne.n	800d860 <uart_stm32_config_get+0x94>
		if (p == LL_USART_PARITY_NONE) {
 800d824:	b1ba      	cbz	r2, 800d856 <uart_stm32_config_get+0x8a>
			return UART_CFG_DATA_BITS_6;
 800d826:	2301      	movs	r3, #1
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 800d828:	718b      	strb	r3, [r1, #6]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d82a:	6843      	ldr	r3, [r0, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 800d82e:	689b      	ldr	r3, [r3, #8]
 800d830:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 800d834:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d838:	d019      	beq.n	800d86e <uart_stm32_config_get+0xa2>
	return UART_CFG_FLOW_CTRL_NONE;
 800d83a:	2300      	movs	r3, #0
	cfg->flow_ctrl = uart_stm32_ll2cfg_hwctrl(
 800d83c:	71cb      	strb	r3, [r1, #7]
}
 800d83e:	2000      	movs	r0, #0
 800d840:	4770      	bx	lr
		return UART_CFG_PARITY_EVEN;
 800d842:	2302      	movs	r3, #2
 800d844:	e7d1      	b.n	800d7ea <uart_stm32_config_get+0x1e>
		return UART_CFG_PARITY_NONE;
 800d846:	2300      	movs	r3, #0
 800d848:	e7cf      	b.n	800d7ea <uart_stm32_config_get+0x1e>
		return UART_CFG_STOP_BITS_1;
 800d84a:	2301      	movs	r3, #1
 800d84c:	e7db      	b.n	800d806 <uart_stm32_config_get+0x3a>
	switch (sb) {
 800d84e:	2300      	movs	r3, #0
 800d850:	e7d9      	b.n	800d806 <uart_stm32_config_get+0x3a>
		return UART_CFG_STOP_BITS_1_5;
 800d852:	2302      	movs	r3, #2
 800d854:	e7d7      	b.n	800d806 <uart_stm32_config_get+0x3a>
			return UART_CFG_DATA_BITS_7;
 800d856:	2302      	movs	r3, #2
 800d858:	e7e6      	b.n	800d828 <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 800d85a:	b922      	cbnz	r2, 800d866 <uart_stm32_config_get+0x9a>
			return UART_CFG_DATA_BITS_9;
 800d85c:	2304      	movs	r3, #4
 800d85e:	e7e3      	b.n	800d828 <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 800d860:	b91a      	cbnz	r2, 800d86a <uart_stm32_config_get+0x9e>
			return UART_CFG_DATA_BITS_8;
 800d862:	2303      	movs	r3, #3
 800d864:	e7e0      	b.n	800d828 <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_8;
 800d866:	2303      	movs	r3, #3
 800d868:	e7de      	b.n	800d828 <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_7;
 800d86a:	2302      	movs	r3, #2
 800d86c:	e7dc      	b.n	800d828 <uart_stm32_config_get+0x5c>
		return UART_CFG_FLOW_CTRL_RTS_CTS;
 800d86e:	2301      	movs	r3, #1
 800d870:	e7e4      	b.n	800d83c <uart_stm32_config_get+0x70>

0800d872 <uart_stm32_poll_in>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d872:	6843      	ldr	r3, [r0, #4]
 800d874:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800d876:	69da      	ldr	r2, [r3, #28]
 800d878:	f012 0f08 	tst.w	r2, #8
 800d87c:	d001      	beq.n	800d882 <uart_stm32_poll_in+0x10>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800d87e:	2208      	movs	r2, #8
 800d880:	621a      	str	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 800d882:	69da      	ldr	r2, [r3, #28]
 800d884:	f012 0f20 	tst.w	r2, #32
 800d888:	d003      	beq.n	800d892 <uart_stm32_poll_in+0x20>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800d88a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	*c = (unsigned char)LL_USART_ReceiveData8(UartInstance);
 800d88c:	700b      	strb	r3, [r1, #0]
	return 0;
 800d88e:	2000      	movs	r0, #0
 800d890:	4770      	bx	lr
		return -1;
 800d892:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800d896:	4770      	bx	lr

0800d898 <uart_stm32_poll_out>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d898:	6843      	ldr	r3, [r0, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 800d89c:	69da      	ldr	r2, [r3, #28]
 800d89e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800d8a2:	d0fb      	beq.n	800d89c <uart_stm32_poll_out+0x4>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 800d8a4:	b289      	uxth	r1, r1
 800d8a6:	8519      	strh	r1, [r3, #40]	; 0x28
}
 800d8a8:	4770      	bx	lr

0800d8aa <uart_stm32_err_check>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800d8aa:	6843      	ldr	r3, [r0, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800d8ae:	69d8      	ldr	r0, [r3, #28]
 800d8b0:	f010 0008 	ands.w	r0, r0, #8
 800d8b4:	d000      	beq.n	800d8b8 <uart_stm32_err_check+0xe>
		err |= UART_ERROR_OVERRUN;
 800d8b6:	2001      	movs	r0, #1
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 800d8b8:	69da      	ldr	r2, [r3, #28]
 800d8ba:	f012 0f01 	tst.w	r2, #1
 800d8be:	d001      	beq.n	800d8c4 <uart_stm32_err_check+0x1a>
		err |= UART_ERROR_PARITY;
 800d8c0:	f040 0002 	orr.w	r0, r0, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800d8c4:	69da      	ldr	r2, [r3, #28]
 800d8c6:	f012 0f02 	tst.w	r2, #2
 800d8ca:	d001      	beq.n	800d8d0 <uart_stm32_err_check+0x26>
		err |= UART_ERROR_FRAMING;
 800d8cc:	f040 0004 	orr.w	r0, r0, #4
	if (err & UART_ERROR_OVERRUN) {
 800d8d0:	f010 0f01 	tst.w	r0, #1
 800d8d4:	d001      	beq.n	800d8da <uart_stm32_err_check+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800d8d6:	2208      	movs	r2, #8
 800d8d8:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_PARITY) {
 800d8da:	f010 0f02 	tst.w	r0, #2
 800d8de:	d001      	beq.n	800d8e4 <uart_stm32_err_check+0x3a>
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 800d8e0:	2201      	movs	r2, #1
 800d8e2:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_FRAMING) {
 800d8e4:	f010 0f04 	tst.w	r0, #4
 800d8e8:	d001      	beq.n	800d8ee <uart_stm32_err_check+0x44>
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 800d8ea:	2202      	movs	r2, #2
 800d8ec:	621a      	str	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 800d8ee:	2204      	movs	r2, #4
 800d8f0:	621a      	str	r2, [r3, #32]
}
 800d8f2:	4770      	bx	lr

0800d8f4 <LL_TIM_StructInit>:
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	8003      	strh	r3, [r0, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 800d8f8:	6043      	str	r3, [r0, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 800d8fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d8fe:	6082      	str	r2, [r0, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 800d900:	60c3      	str	r3, [r0, #12]
  TIM_InitStruct->RepetitionCounter = 0x00000000U;
 800d902:	6103      	str	r3, [r0, #16]
}
 800d904:	4770      	bx	lr

0800d906 <LL_TIM_OC_StructInit>:
  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 800d906:	2300      	movs	r3, #0
 800d908:	6003      	str	r3, [r0, #0]
  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 800d90a:	6043      	str	r3, [r0, #4]
  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 800d90c:	6083      	str	r3, [r0, #8]
  TIM_OC_InitStruct->CompareValue = 0x00000000U;
 800d90e:	60c3      	str	r3, [r0, #12]
  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 800d910:	6103      	str	r3, [r0, #16]
  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 800d912:	6143      	str	r3, [r0, #20]
  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 800d914:	6183      	str	r3, [r0, #24]
  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800d916:	61c3      	str	r3, [r0, #28]
}
 800d918:	4770      	bx	lr

0800d91a <LL_TIM_OC_Init>:
{
 800d91a:	b508      	push	{r3, lr}
 800d91c:	460b      	mov	r3, r1
 800d91e:	4611      	mov	r1, r2
  switch (Channel)
 800d920:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d924:	d01d      	beq.n	800d962 <LL_TIM_OC_Init+0x48>
 800d926:	d80e      	bhi.n	800d946 <LL_TIM_OC_Init+0x2c>
 800d928:	2b10      	cmp	r3, #16
 800d92a:	d017      	beq.n	800d95c <LL_TIM_OC_Init+0x42>
 800d92c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d930:	d102      	bne.n	800d938 <LL_TIM_OC_Init+0x1e>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800d932:	f7fa fc8b 	bl	800824c <OC3Config>
      break;
 800d936:	e005      	b.n	800d944 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 800d938:	2b01      	cmp	r3, #1
 800d93a:	d102      	bne.n	800d942 <LL_TIM_OC_Init+0x28>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800d93c:	f7fa fc04 	bl	8008148 <OC1Config>
      break;
 800d940:	e000      	b.n	800d944 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 800d942:	2001      	movs	r0, #1
}
 800d944:	bd08      	pop	{r3, pc}
  switch (Channel)
 800d946:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d94a:	d00d      	beq.n	800d968 <LL_TIM_OC_Init+0x4e>
 800d94c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d950:	d102      	bne.n	800d958 <LL_TIM_OC_Init+0x3e>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800d952:	f7fa fd25 	bl	80083a0 <OC6Config>
      break;
 800d956:	e7f5      	b.n	800d944 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 800d958:	2001      	movs	r0, #1
 800d95a:	e7f3      	b.n	800d944 <LL_TIM_OC_Init+0x2a>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800d95c:	f7fa fc34 	bl	80081c8 <OC2Config>
      break;
 800d960:	e7f0      	b.n	800d944 <LL_TIM_OC_Init+0x2a>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800d962:	f7fa fcb5 	bl	80082d0 <OC4Config>
      break;
 800d966:	e7ed      	b.n	800d944 <LL_TIM_OC_Init+0x2a>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800d968:	f7fa fce6 	bl	8008338 <OC5Config>
      break;
 800d96c:	e7ea      	b.n	800d944 <LL_TIM_OC_Init+0x2a>

0800d96e <UTILS_GetPLLOutputFrequency>:
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800d96e:	680a      	ldr	r2, [r1, #0]
 800d970:	0912      	lsrs	r2, r2, #4
 800d972:	3201      	adds	r2, #1
 800d974:	fbb0 f0f2 	udiv	r0, r0, r2
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 800d978:	684b      	ldr	r3, [r1, #4]
 800d97a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d97e:	fb03 f000 	mul.w	r0, r3, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);
 800d982:	688b      	ldr	r3, [r1, #8]
 800d984:	0e5b      	lsrs	r3, r3, #25
 800d986:	3301      	adds	r3, #1
 800d988:	005b      	lsls	r3, r3, #1
}
 800d98a:	fbb0 f0f3 	udiv	r0, r0, r3
 800d98e:	4770      	bx	lr

0800d990 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800d990:	6341      	str	r1, [r0, #52]	; 0x34
}
 800d992:	4770      	bx	lr

0800d994 <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 800d994:	6381      	str	r1, [r0, #56]	; 0x38
}
 800d996:	4770      	bx	lr

0800d998 <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 800d998:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800d99a:	4770      	bx	lr

0800d99c <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 800d99c:	6401      	str	r1, [r0, #64]	; 0x40
}
 800d99e:	4770      	bx	lr

0800d9a0 <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800d9a0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800d9a2:	6581      	str	r1, [r0, #88]	; 0x58
}
 800d9a4:	4770      	bx	lr

0800d9a6 <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 800d9a6:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 800d9a8:	4770      	bx	lr

0800d9aa <LL_TIM_ClearFlag_CC1>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800d9aa:	f06f 0302 	mvn.w	r3, #2
 800d9ae:	6103      	str	r3, [r0, #16]
}
 800d9b0:	4770      	bx	lr

0800d9b2 <LL_TIM_IsActiveFlag_CC1>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800d9b2:	6900      	ldr	r0, [r0, #16]
 800d9b4:	f010 0002 	ands.w	r0, r0, #2
 800d9b8:	d000      	beq.n	800d9bc <LL_TIM_IsActiveFlag_CC1+0xa>
 800d9ba:	2001      	movs	r0, #1
}
 800d9bc:	4770      	bx	lr

0800d9be <LL_TIM_ClearFlag_CC2>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 800d9be:	f06f 0304 	mvn.w	r3, #4
 800d9c2:	6103      	str	r3, [r0, #16]
}
 800d9c4:	4770      	bx	lr

0800d9c6 <LL_TIM_IsActiveFlag_CC2>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 800d9c6:	6900      	ldr	r0, [r0, #16]
 800d9c8:	f010 0004 	ands.w	r0, r0, #4
 800d9cc:	d000      	beq.n	800d9d0 <LL_TIM_IsActiveFlag_CC2+0xa>
 800d9ce:	2001      	movs	r0, #1
}
 800d9d0:	4770      	bx	lr

0800d9d2 <LL_TIM_ClearFlag_CC3>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 800d9d2:	f06f 0308 	mvn.w	r3, #8
 800d9d6:	6103      	str	r3, [r0, #16]
}
 800d9d8:	4770      	bx	lr

0800d9da <LL_TIM_IsActiveFlag_CC3>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 800d9da:	6900      	ldr	r0, [r0, #16]
 800d9dc:	f010 0008 	ands.w	r0, r0, #8
 800d9e0:	d000      	beq.n	800d9e4 <LL_TIM_IsActiveFlag_CC3+0xa>
 800d9e2:	2001      	movs	r0, #1
}
 800d9e4:	4770      	bx	lr

0800d9e6 <LL_TIM_ClearFlag_CC4>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 800d9e6:	f06f 0310 	mvn.w	r3, #16
 800d9ea:	6103      	str	r3, [r0, #16]
}
 800d9ec:	4770      	bx	lr

0800d9ee <LL_TIM_IsActiveFlag_CC4>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 800d9ee:	6900      	ldr	r0, [r0, #16]
 800d9f0:	f010 0010 	ands.w	r0, r0, #16
 800d9f4:	d000      	beq.n	800d9f8 <LL_TIM_IsActiveFlag_CC4+0xa>
 800d9f6:	2001      	movs	r0, #1
}
 800d9f8:	4770      	bx	lr

0800d9fa <LL_TIM_ClearFlag_CC5>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
 800d9fa:	f46f 3380 	mvn.w	r3, #65536	; 0x10000
 800d9fe:	6103      	str	r3, [r0, #16]
}
 800da00:	4770      	bx	lr

0800da02 <LL_TIM_IsActiveFlag_CC5>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
 800da02:	6900      	ldr	r0, [r0, #16]
 800da04:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 800da08:	d000      	beq.n	800da0c <LL_TIM_IsActiveFlag_CC5+0xa>
 800da0a:	2001      	movs	r0, #1
}
 800da0c:	4770      	bx	lr

0800da0e <LL_TIM_ClearFlag_CC6>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
 800da0e:	f46f 3300 	mvn.w	r3, #131072	; 0x20000
 800da12:	6103      	str	r3, [r0, #16]
}
 800da14:	4770      	bx	lr

0800da16 <LL_TIM_GenerateEvent_CC1>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
 800da16:	6943      	ldr	r3, [r0, #20]
 800da18:	f043 0302 	orr.w	r3, r3, #2
 800da1c:	6143      	str	r3, [r0, #20]
}
 800da1e:	4770      	bx	lr

0800da20 <get_polarity>:
    if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 800da20:	f010 0f01 	tst.w	r0, #1
 800da24:	d001      	beq.n	800da2a <get_polarity+0xa>
    return LL_TIM_OCPOLARITY_LOW;
 800da26:	2002      	movs	r0, #2
 800da28:	4770      	bx	lr
        return LL_TIM_OCPOLARITY_HIGH;
 800da2a:	2000      	movs	r0, #0
}
 800da2c:	4770      	bx	lr

0800da2e <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 800da2e:	b148      	cbz	r0, 800da44 <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 800da30:	68c3      	ldr	r3, [r0, #12]
 800da32:	8818      	ldrh	r0, [r3, #0]
 800da34:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800da38:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800da3c:	bf14      	ite	ne
 800da3e:	2000      	movne	r0, #0
 800da40:	2001      	moveq	r0, #1
 800da42:	4770      	bx	lr
		return false;
 800da44:	2000      	movs	r0, #0
}
 800da46:	4770      	bx	lr

0800da48 <arch_system_halt>:
	__asm__ volatile(
 800da48:	f04f 0210 	mov.w	r2, #16
 800da4c:	f3ef 8311 	mrs	r3, BASEPRI
 800da50:	f382 8812 	msr	BASEPRI_MAX, r2
 800da54:	f3bf 8f6f 	isb	sy
	for (;;) {
 800da58:	e7fe      	b.n	800da58 <arch_system_halt+0x10>

0800da5a <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
 800da5a:	6902      	ldr	r2, [r0, #16]
 800da5c:	6943      	ldr	r3, [r0, #20]
 800da5e:	431a      	orrs	r2, r3
 800da60:	f012 0203 	ands.w	r2, r2, #3
 800da64:	d10d      	bne.n	800da82 <create_free_list+0x28>
	slab->free_list = NULL;
 800da66:	2100      	movs	r1, #0
 800da68:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
 800da6a:	e005      	b.n	800da78 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
 800da6c:	6981      	ldr	r1, [r0, #24]
 800da6e:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
 800da70:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
 800da72:	6901      	ldr	r1, [r0, #16]
 800da74:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
 800da76:	3201      	adds	r2, #1
 800da78:	68c1      	ldr	r1, [r0, #12]
 800da7a:	4291      	cmp	r1, r2
 800da7c:	d8f6      	bhi.n	800da6c <create_free_list+0x12>
	return 0;
 800da7e:	2000      	movs	r0, #0
 800da80:	4770      	bx	lr
		return -EINVAL;
 800da82:	f06f 0015 	mvn.w	r0, #21
}
 800da86:	4770      	bx	lr

0800da88 <k_mem_slab_init>:
{
 800da88:	b510      	push	{r4, lr}
 800da8a:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
 800da8c:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
 800da8e:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
 800da90:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
 800da92:	2300      	movs	r3, #0
 800da94:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
 800da96:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
 800da98:	f7ff ffdf 	bl	800da5a <create_free_list>
	if (rc < 0) {
 800da9c:	2800      	cmp	r0, #0
 800da9e:	db01      	blt.n	800daa4 <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
 800daa0:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
 800daa2:	6064      	str	r4, [r4, #4]
}
 800daa4:	bd10      	pop	{r4, pc}

0800daa6 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
 800daa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daa8:	4604      	mov	r4, r0
 800daaa:	460d      	mov	r5, r1
 800daac:	f04f 0310 	mov.w	r3, #16
 800dab0:	f3ef 8611 	mrs	r6, BASEPRI
 800dab4:	f383 8812 	msr	BASEPRI_MAX, r3
 800dab8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
 800dabc:	6983      	ldr	r3, [r0, #24]
 800dabe:	b163      	cbz	r3, 800dada <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
 800dac0:	682b      	ldr	r3, [r5, #0]
 800dac2:	69a2      	ldr	r2, [r4, #24]
 800dac4:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
 800dac6:	682b      	ldr	r3, [r5, #0]
 800dac8:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
 800daca:	69e3      	ldr	r3, [r4, #28]
 800dacc:	3b01      	subs	r3, #1
 800dace:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
 800dad0:	f386 8811 	msr	BASEPRI, r6
 800dad4:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
 800dad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dada:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
 800dade:	f000 f9e5 	bl	800deac <z_unpend_first_thread>
		if (pending_thread != NULL) {
 800dae2:	2800      	cmp	r0, #0
 800dae4:	d0ec      	beq.n	800dac0 <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
 800dae6:	682a      	ldr	r2, [r5, #0]
 800dae8:	2100      	movs	r1, #0
 800daea:	67c1      	str	r1, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
 800daec:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
 800daee:	f000 f916 	bl	800dd1e <z_ready_thread>
			z_reschedule(&slab->lock, key);
 800daf2:	4631      	mov	r1, r6
 800daf4:	4638      	mov	r0, r7
 800daf6:	f7fb fe05 	bl	8009704 <z_reschedule>
			return;
 800dafa:	e7ed      	b.n	800dad8 <k_mem_slab_free+0x32>

0800dafc <setup_thread_stack>:
{
 800dafc:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800dafe:	3207      	adds	r2, #7
 800db00:	f022 0207 	bic.w	r2, r2, #7
 800db04:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 800db08:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 800db0c:	6684      	str	r4, [r0, #104]	; 0x68
	new_thread->stack_info.size = stack_buf_size;
 800db0e:	66c2      	str	r2, [r0, #108]	; 0x6c
	new_thread->stack_info.delta = delta;
 800db10:	2200      	movs	r2, #0
 800db12:	6702      	str	r2, [r0, #112]	; 0x70
}
 800db14:	18c8      	adds	r0, r1, r3
 800db16:	bc10      	pop	{r4}
 800db18:	4770      	bx	lr

0800db1a <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db1a:	f3ef 8005 	mrs	r0, IPSR
}
 800db1e:	3800      	subs	r0, #0
 800db20:	bf18      	it	ne
 800db22:	2001      	movne	r0, #1
 800db24:	4770      	bx	lr

0800db26 <z_impl_k_thread_name_set>:
}
 800db26:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800db2a:	4770      	bx	lr

0800db2c <k_thread_name_get>:
}
 800db2c:	2000      	movs	r0, #0
 800db2e:	4770      	bx	lr

0800db30 <z_impl_k_thread_start>:
{
 800db30:	b508      	push	{r3, lr}
	z_sched_start(thread);
 800db32:	f7fb ff1d 	bl	8009970 <z_sched_start>
}
 800db36:	bd08      	pop	{r3, pc}

0800db38 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
 800db38:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
 800db3a:	2400      	movs	r4, #0
 800db3c:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
 800db3e:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 800db40:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
 800db42:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
 800db44:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
 800db46:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
 800db48:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
 800db4a:	bc10      	pop	{r4}
 800db4c:	4770      	bx	lr

0800db4e <z_impl_k_thread_create>:
{
 800db4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db50:	b087      	sub	sp, #28
 800db52:	4604      	mov	r4, r0
 800db54:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800db56:	9d13      	ldr	r5, [sp, #76]	; 0x4c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800db58:	2700      	movs	r7, #0
 800db5a:	9705      	str	r7, [sp, #20]
 800db5c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800db5e:	9704      	str	r7, [sp, #16]
 800db60:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800db62:	9703      	str	r7, [sp, #12]
 800db64:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800db66:	9702      	str	r7, [sp, #8]
 800db68:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800db6a:	9701      	str	r7, [sp, #4]
 800db6c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800db6e:	9700      	str	r7, [sp, #0]
 800db70:	f7fb f9c2 	bl	8008ef8 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
 800db74:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800db78:	bf08      	it	eq
 800db7a:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
 800db7e:	d102      	bne.n	800db86 <z_impl_k_thread_create+0x38>
}
 800db80:	4620      	mov	r0, r4
 800db82:	b007      	add	sp, #28
 800db84:	bdf0      	pop	{r4, r5, r6, r7, pc}
		schedule_new_thread(new_thread, delay);
 800db86:	4632      	mov	r2, r6
 800db88:	462b      	mov	r3, r5
 800db8a:	4620      	mov	r0, r4
 800db8c:	f7fb f9a6 	bl	8008edc <schedule_new_thread>
 800db90:	e7f6      	b.n	800db80 <z_impl_k_thread_create+0x32>

0800db92 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 800db92:	b508      	push	{r3, lr}
	__asm__ volatile(
 800db94:	f04f 0210 	mov.w	r2, #16
 800db98:	f3ef 8311 	mrs	r3, BASEPRI
 800db9c:	f382 8812 	msr	BASEPRI_MAX, r2
 800dba0:	f3bf 8f6f 	isb	sy
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 800dba4:	f7f6 f8e6 	bl	8003d74 <arch_cpu_idle>
 800dba8:	e7f4      	b.n	800db94 <idle+0x2>

0800dbaa <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
 800dbaa:	4288      	cmp	r0, r1
 800dbac:	da00      	bge.n	800dbb0 <new_prio_for_inheritance+0x6>
 800dbae:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
 800dbb0:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
 800dbb4:	db01      	blt.n	800dbba <new_prio_for_inheritance+0x10>
 800dbb6:	4608      	mov	r0, r1
 800dbb8:	4770      	bx	lr
 800dbba:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
 800dbbe:	4770      	bx	lr

0800dbc0 <adjust_owner_prio>:
{
 800dbc0:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
 800dbc2:	6880      	ldr	r0, [r0, #8]
 800dbc4:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800dbc8:	428b      	cmp	r3, r1
 800dbca:	d101      	bne.n	800dbd0 <adjust_owner_prio+0x10>
	return false;
 800dbcc:	2000      	movs	r0, #0
}
 800dbce:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
 800dbd0:	f7fb ff1c 	bl	8009a0c <z_set_prio>
 800dbd4:	e7fb      	b.n	800dbce <adjust_owner_prio+0xe>

0800dbd6 <z_impl_k_mutex_init>:
{
 800dbd6:	4603      	mov	r3, r0
	mutex->owner = NULL;
 800dbd8:	2000      	movs	r0, #0
 800dbda:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
 800dbdc:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
 800dbde:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
 800dbe0:	605b      	str	r3, [r3, #4]
}
 800dbe2:	4770      	bx	lr

0800dbe4 <k_work_init>:
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	6003      	str	r3, [r0, #0]
 800dbe8:	6043      	str	r3, [r0, #4]
 800dbea:	6083      	str	r3, [r0, #8]
 800dbec:	60c3      	str	r3, [r0, #12]
 800dbee:	6041      	str	r1, [r0, #4]
}
 800dbf0:	4770      	bx	lr

0800dbf2 <k_work_submit_to_queue>:
{
 800dbf2:	b530      	push	{r4, r5, lr}
 800dbf4:	b083      	sub	sp, #12
 800dbf6:	9001      	str	r0, [sp, #4]
 800dbf8:	4608      	mov	r0, r1
 800dbfa:	f04f 0310 	mov.w	r3, #16
 800dbfe:	f3ef 8511 	mrs	r5, BASEPRI
 800dc02:	f383 8812 	msr	BASEPRI_MAX, r3
 800dc06:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
 800dc0a:	a901      	add	r1, sp, #4
 800dc0c:	f7fb fbbe 	bl	800938c <submit_to_queue_locked>
 800dc10:	4604      	mov	r4, r0
	__asm__ volatile(
 800dc12:	f385 8811 	msr	BASEPRI, r5
 800dc16:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800dc1a:	2800      	cmp	r0, #0
 800dc1c:	dc02      	bgt.n	800dc24 <k_work_submit_to_queue+0x32>
}
 800dc1e:	4620      	mov	r0, r4
 800dc20:	b003      	add	sp, #12
 800dc22:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_is_preempt_thread();
 800dc24:	f7fc f8c2 	bl	8009dac <z_impl_k_is_preempt_thread>
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d0f8      	beq.n	800dc1e <k_work_submit_to_queue+0x2c>
	z_impl_k_yield();
 800dc2c:	f7fc f810 	bl	8009c50 <z_impl_k_yield>
	return ret;
 800dc30:	e7f5      	b.n	800dc1e <k_work_submit_to_queue+0x2c>

0800dc32 <thread_active_elsewhere>:
}
 800dc32:	2000      	movs	r0, #0
 800dc34:	4770      	bx	lr

0800dc36 <pended_on_thread>:
}
 800dc36:	6880      	ldr	r0, [r0, #8]
 800dc38:	4770      	bx	lr

0800dc3a <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
 800dc3a:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 800dc3e:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
 800dc42:	4283      	cmp	r3, r0
 800dc44:	d001      	beq.n	800dc4a <z_sched_prio_cmp+0x10>
		return b2 - b1;
 800dc46:	1ac0      	subs	r0, r0, r3
 800dc48:	4770      	bx	lr
	return 0;
 800dc4a:	2000      	movs	r0, #0
}
 800dc4c:	4770      	bx	lr

0800dc4e <z_unpend_thread_no_timeout>:
{
 800dc4e:	b538      	push	{r3, r4, r5, lr}
 800dc50:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800dc52:	2300      	movs	r3, #0
	__asm__ volatile(
 800dc54:	f04f 0210 	mov.w	r2, #16
 800dc58:	f3ef 8511 	mrs	r5, BASEPRI
 800dc5c:	f382 8812 	msr	BASEPRI_MAX, r2
 800dc60:	f3bf 8f6f 	isb	sy
 800dc64:	e010      	b.n	800dc88 <z_unpend_thread_no_timeout+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800dc66:	4620      	mov	r0, r4
 800dc68:	f7ff ffe5 	bl	800dc36 <pended_on_thread>
 800dc6c:	4621      	mov	r1, r4
 800dc6e:	f000 f823 	bl	800dcb8 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800dc72:	7b63      	ldrb	r3, [r4, #13]
 800dc74:	f023 0302 	bic.w	r3, r3, #2
 800dc78:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800dc7e:	f385 8811 	msr	BASEPRI, r5
 800dc82:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800dc86:	2301      	movs	r3, #1
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d0ec      	beq.n	800dc66 <z_unpend_thread_no_timeout+0x18>
}
 800dc8c:	bd38      	pop	{r3, r4, r5, pc}

0800dc8e <z_reschedule_irqlock>:
{
 800dc8e:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800dc90:	4603      	mov	r3, r0
 800dc92:	b920      	cbnz	r0, 800dc9e <z_reschedule_irqlock+0x10>
 800dc94:	f3ef 8205 	mrs	r2, IPSR
 800dc98:	b942      	cbnz	r2, 800dcac <z_reschedule_irqlock+0x1e>
 800dc9a:	2201      	movs	r2, #1
 800dc9c:	e000      	b.n	800dca0 <z_reschedule_irqlock+0x12>
 800dc9e:	2200      	movs	r2, #0
	if (resched(key)) {
 800dca0:	b932      	cbnz	r2, 800dcb0 <z_reschedule_irqlock+0x22>
 800dca2:	f383 8811 	msr	BASEPRI, r3
 800dca6:	f3bf 8f6f 	isb	sy
}
 800dcaa:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800dcac:	2200      	movs	r2, #0
 800dcae:	e7f7      	b.n	800dca0 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f7f6 f907 	bl	8003ec4 <arch_swap>
	return ret;
 800dcb6:	e7f8      	b.n	800dcaa <z_reschedule_irqlock+0x1c>

0800dcb8 <z_priq_dumb_remove>:
	sys_dnode_t *const prev = node->prev;
 800dcb8:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
 800dcba:	680b      	ldr	r3, [r1, #0]
	prev->next = next;
 800dcbc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800dcbe:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
 800dcc4:	604b      	str	r3, [r1, #4]
}
 800dcc6:	4770      	bx	lr

0800dcc8 <z_unpend_thread>:
{
 800dcc8:	b538      	push	{r3, r4, r5, lr}
 800dcca:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800dccc:	2300      	movs	r3, #0
	__asm__ volatile(
 800dcce:	f04f 0210 	mov.w	r2, #16
 800dcd2:	f3ef 8511 	mrs	r5, BASEPRI
 800dcd6:	f382 8812 	msr	BASEPRI_MAX, r2
 800dcda:	f3bf 8f6f 	isb	sy
 800dcde:	e010      	b.n	800dd02 <z_unpend_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800dce0:	4620      	mov	r0, r4
 800dce2:	f7ff ffa8 	bl	800dc36 <pended_on_thread>
 800dce6:	4621      	mov	r1, r4
 800dce8:	f7ff ffe6 	bl	800dcb8 <z_priq_dumb_remove>
 800dcec:	7b63      	ldrb	r3, [r4, #13]
 800dcee:	f023 0302 	bic.w	r3, r3, #2
 800dcf2:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800dcf8:	f385 8811 	msr	BASEPRI, r5
 800dcfc:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800dd00:	2301      	movs	r3, #1
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d0ec      	beq.n	800dce0 <z_unpend_thread+0x18>
	return z_abort_timeout(&thread->base.timeout);
 800dd06:	f104 0018 	add.w	r0, r4, #24
 800dd0a:	f000 f99f 	bl	800e04c <z_abort_timeout>
}
 800dd0e:	bd38      	pop	{r3, r4, r5, pc}

0800dd10 <z_priq_dumb_best>:
{
 800dd10:	4603      	mov	r3, r0
	return list->head == list;
 800dd12:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800dd14:	4283      	cmp	r3, r0
 800dd16:	d000      	beq.n	800dd1a <z_priq_dumb_best+0xa>
}
 800dd18:	4770      	bx	lr
	struct k_thread *thread = NULL;
 800dd1a:	2000      	movs	r0, #0
	return thread;
 800dd1c:	e7fc      	b.n	800dd18 <z_priq_dumb_best+0x8>

0800dd1e <z_ready_thread>:
{
 800dd1e:	b538      	push	{r3, r4, r5, lr}
 800dd20:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800dd22:	2300      	movs	r3, #0
	__asm__ volatile(
 800dd24:	f04f 0210 	mov.w	r2, #16
 800dd28:	f3ef 8511 	mrs	r5, BASEPRI
 800dd2c:	f382 8812 	msr	BASEPRI_MAX, r2
 800dd30:	f3bf 8f6f 	isb	sy
 800dd34:	e004      	b.n	800dd40 <z_ready_thread+0x22>
	__asm__ volatile(
 800dd36:	f385 8811 	msr	BASEPRI, r5
 800dd3a:	f3bf 8f6f 	isb	sy
 800dd3e:	2301      	movs	r3, #1
 800dd40:	b943      	cbnz	r3, 800dd54 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
 800dd42:	4620      	mov	r0, r4
 800dd44:	f7ff ff75 	bl	800dc32 <thread_active_elsewhere>
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	d1f4      	bne.n	800dd36 <z_ready_thread+0x18>
			ready_thread(thread);
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	f7fb fdcf 	bl	80098f0 <ready_thread>
 800dd52:	e7f0      	b.n	800dd36 <z_ready_thread+0x18>
}
 800dd54:	bd38      	pop	{r3, r4, r5, pc}

0800dd56 <z_thread_timeout>:
{
 800dd56:	b570      	push	{r4, r5, r6, lr}
 800dd58:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
 800dd5a:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
 800dd5e:	2300      	movs	r3, #0
	__asm__ volatile(
 800dd60:	f04f 0210 	mov.w	r2, #16
 800dd64:	f3ef 8611 	mrs	r6, BASEPRI
 800dd68:	f382 8812 	msr	BASEPRI_MAX, r2
 800dd6c:	f3bf 8f6f 	isb	sy
 800dd70:	e011      	b.n	800dd96 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800dd72:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
 800dd76:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 800dd7a:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 800dd7e:	f023 0310 	bic.w	r3, r3, #16
 800dd82:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
 800dd86:	4628      	mov	r0, r5
 800dd88:	f7fb fdb2 	bl	80098f0 <ready_thread>
	__asm__ volatile(
 800dd8c:	f386 8811 	msr	BASEPRI, r6
 800dd90:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800dd94:	2301      	movs	r3, #1
 800dd96:	b9ab      	cbnz	r3, 800ddc4 <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
 800dd98:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
 800dd9c:	f013 0f28 	tst.w	r3, #40	; 0x28
 800dda0:	d1f4      	bne.n	800dd8c <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
 800dda2:	f854 3c10 	ldr.w	r3, [r4, #-16]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d0e3      	beq.n	800dd72 <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800ddaa:	4628      	mov	r0, r5
 800ddac:	f7ff ff43 	bl	800dc36 <pended_on_thread>
 800ddb0:	4629      	mov	r1, r5
 800ddb2:	f7ff ff81 	bl	800dcb8 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800ddb6:	7b6b      	ldrb	r3, [r5, #13]
 800ddb8:	f023 0302 	bic.w	r3, r3, #2
 800ddbc:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	60ab      	str	r3, [r5, #8]
}
 800ddc2:	e7d6      	b.n	800dd72 <z_thread_timeout+0x1c>
}
 800ddc4:	bd70      	pop	{r4, r5, r6, pc}

0800ddc6 <add_to_waitq_locked>:
{
 800ddc6:	b570      	push	{r4, r5, r6, lr}
 800ddc8:	4605      	mov	r5, r0
 800ddca:	460e      	mov	r6, r1
	unready_thread(thread);
 800ddcc:	f7fb fdee 	bl	80099ac <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
 800ddd0:	7b6b      	ldrb	r3, [r5, #13]
 800ddd2:	f043 0302 	orr.w	r3, r3, #2
 800ddd6:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
 800ddd8:	b1b6      	cbz	r6, 800de08 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
 800ddda:	60ae      	str	r6, [r5, #8]
	return list->head == list;
 800dddc:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ddde:	42a6      	cmp	r6, r4
 800dde0:	d019      	beq.n	800de16 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800dde2:	b164      	cbz	r4, 800ddfe <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800dde4:	4621      	mov	r1, r4
 800dde6:	4628      	mov	r0, r5
 800dde8:	f7ff ff27 	bl	800dc3a <z_sched_prio_cmp>
 800ddec:	2800      	cmp	r0, #0
 800ddee:	dc0c      	bgt.n	800de0a <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800ddf0:	b12c      	cbz	r4, 800ddfe <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
 800ddf2:	6873      	ldr	r3, [r6, #4]
 800ddf4:	429c      	cmp	r4, r3
 800ddf6:	d002      	beq.n	800ddfe <add_to_waitq_locked+0x38>
 800ddf8:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ddfa:	2c00      	cmp	r4, #0
 800ddfc:	d1f1      	bne.n	800dde2 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
 800ddfe:	6873      	ldr	r3, [r6, #4]
	node->next = list;
 800de00:	602e      	str	r6, [r5, #0]
	node->prev = tail;
 800de02:	606b      	str	r3, [r5, #4]
	tail->next = node;
 800de04:	601d      	str	r5, [r3, #0]
	list->tail = node;
 800de06:	6075      	str	r5, [r6, #4]
}
 800de08:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
 800de0a:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 800de0c:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800de0e:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800de10:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800de12:	6065      	str	r5, [r4, #4]
}
 800de14:	e7f8      	b.n	800de08 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800de16:	2400      	movs	r4, #0
 800de18:	e7e3      	b.n	800dde2 <add_to_waitq_locked+0x1c>

0800de1a <pend>:
{
 800de1a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de1e:	4605      	mov	r5, r0
 800de20:	460e      	mov	r6, r1
 800de22:	4691      	mov	r9, r2
 800de24:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
 800de26:	2400      	movs	r4, #0
	__asm__ volatile(
 800de28:	f04f 0310 	mov.w	r3, #16
 800de2c:	f3ef 8711 	mrs	r7, BASEPRI
 800de30:	f383 8812 	msr	BASEPRI_MAX, r3
 800de34:	f3bf 8f6f 	isb	sy
 800de38:	e008      	b.n	800de4c <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
 800de3a:	4631      	mov	r1, r6
 800de3c:	4628      	mov	r0, r5
 800de3e:	f7ff ffc2 	bl	800ddc6 <add_to_waitq_locked>
	__asm__ volatile(
 800de42:	f387 8811 	msr	BASEPRI, r7
 800de46:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800de4a:	2401      	movs	r4, #1
 800de4c:	2c00      	cmp	r4, #0
 800de4e:	d0f4      	beq.n	800de3a <pend+0x20>
	add_thread_timeout(thread, timeout);
 800de50:	464a      	mov	r2, r9
 800de52:	4643      	mov	r3, r8
 800de54:	4628      	mov	r0, r5
 800de56:	f7fb fc01 	bl	800965c <add_thread_timeout>
}
 800de5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800de5e <z_unpend1_no_timeout>:
{
 800de5e:	b570      	push	{r4, r5, r6, lr}
 800de60:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 800de62:	2300      	movs	r3, #0
	__asm__ volatile(
 800de64:	f04f 0210 	mov.w	r2, #16
 800de68:	f3ef 8611 	mrs	r6, BASEPRI
 800de6c:	f382 8812 	msr	BASEPRI_MAX, r2
 800de70:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 800de74:	461c      	mov	r4, r3
 800de76:	e004      	b.n	800de82 <z_unpend1_no_timeout+0x24>
	__asm__ volatile(
 800de78:	f386 8811 	msr	BASEPRI, r6
 800de7c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800de80:	2301      	movs	r3, #1
 800de82:	b98b      	cbnz	r3, 800dea8 <z_unpend1_no_timeout+0x4a>
		thread = _priq_wait_best(&wait_q->waitq);
 800de84:	4628      	mov	r0, r5
 800de86:	f7ff ff43 	bl	800dd10 <z_priq_dumb_best>
		if (thread != NULL) {
 800de8a:	4604      	mov	r4, r0
 800de8c:	2800      	cmp	r0, #0
 800de8e:	d0f3      	beq.n	800de78 <z_unpend1_no_timeout+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800de90:	f7ff fed1 	bl	800dc36 <pended_on_thread>
 800de94:	4621      	mov	r1, r4
 800de96:	f7ff ff0f 	bl	800dcb8 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800de9a:	7b63      	ldrb	r3, [r4, #13]
 800de9c:	f023 0302 	bic.w	r3, r3, #2
 800dea0:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800dea2:	2300      	movs	r3, #0
 800dea4:	60a3      	str	r3, [r4, #8]
}
 800dea6:	e7e7      	b.n	800de78 <z_unpend1_no_timeout+0x1a>
}
 800dea8:	4620      	mov	r0, r4
 800deaa:	bd70      	pop	{r4, r5, r6, pc}

0800deac <z_unpend_first_thread>:
{
 800deac:	b570      	push	{r4, r5, r6, lr}
 800deae:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 800deb0:	2300      	movs	r3, #0
	__asm__ volatile(
 800deb2:	f04f 0210 	mov.w	r2, #16
 800deb6:	f3ef 8611 	mrs	r6, BASEPRI
 800deba:	f382 8812 	msr	BASEPRI_MAX, r2
 800debe:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 800dec2:	461c      	mov	r4, r3
 800dec4:	e004      	b.n	800ded0 <z_unpend_first_thread+0x24>
	__asm__ volatile(
 800dec6:	f386 8811 	msr	BASEPRI, r6
 800deca:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800dece:	2301      	movs	r3, #1
 800ded0:	b9ab      	cbnz	r3, 800defe <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
 800ded2:	4628      	mov	r0, r5
 800ded4:	f7ff ff1c 	bl	800dd10 <z_priq_dumb_best>
		if (thread != NULL) {
 800ded8:	4604      	mov	r4, r0
 800deda:	2800      	cmp	r0, #0
 800dedc:	d0f3      	beq.n	800dec6 <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800dede:	f7ff feaa 	bl	800dc36 <pended_on_thread>
 800dee2:	4621      	mov	r1, r4
 800dee4:	f7ff fee8 	bl	800dcb8 <z_priq_dumb_remove>
 800dee8:	7b63      	ldrb	r3, [r4, #13]
 800deea:	f023 0302 	bic.w	r3, r3, #2
 800deee:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800def0:	2300      	movs	r3, #0
 800def2:	60a3      	str	r3, [r4, #8]
 800def4:	f104 0018 	add.w	r0, r4, #24
 800def8:	f000 f8a8 	bl	800e04c <z_abort_timeout>
 800defc:	e7e3      	b.n	800dec6 <z_unpend_first_thread+0x1a>
}
 800defe:	4620      	mov	r0, r4
 800df00:	bd70      	pop	{r4, r5, r6, pc}

0800df02 <z_impl_k_usleep>:
{
 800df02:	b508      	push	{r3, lr}
	ticks = k_us_to_ticks_ceil64(us);
 800df04:	17c1      	asrs	r1, r0, #31
		t += off;
 800df06:	3063      	adds	r0, #99	; 0x63
			return t / ((uint64_t)from_hz / to_hz);
 800df08:	f04f 0264 	mov.w	r2, #100	; 0x64
 800df0c:	f04f 0300 	mov.w	r3, #0
 800df10:	f141 0100 	adc.w	r1, r1, #0
 800df14:	f7f2 fd62 	bl	80009dc <__aeabi_uldivmod>
	ticks = z_tick_sleep(ticks);
 800df18:	17c1      	asrs	r1, r0, #31
 800df1a:	f7fb fedd 	bl	8009cd8 <z_tick_sleep>
			return t * ((uint64_t)to_hz / from_hz);
 800df1e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800df22:	eb03 1343 	add.w	r3, r3, r3, lsl #5
}
 800df26:	1818      	adds	r0, r3, r0
 800df28:	bd08      	pop	{r3, pc}

0800df2a <z_impl_k_wakeup>:
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 800df2a:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_pending(thread)) {
 800df2c:	f013 0f02 	tst.w	r3, #2
 800df30:	d000      	beq.n	800df34 <z_impl_k_wakeup+0xa>
 800df32:	4770      	bx	lr
{
 800df34:	b510      	push	{r4, lr}
 800df36:	4604      	mov	r4, r0
 800df38:	3018      	adds	r0, #24
 800df3a:	f000 f887 	bl	800e04c <z_abort_timeout>
	if (z_abort_thread_timeout(thread) < 0) {
 800df3e:	2800      	cmp	r0, #0
 800df40:	da02      	bge.n	800df48 <z_impl_k_wakeup+0x1e>
		if (thread->base.thread_state != _THREAD_SUSPENDED) {
 800df42:	7b63      	ldrb	r3, [r4, #13]
 800df44:	2b10      	cmp	r3, #16
 800df46:	d109      	bne.n	800df5c <z_impl_k_wakeup+0x32>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 800df48:	7b63      	ldrb	r3, [r4, #13]
 800df4a:	f023 0310 	bic.w	r3, r3, #16
 800df4e:	7363      	strb	r3, [r4, #13]
	z_ready_thread(thread);
 800df50:	4620      	mov	r0, r4
 800df52:	f7ff fee4 	bl	800dd1e <z_ready_thread>
 800df56:	f3ef 8305 	mrs	r3, IPSR
	if (!arch_is_in_isr()) {
 800df5a:	b103      	cbz	r3, 800df5e <z_impl_k_wakeup+0x34>
}
 800df5c:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 800df5e:	f04f 0310 	mov.w	r3, #16
 800df62:	f3ef 8011 	mrs	r0, BASEPRI
 800df66:	f383 8812 	msr	BASEPRI_MAX, r3
 800df6a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800df6e:	f7ff fe8e 	bl	800dc8e <z_reschedule_irqlock>
}
 800df72:	e7f3      	b.n	800df5c <z_impl_k_wakeup+0x32>

0800df74 <z_sched_wake>:
{
 800df74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df78:	4605      	mov	r5, r0
 800df7a:	4688      	mov	r8, r1
 800df7c:	4617      	mov	r7, r2
	LOCKED(&sched_spinlock) {
 800df7e:	2300      	movs	r3, #0
 800df80:	f04f 0210 	mov.w	r2, #16
 800df84:	f3ef 8611 	mrs	r6, BASEPRI
 800df88:	f382 8812 	msr	BASEPRI_MAX, r2
 800df8c:	f3bf 8f6f 	isb	sy
	bool ret = false;
 800df90:	4699      	mov	r9, r3
 800df92:	e004      	b.n	800df9e <z_sched_wake+0x2a>
	__asm__ volatile(
 800df94:	f386 8811 	msr	BASEPRI, r6
 800df98:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800df9c:	2301      	movs	r3, #1
 800df9e:	b9eb      	cbnz	r3, 800dfdc <z_sched_wake+0x68>
		thread = _priq_wait_best(&wait_q->waitq);
 800dfa0:	4628      	mov	r0, r5
 800dfa2:	f7ff feb5 	bl	800dd10 <z_priq_dumb_best>
		if (thread != NULL) {
 800dfa6:	4604      	mov	r4, r0
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	d0f3      	beq.n	800df94 <z_sched_wake+0x20>
 800dfac:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
 800dfb0:	6147      	str	r7, [r0, #20]
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800dfb2:	f7ff fe40 	bl	800dc36 <pended_on_thread>
 800dfb6:	4621      	mov	r1, r4
 800dfb8:	f7ff fe7e 	bl	800dcb8 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800dfbc:	7b63      	ldrb	r3, [r4, #13]
 800dfbe:	f023 0302 	bic.w	r3, r3, #2
 800dfc2:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	60a3      	str	r3, [r4, #8]
 800dfc8:	f104 0018 	add.w	r0, r4, #24
 800dfcc:	f000 f83e 	bl	800e04c <z_abort_timeout>
			ready_thread(thread);
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	f7fb fc8d 	bl	80098f0 <ready_thread>
			ret = true;
 800dfd6:	f04f 0901 	mov.w	r9, #1
 800dfda:	e7db      	b.n	800df94 <z_sched_wake+0x20>
}
 800dfdc:	4648      	mov	r0, r9
 800dfde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800dfe2 <remove_timeout>:
{
 800dfe2:	b510      	push	{r4, lr}
 800dfe4:	4604      	mov	r4, r0
	if (next(t) != NULL) {
 800dfe6:	f7fb ff51 	bl	8009e8c <next>
 800dfea:	b148      	cbz	r0, 800e000 <remove_timeout+0x1e>
 800dfec:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
 800dfee:	6920      	ldr	r0, [r4, #16]
 800dff0:	6961      	ldr	r1, [r4, #20]
 800dff2:	6913      	ldr	r3, [r2, #16]
 800dff4:	181b      	adds	r3, r3, r0
 800dff6:	6950      	ldr	r0, [r2, #20]
 800dff8:	eb41 0100 	adc.w	r1, r1, r0
 800dffc:	6113      	str	r3, [r2, #16]
 800dffe:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
 800e000:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
 800e002:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
 800e004:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e006:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800e008:	2300      	movs	r3, #0
 800e00a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
 800e00c:	6063      	str	r3, [r4, #4]
}
 800e00e:	bd10      	pop	{r4, pc}

0800e010 <timeout_rem>:
	return node->next != NULL;
 800e010:	6803      	ldr	r3, [r0, #0]
	if (z_is_inactive_timeout(timeout)) {
 800e012:	b1c3      	cbz	r3, 800e046 <timeout_rem+0x36>
{
 800e014:	b570      	push	{r4, r5, r6, lr}
 800e016:	4606      	mov	r6, r0
	for (struct _timeout *t = first(); t != NULL; t = next(t)) {
 800e018:	f7fb ff2e 	bl	8009e78 <first>
	k_ticks_t ticks = 0;
 800e01c:	2400      	movs	r4, #0
 800e01e:	4625      	mov	r5, r4
	for (struct _timeout *t = first(); t != NULL; t = next(t)) {
 800e020:	b150      	cbz	r0, 800e038 <timeout_rem+0x28>
		ticks += t->dticks;
 800e022:	6903      	ldr	r3, [r0, #16]
 800e024:	6942      	ldr	r2, [r0, #20]
 800e026:	191b      	adds	r3, r3, r4
 800e028:	461c      	mov	r4, r3
 800e02a:	eb42 0505 	adc.w	r5, r2, r5
		if (timeout == t) {
 800e02e:	42b0      	cmp	r0, r6
 800e030:	d002      	beq.n	800e038 <timeout_rem+0x28>
	for (struct _timeout *t = first(); t != NULL; t = next(t)) {
 800e032:	f7fb ff2b 	bl	8009e8c <next>
 800e036:	e7f3      	b.n	800e020 <timeout_rem+0x10>
	return ticks - elapsed();
 800e038:	f7fb ff34 	bl	8009ea4 <elapsed>
 800e03c:	4601      	mov	r1, r0
 800e03e:	1a20      	subs	r0, r4, r0
 800e040:	eb65 71e1 	sbc.w	r1, r5, r1, asr #31
}
 800e044:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 800e046:	2000      	movs	r0, #0
 800e048:	4601      	mov	r1, r0
}
 800e04a:	4770      	bx	lr

0800e04c <z_abort_timeout>:
{
 800e04c:	b570      	push	{r4, r5, r6, lr}
 800e04e:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
 800e050:	2300      	movs	r3, #0
	__asm__ volatile(
 800e052:	f04f 0210 	mov.w	r2, #16
 800e056:	f3ef 8611 	mrs	r6, BASEPRI
 800e05a:	f382 8812 	msr	BASEPRI_MAX, r2
 800e05e:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
 800e062:	f06f 0015 	mvn.w	r0, #21
 800e066:	e004      	b.n	800e072 <z_abort_timeout+0x26>
	__asm__ volatile(
 800e068:	f386 8811 	msr	BASEPRI, r6
 800e06c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800e070:	2301      	movs	r3, #1
 800e072:	461d      	mov	r5, r3
 800e074:	b93b      	cbnz	r3, 800e086 <z_abort_timeout+0x3a>
 800e076:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d0f5      	beq.n	800e068 <z_abort_timeout+0x1c>
			remove_timeout(to);
 800e07c:	4620      	mov	r0, r4
 800e07e:	f7ff ffb0 	bl	800dfe2 <remove_timeout>
			ret = 0;
 800e082:	4628      	mov	r0, r5
 800e084:	e7f0      	b.n	800e068 <z_abort_timeout+0x1c>
}
 800e086:	bd70      	pop	{r4, r5, r6, pc}

0800e088 <z_timeout_remaining>:
{
 800e088:	b538      	push	{r3, r4, r5, lr}
 800e08a:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
 800e08c:	2300      	movs	r3, #0
	__asm__ volatile(
 800e08e:	f04f 0210 	mov.w	r2, #16
 800e092:	f3ef 8511 	mrs	r5, BASEPRI
 800e096:	f382 8812 	msr	BASEPRI_MAX, r2
 800e09a:	f3bf 8f6f 	isb	sy
	k_ticks_t ticks = 0;
 800e09e:	4618      	mov	r0, r3
 800e0a0:	4619      	mov	r1, r3
 800e0a2:	e007      	b.n	800e0b4 <z_timeout_remaining+0x2c>
		ticks = timeout_rem(timeout);
 800e0a4:	4620      	mov	r0, r4
 800e0a6:	f7ff ffb3 	bl	800e010 <timeout_rem>
	__asm__ volatile(
 800e0aa:	f385 8811 	msr	BASEPRI, r5
 800e0ae:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800e0b2:	2301      	movs	r3, #1
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d0f5      	beq.n	800e0a4 <z_timeout_remaining+0x1c>
}
 800e0b8:	bd38      	pop	{r3, r4, r5, pc}

0800e0ba <z_set_timeout_expiry>:
{
 800e0ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0bc:	4605      	mov	r5, r0
 800e0be:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
 800e0c0:	2300      	movs	r3, #0
	__asm__ volatile(
 800e0c2:	f04f 0210 	mov.w	r2, #16
 800e0c6:	f3ef 8611 	mrs	r6, BASEPRI
 800e0ca:	f382 8812 	msr	BASEPRI_MAX, r2
 800e0ce:	f3bf 8f6f 	isb	sy
 800e0d2:	e00a      	b.n	800e0ea <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
 800e0d4:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
 800e0d6:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 800e0da:	2801      	cmp	r0, #1
 800e0dc:	dd00      	ble.n	800e0e0 <z_set_timeout_expiry+0x26>
 800e0de:	b97c      	cbnz	r4, 800e100 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
 800e0e0:	f386 8811 	msr	BASEPRI, r6
 800e0e4:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800e0e8:	2301      	movs	r3, #1
 800e0ea:	461c      	mov	r4, r3
 800e0ec:	b97b      	cbnz	r3, 800e10e <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
 800e0ee:	f7fb fee5 	bl	8009ebc <next_timeout>
			      || (ticks <= next_to);
 800e0f2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e0f6:	d0ed      	beq.n	800e0d4 <z_set_timeout_expiry+0x1a>
 800e0f8:	42a8      	cmp	r0, r5
 800e0fa:	dbec      	blt.n	800e0d6 <z_set_timeout_expiry+0x1c>
 800e0fc:	2401      	movs	r4, #1
 800e0fe:	e7ea      	b.n	800e0d6 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 800e100:	4639      	mov	r1, r7
 800e102:	42a8      	cmp	r0, r5
 800e104:	bfa8      	it	ge
 800e106:	4628      	movge	r0, r5
 800e108:	f7f9 ff68 	bl	8007fdc <sys_clock_set_timeout>
 800e10c:	e7e8      	b.n	800e0e0 <z_set_timeout_expiry+0x26>
}
 800e10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e110 <sys_clock_tick_get_32>:
{
 800e110:	b508      	push	{r3, lr}
	return (uint32_t)sys_clock_tick_get();
 800e112:	f7fb ffe9 	bl	800a0e8 <sys_clock_tick_get>
}
 800e116:	bd08      	pop	{r3, pc}

0800e118 <z_impl_k_uptime_ticks>:
{
 800e118:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
 800e11a:	f7fb ffe5 	bl	800a0e8 <sys_clock_tick_get>
}
 800e11e:	bd08      	pop	{r3, pc}

0800e120 <k_timer_init>:
	timer->expiry_fn = expiry_fn;
 800e120:	6201      	str	r1, [r0, #32]
	timer->stop_fn = stop_fn;
 800e122:	6242      	str	r2, [r0, #36]	; 0x24
	timer->status = 0U;
 800e124:	2300      	movs	r3, #0
 800e126:	6303      	str	r3, [r0, #48]	; 0x30
	sys_dlist_init(&w->waitq);
 800e128:	f100 0218 	add.w	r2, r0, #24
	list->head = (sys_dnode_t *)list;
 800e12c:	6182      	str	r2, [r0, #24]
	list->tail = (sys_dnode_t *)list;
 800e12e:	61c2      	str	r2, [r0, #28]
	node->next = NULL;
 800e130:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800e132:	6043      	str	r3, [r0, #4]
	timer->user_data = NULL;
 800e134:	6343      	str	r3, [r0, #52]	; 0x34
}
 800e136:	4770      	bx	lr

0800e138 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
 800e138:	b510      	push	{r4, lr}
 800e13a:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
 800e13c:	f7ff ff86 	bl	800e04c <z_abort_timeout>

	if (inactive) {
 800e140:	b9a0      	cbnz	r0, 800e16c <z_impl_k_timer_stop+0x34>
		return;
	}

	if (timer->stop_fn != NULL) {
 800e142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e144:	b10b      	cbz	r3, 800e14a <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
 800e146:	4620      	mov	r0, r4
 800e148:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
 800e14a:	f104 0018 	add.w	r0, r4, #24
 800e14e:	f7ff fe86 	bl	800de5e <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
 800e152:	b158      	cbz	r0, 800e16c <z_impl_k_timer_stop+0x34>
			z_ready_thread(pending_thread);
 800e154:	f7ff fde3 	bl	800dd1e <z_ready_thread>
	__asm__ volatile(
 800e158:	f04f 0310 	mov.w	r3, #16
 800e15c:	f3ef 8011 	mrs	r0, BASEPRI
 800e160:	f383 8812 	msr	BASEPRI_MAX, r3
 800e164:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800e168:	f7ff fd91 	bl	800dc8e <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
 800e16c:	bd10      	pop	{r4, pc}

0800e16e <poller_thread>:
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800e16e:	b108      	cbz	r0, 800e174 <poller_thread+0x6>
 800e170:	3860      	subs	r0, #96	; 0x60
 800e172:	4770      	bx	lr
}
 800e174:	4770      	bx	lr

0800e176 <signal_poller>:
{
 800e176:	b538      	push	{r3, r4, r5, lr}
 800e178:	460d      	mov	r5, r1
	struct k_thread *thread = poller_thread(event->poller);
 800e17a:	6880      	ldr	r0, [r0, #8]
 800e17c:	f7ff fff7 	bl	800e16e <poller_thread>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 800e180:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_pending(thread)) {
 800e182:	f013 0f02 	tst.w	r3, #2
 800e186:	d024      	beq.n	800e1d2 <signal_poller+0x5c>
 800e188:	4604      	mov	r4, r0
	return thread->base.timeout.dticks == _EXPIRED;
 800e18a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800e18c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	if (z_is_thread_timeout_expired(thread)) {
 800e18e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e192:	bf08      	it	eq
 800e194:	f112 0f02 	cmneq.w	r2, #2
 800e198:	d01d      	beq.n	800e1d6 <signal_poller+0x60>
	z_unpend_thread(thread);
 800e19a:	f7ff fd95 	bl	800dcc8 <z_unpend_thread>
	arch_thread_return_value_set(thread,
 800e19e:	2d08      	cmp	r5, #8
 800e1a0:	d009      	beq.n	800e1b6 <signal_poller+0x40>
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	67e3      	str	r3, [r4, #124]	; 0x7c
	uint8_t state = thread->base.thread_state;
 800e1a6:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800e1a8:	f013 0f1f 	tst.w	r3, #31
 800e1ac:	d108      	bne.n	800e1c0 <signal_poller+0x4a>
	return node->next != NULL;
 800e1ae:	69a3      	ldr	r3, [r4, #24]
 800e1b0:	b123      	cbz	r3, 800e1bc <signal_poller+0x46>
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	e005      	b.n	800e1c2 <signal_poller+0x4c>
 800e1b6:	f06f 0303 	mvn.w	r3, #3
 800e1ba:	e7f3      	b.n	800e1a4 <signal_poller+0x2e>
 800e1bc:	2301      	movs	r3, #1
 800e1be:	e000      	b.n	800e1c2 <signal_poller+0x4c>
 800e1c0:	2300      	movs	r3, #0
	if (!z_is_thread_ready(thread)) {
 800e1c2:	b90b      	cbnz	r3, 800e1c8 <signal_poller+0x52>
		return 0;
 800e1c4:	2000      	movs	r0, #0
 800e1c6:	e005      	b.n	800e1d4 <signal_poller+0x5e>
	z_ready_thread(thread);
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	f7ff fda8 	bl	800dd1e <z_ready_thread>
	return 0;
 800e1ce:	2000      	movs	r0, #0
 800e1d0:	e000      	b.n	800e1d4 <signal_poller+0x5e>
		return 0;
 800e1d2:	2000      	movs	r0, #0
}
 800e1d4:	bd38      	pop	{r3, r4, r5, pc}
		return -EAGAIN;
 800e1d6:	f06f 000a 	mvn.w	r0, #10
 800e1da:	e7fb      	b.n	800e1d4 <signal_poller+0x5e>

0800e1dc <signal_triggered_work>:
	twork->poll_result = -EAGAIN;
	k_work_submit_to_queue(twork->workq, &twork->work);
}

static int signal_triggered_work(struct k_poll_event *event, uint32_t status)
{
 800e1dc:	b570      	push	{r4, r5, r6, lr}
	struct z_poller *poller = event->poller;
 800e1de:	6884      	ldr	r4, [r0, #8]
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
 800e1e0:	7823      	ldrb	r3, [r4, #0]
 800e1e2:	b173      	cbz	r3, 800e202 <signal_triggered_work+0x26>
 800e1e4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800e1e8:	b15d      	cbz	r5, 800e202 <signal_triggered_work+0x26>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
 800e1ea:	f1a4 0614 	sub.w	r6, r4, #20
 800e1ee:	f104 0014 	add.w	r0, r4, #20
 800e1f2:	f7ff ff2b 	bl	800e04c <z_abort_timeout>
		twork->poll_result = 0;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	62e3      	str	r3, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
 800e1fa:	4631      	mov	r1, r6
 800e1fc:	4628      	mov	r0, r5
 800e1fe:	f7ff fcf8 	bl	800dbf2 <k_work_submit_to_queue>
	}

	return 0;
}
 800e202:	2000      	movs	r0, #0
 800e204:	bd70      	pop	{r4, r5, r6, pc}

0800e206 <signal_poll_event>:
{
 800e206:	b570      	push	{r4, r5, r6, lr}
 800e208:	4604      	mov	r4, r0
 800e20a:	460d      	mov	r5, r1
	struct z_poller *poller = event->poller;
 800e20c:	6886      	ldr	r6, [r0, #8]
	if (poller != NULL) {
 800e20e:	b1d6      	cbz	r6, 800e246 <signal_poll_event+0x40>
		if (poller->mode == MODE_POLL) {
 800e210:	7873      	ldrb	r3, [r6, #1]
 800e212:	2b01      	cmp	r3, #1
 800e214:	d00d      	beq.n	800e232 <signal_poll_event+0x2c>
		} else if (poller->mode == MODE_TRIGGERED) {
 800e216:	2b02      	cmp	r3, #2
 800e218:	d012      	beq.n	800e240 <signal_poll_event+0x3a>
		poller->is_polling = false;
 800e21a:	2000      	movs	r0, #0
 800e21c:	7030      	strb	r0, [r6, #0]
	event->poller = NULL;
 800e21e:	2300      	movs	r3, #0
 800e220:	60a3      	str	r3, [r4, #8]
	event->state |= state;
 800e222:	68e3      	ldr	r3, [r4, #12]
 800e224:	f3c3 3145 	ubfx	r1, r3, #13, #6
 800e228:	430d      	orrs	r5, r1
 800e22a:	f365 3352 	bfi	r3, r5, #13, #6
 800e22e:	60e3      	str	r3, [r4, #12]
}
 800e230:	bd70      	pop	{r4, r5, r6, pc}
			retcode = signal_poller(event, state);
 800e232:	f7ff ffa0 	bl	800e176 <signal_poller>
		poller->is_polling = false;
 800e236:	2300      	movs	r3, #0
 800e238:	7033      	strb	r3, [r6, #0]
		if (retcode < 0) {
 800e23a:	4298      	cmp	r0, r3
 800e23c:	daef      	bge.n	800e21e <signal_poll_event+0x18>
 800e23e:	e7f7      	b.n	800e230 <signal_poll_event+0x2a>
			retcode = signal_triggered_work(event, state);
 800e240:	f7ff ffcc 	bl	800e1dc <signal_triggered_work>
 800e244:	e7f7      	b.n	800e236 <signal_poll_event+0x30>
	int retcode = 0;
 800e246:	2000      	movs	r0, #0
 800e248:	e7e9      	b.n	800e21e <signal_poll_event+0x18>

0800e24a <z_handle_obj_poll_events>:
{
 800e24a:	b508      	push	{r3, lr}
 800e24c:	4603      	mov	r3, r0
	return list->head == list;
 800e24e:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
 800e250:	4283      	cmp	r3, r0
 800e252:	d009      	beq.n	800e268 <z_handle_obj_poll_events+0x1e>
	sys_dnode_t *const prev = node->prev;
 800e254:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800e256:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800e258:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e25a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800e25c:	2300      	movs	r3, #0
 800e25e:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800e260:	6043      	str	r3, [r0, #4]
	if (poll_event != NULL) {
 800e262:	b108      	cbz	r0, 800e268 <z_handle_obj_poll_events+0x1e>
		(void) signal_poll_event(poll_event, state);
 800e264:	f7ff ffcf 	bl	800e206 <signal_poll_event>
}
 800e268:	bd08      	pop	{r3, pc}

0800e26a <main>:
}

static ALWAYS_INLINE void arch_nop(void)
{
	__asm__ volatile("nop");
 800e26a:	bf00      	nop

void __weak main(void)
{
	/* NOP default main() if the application does not provide one. */
	arch_nop();
}
 800e26c:	4770      	bx	lr

0800e26e <k_heap_init>:
{
 800e26e:	b510      	push	{r4, lr}
 800e270:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
 800e274:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
 800e276:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
 800e278:	f7fd ffe9 	bl	800c24e <sys_heap_init>
}
 800e27c:	bd10      	pop	{r4, pc}

0800e27e <memcpy>:
 800e27e:	440a      	add	r2, r1
 800e280:	4291      	cmp	r1, r2
 800e282:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e286:	d100      	bne.n	800e28a <memcpy+0xc>
 800e288:	4770      	bx	lr
 800e28a:	b510      	push	{r4, lr}
 800e28c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e290:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e294:	4291      	cmp	r1, r2
 800e296:	d1f9      	bne.n	800e28c <memcpy+0xe>
 800e298:	bd10      	pop	{r4, pc}

0800e29a <memset>:
 800e29a:	4402      	add	r2, r0
 800e29c:	4603      	mov	r3, r0
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	d100      	bne.n	800e2a4 <memset+0xa>
 800e2a2:	4770      	bx	lr
 800e2a4:	f803 1b01 	strb.w	r1, [r3], #1
 800e2a8:	e7f9      	b.n	800e29e <memset+0x4>

0800e2aa <__cvt>:
 800e2aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2ae:	b088      	sub	sp, #32
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	461f      	mov	r7, r3
 800e2b4:	4614      	mov	r4, r2
 800e2b6:	bfb8      	it	lt
 800e2b8:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e2bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e2be:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e2c0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800e2c4:	bfb6      	itet	lt
 800e2c6:	461f      	movlt	r7, r3
 800e2c8:	2300      	movge	r3, #0
 800e2ca:	232d      	movlt	r3, #45	; 0x2d
 800e2cc:	7013      	strb	r3, [r2, #0]
 800e2ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e2d0:	f023 0820 	bic.w	r8, r3, #32
 800e2d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e2d8:	d005      	beq.n	800e2e6 <__cvt+0x3c>
 800e2da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e2de:	d100      	bne.n	800e2e2 <__cvt+0x38>
 800e2e0:	3501      	adds	r5, #1
 800e2e2:	2302      	movs	r3, #2
 800e2e4:	e000      	b.n	800e2e8 <__cvt+0x3e>
 800e2e6:	2303      	movs	r3, #3
 800e2e8:	aa07      	add	r2, sp, #28
 800e2ea:	9204      	str	r2, [sp, #16]
 800e2ec:	aa06      	add	r2, sp, #24
 800e2ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e2f2:	e9cd 3500 	strd	r3, r5, [sp]
 800e2f6:	4622      	mov	r2, r4
 800e2f8:	463b      	mov	r3, r7
 800e2fa:	f7f2 fe35 	bl	8000f68 <_dtoa_r>
 800e2fe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e302:	4606      	mov	r6, r0
 800e304:	d102      	bne.n	800e30c <__cvt+0x62>
 800e306:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e308:	07db      	lsls	r3, r3, #31
 800e30a:	d522      	bpl.n	800e352 <__cvt+0xa8>
 800e30c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e310:	eb06 0905 	add.w	r9, r6, r5
 800e314:	d110      	bne.n	800e338 <__cvt+0x8e>
 800e316:	7833      	ldrb	r3, [r6, #0]
 800e318:	2b30      	cmp	r3, #48	; 0x30
 800e31a:	d10a      	bne.n	800e332 <__cvt+0x88>
 800e31c:	2200      	movs	r2, #0
 800e31e:	2300      	movs	r3, #0
 800e320:	4620      	mov	r0, r4
 800e322:	4639      	mov	r1, r7
 800e324:	f7f2 fbca 	bl	8000abc <__aeabi_dcmpeq>
 800e328:	b918      	cbnz	r0, 800e332 <__cvt+0x88>
 800e32a:	f1c5 0501 	rsb	r5, r5, #1
 800e32e:	f8ca 5000 	str.w	r5, [sl]
 800e332:	f8da 3000 	ldr.w	r3, [sl]
 800e336:	4499      	add	r9, r3
 800e338:	2200      	movs	r2, #0
 800e33a:	2300      	movs	r3, #0
 800e33c:	4620      	mov	r0, r4
 800e33e:	4639      	mov	r1, r7
 800e340:	f7f2 fbbc 	bl	8000abc <__aeabi_dcmpeq>
 800e344:	b108      	cbz	r0, 800e34a <__cvt+0xa0>
 800e346:	f8cd 901c 	str.w	r9, [sp, #28]
 800e34a:	2230      	movs	r2, #48	; 0x30
 800e34c:	9b07      	ldr	r3, [sp, #28]
 800e34e:	454b      	cmp	r3, r9
 800e350:	d307      	bcc.n	800e362 <__cvt+0xb8>
 800e352:	9b07      	ldr	r3, [sp, #28]
 800e354:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e356:	1b9b      	subs	r3, r3, r6
 800e358:	4630      	mov	r0, r6
 800e35a:	6013      	str	r3, [r2, #0]
 800e35c:	b008      	add	sp, #32
 800e35e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e362:	1c59      	adds	r1, r3, #1
 800e364:	9107      	str	r1, [sp, #28]
 800e366:	701a      	strb	r2, [r3, #0]
 800e368:	e7f0      	b.n	800e34c <__cvt+0xa2>

0800e36a <__exponent>:
 800e36a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e36c:	4603      	mov	r3, r0
 800e36e:	2900      	cmp	r1, #0
 800e370:	bfb8      	it	lt
 800e372:	4249      	neglt	r1, r1
 800e374:	f803 2b02 	strb.w	r2, [r3], #2
 800e378:	bfb4      	ite	lt
 800e37a:	222d      	movlt	r2, #45	; 0x2d
 800e37c:	222b      	movge	r2, #43	; 0x2b
 800e37e:	2909      	cmp	r1, #9
 800e380:	7042      	strb	r2, [r0, #1]
 800e382:	dd2a      	ble.n	800e3da <__exponent+0x70>
 800e384:	f10d 0407 	add.w	r4, sp, #7
 800e388:	46a4      	mov	ip, r4
 800e38a:	270a      	movs	r7, #10
 800e38c:	46a6      	mov	lr, r4
 800e38e:	460a      	mov	r2, r1
 800e390:	fb91 f6f7 	sdiv	r6, r1, r7
 800e394:	fb07 1516 	mls	r5, r7, r6, r1
 800e398:	3530      	adds	r5, #48	; 0x30
 800e39a:	2a63      	cmp	r2, #99	; 0x63
 800e39c:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800e3a0:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e3a4:	4631      	mov	r1, r6
 800e3a6:	dcf1      	bgt.n	800e38c <__exponent+0x22>
 800e3a8:	3130      	adds	r1, #48	; 0x30
 800e3aa:	f1ae 0502 	sub.w	r5, lr, #2
 800e3ae:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e3b2:	1c44      	adds	r4, r0, #1
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	4561      	cmp	r1, ip
 800e3b8:	d30a      	bcc.n	800e3d0 <__exponent+0x66>
 800e3ba:	f10d 0209 	add.w	r2, sp, #9
 800e3be:	eba2 020e 	sub.w	r2, r2, lr
 800e3c2:	4565      	cmp	r5, ip
 800e3c4:	bf88      	it	hi
 800e3c6:	2200      	movhi	r2, #0
 800e3c8:	4413      	add	r3, r2
 800e3ca:	1a18      	subs	r0, r3, r0
 800e3cc:	b003      	add	sp, #12
 800e3ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e3d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3d4:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e3d8:	e7ed      	b.n	800e3b6 <__exponent+0x4c>
 800e3da:	2330      	movs	r3, #48	; 0x30
 800e3dc:	3130      	adds	r1, #48	; 0x30
 800e3de:	7083      	strb	r3, [r0, #2]
 800e3e0:	70c1      	strb	r1, [r0, #3]
 800e3e2:	1d03      	adds	r3, r0, #4
 800e3e4:	e7f1      	b.n	800e3ca <__exponent+0x60>

0800e3e6 <_printf_common>:
 800e3e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3ea:	4616      	mov	r6, r2
 800e3ec:	4699      	mov	r9, r3
 800e3ee:	688a      	ldr	r2, [r1, #8]
 800e3f0:	690b      	ldr	r3, [r1, #16]
 800e3f2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e3f6:	4293      	cmp	r3, r2
 800e3f8:	bfb8      	it	lt
 800e3fa:	4613      	movlt	r3, r2
 800e3fc:	6033      	str	r3, [r6, #0]
 800e3fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e402:	4607      	mov	r7, r0
 800e404:	460c      	mov	r4, r1
 800e406:	b10a      	cbz	r2, 800e40c <_printf_common+0x26>
 800e408:	3301      	adds	r3, #1
 800e40a:	6033      	str	r3, [r6, #0]
 800e40c:	6823      	ldr	r3, [r4, #0]
 800e40e:	0699      	lsls	r1, r3, #26
 800e410:	bf42      	ittt	mi
 800e412:	6833      	ldrmi	r3, [r6, #0]
 800e414:	3302      	addmi	r3, #2
 800e416:	6033      	strmi	r3, [r6, #0]
 800e418:	6825      	ldr	r5, [r4, #0]
 800e41a:	f015 0506 	ands.w	r5, r5, #6
 800e41e:	d106      	bne.n	800e42e <_printf_common+0x48>
 800e420:	f104 0a19 	add.w	sl, r4, #25
 800e424:	68e3      	ldr	r3, [r4, #12]
 800e426:	6832      	ldr	r2, [r6, #0]
 800e428:	1a9b      	subs	r3, r3, r2
 800e42a:	42ab      	cmp	r3, r5
 800e42c:	dc26      	bgt.n	800e47c <_printf_common+0x96>
 800e42e:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e432:	1e13      	subs	r3, r2, #0
 800e434:	6822      	ldr	r2, [r4, #0]
 800e436:	bf18      	it	ne
 800e438:	2301      	movne	r3, #1
 800e43a:	0692      	lsls	r2, r2, #26
 800e43c:	d42b      	bmi.n	800e496 <_printf_common+0xb0>
 800e43e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e442:	4649      	mov	r1, r9
 800e444:	4638      	mov	r0, r7
 800e446:	47c0      	blx	r8
 800e448:	3001      	adds	r0, #1
 800e44a:	d01e      	beq.n	800e48a <_printf_common+0xa4>
 800e44c:	6823      	ldr	r3, [r4, #0]
 800e44e:	68e5      	ldr	r5, [r4, #12]
 800e450:	6832      	ldr	r2, [r6, #0]
 800e452:	f003 0306 	and.w	r3, r3, #6
 800e456:	2b04      	cmp	r3, #4
 800e458:	bf08      	it	eq
 800e45a:	1aad      	subeq	r5, r5, r2
 800e45c:	68a3      	ldr	r3, [r4, #8]
 800e45e:	6922      	ldr	r2, [r4, #16]
 800e460:	bf0c      	ite	eq
 800e462:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e466:	2500      	movne	r5, #0
 800e468:	4293      	cmp	r3, r2
 800e46a:	bfc4      	itt	gt
 800e46c:	1a9b      	subgt	r3, r3, r2
 800e46e:	18ed      	addgt	r5, r5, r3
 800e470:	2600      	movs	r6, #0
 800e472:	341a      	adds	r4, #26
 800e474:	42b5      	cmp	r5, r6
 800e476:	d11a      	bne.n	800e4ae <_printf_common+0xc8>
 800e478:	2000      	movs	r0, #0
 800e47a:	e008      	b.n	800e48e <_printf_common+0xa8>
 800e47c:	2301      	movs	r3, #1
 800e47e:	4652      	mov	r2, sl
 800e480:	4649      	mov	r1, r9
 800e482:	4638      	mov	r0, r7
 800e484:	47c0      	blx	r8
 800e486:	3001      	adds	r0, #1
 800e488:	d103      	bne.n	800e492 <_printf_common+0xac>
 800e48a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e492:	3501      	adds	r5, #1
 800e494:	e7c6      	b.n	800e424 <_printf_common+0x3e>
 800e496:	18e1      	adds	r1, r4, r3
 800e498:	1c5a      	adds	r2, r3, #1
 800e49a:	2030      	movs	r0, #48	; 0x30
 800e49c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e4a0:	4422      	add	r2, r4
 800e4a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e4a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e4aa:	3302      	adds	r3, #2
 800e4ac:	e7c7      	b.n	800e43e <_printf_common+0x58>
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	4622      	mov	r2, r4
 800e4b2:	4649      	mov	r1, r9
 800e4b4:	4638      	mov	r0, r7
 800e4b6:	47c0      	blx	r8
 800e4b8:	3001      	adds	r0, #1
 800e4ba:	d0e6      	beq.n	800e48a <_printf_common+0xa4>
 800e4bc:	3601      	adds	r6, #1
 800e4be:	e7d9      	b.n	800e474 <_printf_common+0x8e>

0800e4c0 <strncpy>:
 800e4c0:	b510      	push	{r4, lr}
 800e4c2:	3901      	subs	r1, #1
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	b132      	cbz	r2, 800e4d6 <strncpy+0x16>
 800e4c8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e4cc:	f803 4b01 	strb.w	r4, [r3], #1
 800e4d0:	3a01      	subs	r2, #1
 800e4d2:	2c00      	cmp	r4, #0
 800e4d4:	d1f7      	bne.n	800e4c6 <strncpy+0x6>
 800e4d6:	441a      	add	r2, r3
 800e4d8:	2100      	movs	r1, #0
 800e4da:	4293      	cmp	r3, r2
 800e4dc:	d100      	bne.n	800e4e0 <strncpy+0x20>
 800e4de:	bd10      	pop	{r4, pc}
 800e4e0:	f803 1b01 	strb.w	r1, [r3], #1
 800e4e4:	e7f9      	b.n	800e4da <strncpy+0x1a>

0800e4e6 <strnlen>:
 800e4e6:	b510      	push	{r4, lr}
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	4401      	add	r1, r0
 800e4ec:	428a      	cmp	r2, r1
 800e4ee:	4613      	mov	r3, r2
 800e4f0:	d003      	beq.n	800e4fa <strnlen+0x14>
 800e4f2:	781c      	ldrb	r4, [r3, #0]
 800e4f4:	3201      	adds	r2, #1
 800e4f6:	2c00      	cmp	r4, #0
 800e4f8:	d1f8      	bne.n	800e4ec <strnlen+0x6>
 800e4fa:	1a18      	subs	r0, r3, r0
 800e4fc:	bd10      	pop	{r4, pc}

0800e4fe <quorem>:
 800e4fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e502:	6903      	ldr	r3, [r0, #16]
 800e504:	690c      	ldr	r4, [r1, #16]
 800e506:	42a3      	cmp	r3, r4
 800e508:	4607      	mov	r7, r0
 800e50a:	db7d      	blt.n	800e608 <quorem+0x10a>
 800e50c:	3c01      	subs	r4, #1
 800e50e:	f101 0814 	add.w	r8, r1, #20
 800e512:	f100 0514 	add.w	r5, r0, #20
 800e516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e51a:	9301      	str	r3, [sp, #4]
 800e51c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e524:	3301      	adds	r3, #1
 800e526:	429a      	cmp	r2, r3
 800e528:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e52c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e530:	fbb2 f6f3 	udiv	r6, r2, r3
 800e534:	d32e      	bcc.n	800e594 <quorem+0x96>
 800e536:	f04f 0e00 	mov.w	lr, #0
 800e53a:	4640      	mov	r0, r8
 800e53c:	46ac      	mov	ip, r5
 800e53e:	46f2      	mov	sl, lr
 800e540:	f850 2b04 	ldr.w	r2, [r0], #4
 800e544:	b293      	uxth	r3, r2
 800e546:	fb06 e303 	mla	r3, r6, r3, lr
 800e54a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e54e:	0c12      	lsrs	r2, r2, #16
 800e550:	b29b      	uxth	r3, r3
 800e552:	fb06 e202 	mla	r2, r6, r2, lr
 800e556:	ebaa 0303 	sub.w	r3, sl, r3
 800e55a:	f8dc a000 	ldr.w	sl, [ip]
 800e55e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e562:	b292      	uxth	r2, r2
 800e564:	fa13 f38a 	uxtah	r3, r3, sl
 800e568:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e56c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e570:	b29b      	uxth	r3, r3
 800e572:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e576:	4581      	cmp	r9, r0
 800e578:	f84c 3b04 	str.w	r3, [ip], #4
 800e57c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e580:	d2de      	bcs.n	800e540 <quorem+0x42>
 800e582:	f855 300b 	ldr.w	r3, [r5, fp]
 800e586:	b92b      	cbnz	r3, 800e594 <quorem+0x96>
 800e588:	9b01      	ldr	r3, [sp, #4]
 800e58a:	3b04      	subs	r3, #4
 800e58c:	429d      	cmp	r5, r3
 800e58e:	461a      	mov	r2, r3
 800e590:	d32e      	bcc.n	800e5f0 <quorem+0xf2>
 800e592:	613c      	str	r4, [r7, #16]
 800e594:	4638      	mov	r0, r7
 800e596:	f000 f886 	bl	800e6a6 <__mcmp>
 800e59a:	2800      	cmp	r0, #0
 800e59c:	db24      	blt.n	800e5e8 <quorem+0xea>
 800e59e:	3601      	adds	r6, #1
 800e5a0:	4628      	mov	r0, r5
 800e5a2:	f04f 0c00 	mov.w	ip, #0
 800e5a6:	f858 2b04 	ldr.w	r2, [r8], #4
 800e5aa:	f8d0 e000 	ldr.w	lr, [r0]
 800e5ae:	b293      	uxth	r3, r2
 800e5b0:	ebac 0303 	sub.w	r3, ip, r3
 800e5b4:	0c12      	lsrs	r2, r2, #16
 800e5b6:	fa13 f38e 	uxtah	r3, r3, lr
 800e5ba:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e5be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e5c2:	b29b      	uxth	r3, r3
 800e5c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e5c8:	45c1      	cmp	r9, r8
 800e5ca:	f840 3b04 	str.w	r3, [r0], #4
 800e5ce:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e5d2:	d2e8      	bcs.n	800e5a6 <quorem+0xa8>
 800e5d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e5d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e5dc:	b922      	cbnz	r2, 800e5e8 <quorem+0xea>
 800e5de:	3b04      	subs	r3, #4
 800e5e0:	429d      	cmp	r5, r3
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	d30a      	bcc.n	800e5fc <quorem+0xfe>
 800e5e6:	613c      	str	r4, [r7, #16]
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	b003      	add	sp, #12
 800e5ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5f0:	6812      	ldr	r2, [r2, #0]
 800e5f2:	3b04      	subs	r3, #4
 800e5f4:	2a00      	cmp	r2, #0
 800e5f6:	d1cc      	bne.n	800e592 <quorem+0x94>
 800e5f8:	3c01      	subs	r4, #1
 800e5fa:	e7c7      	b.n	800e58c <quorem+0x8e>
 800e5fc:	6812      	ldr	r2, [r2, #0]
 800e5fe:	3b04      	subs	r3, #4
 800e600:	2a00      	cmp	r2, #0
 800e602:	d1f0      	bne.n	800e5e6 <quorem+0xe8>
 800e604:	3c01      	subs	r4, #1
 800e606:	e7eb      	b.n	800e5e0 <quorem+0xe2>
 800e608:	2000      	movs	r0, #0
 800e60a:	e7ee      	b.n	800e5ea <quorem+0xec>

0800e60c <__hi0bits>:
 800e60c:	0c02      	lsrs	r2, r0, #16
 800e60e:	0412      	lsls	r2, r2, #16
 800e610:	4603      	mov	r3, r0
 800e612:	b9ca      	cbnz	r2, 800e648 <__hi0bits+0x3c>
 800e614:	0403      	lsls	r3, r0, #16
 800e616:	2010      	movs	r0, #16
 800e618:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e61c:	bf04      	itt	eq
 800e61e:	021b      	lsleq	r3, r3, #8
 800e620:	3008      	addeq	r0, #8
 800e622:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e626:	bf04      	itt	eq
 800e628:	011b      	lsleq	r3, r3, #4
 800e62a:	3004      	addeq	r0, #4
 800e62c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e630:	bf04      	itt	eq
 800e632:	009b      	lsleq	r3, r3, #2
 800e634:	3002      	addeq	r0, #2
 800e636:	2b00      	cmp	r3, #0
 800e638:	db05      	blt.n	800e646 <__hi0bits+0x3a>
 800e63a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e63e:	f100 0001 	add.w	r0, r0, #1
 800e642:	bf08      	it	eq
 800e644:	2020      	moveq	r0, #32
 800e646:	4770      	bx	lr
 800e648:	2000      	movs	r0, #0
 800e64a:	e7e5      	b.n	800e618 <__hi0bits+0xc>

0800e64c <__lo0bits>:
 800e64c:	6803      	ldr	r3, [r0, #0]
 800e64e:	4602      	mov	r2, r0
 800e650:	f013 0007 	ands.w	r0, r3, #7
 800e654:	d00b      	beq.n	800e66e <__lo0bits+0x22>
 800e656:	07d9      	lsls	r1, r3, #31
 800e658:	d421      	bmi.n	800e69e <__lo0bits+0x52>
 800e65a:	0798      	lsls	r0, r3, #30
 800e65c:	bf49      	itett	mi
 800e65e:	085b      	lsrmi	r3, r3, #1
 800e660:	089b      	lsrpl	r3, r3, #2
 800e662:	2001      	movmi	r0, #1
 800e664:	6013      	strmi	r3, [r2, #0]
 800e666:	bf5c      	itt	pl
 800e668:	6013      	strpl	r3, [r2, #0]
 800e66a:	2002      	movpl	r0, #2
 800e66c:	4770      	bx	lr
 800e66e:	b299      	uxth	r1, r3
 800e670:	b909      	cbnz	r1, 800e676 <__lo0bits+0x2a>
 800e672:	0c1b      	lsrs	r3, r3, #16
 800e674:	2010      	movs	r0, #16
 800e676:	b2d9      	uxtb	r1, r3
 800e678:	b909      	cbnz	r1, 800e67e <__lo0bits+0x32>
 800e67a:	3008      	adds	r0, #8
 800e67c:	0a1b      	lsrs	r3, r3, #8
 800e67e:	0719      	lsls	r1, r3, #28
 800e680:	bf04      	itt	eq
 800e682:	091b      	lsreq	r3, r3, #4
 800e684:	3004      	addeq	r0, #4
 800e686:	0799      	lsls	r1, r3, #30
 800e688:	bf04      	itt	eq
 800e68a:	089b      	lsreq	r3, r3, #2
 800e68c:	3002      	addeq	r0, #2
 800e68e:	07d9      	lsls	r1, r3, #31
 800e690:	d403      	bmi.n	800e69a <__lo0bits+0x4e>
 800e692:	085b      	lsrs	r3, r3, #1
 800e694:	f100 0001 	add.w	r0, r0, #1
 800e698:	d003      	beq.n	800e6a2 <__lo0bits+0x56>
 800e69a:	6013      	str	r3, [r2, #0]
 800e69c:	4770      	bx	lr
 800e69e:	2000      	movs	r0, #0
 800e6a0:	4770      	bx	lr
 800e6a2:	2020      	movs	r0, #32
 800e6a4:	4770      	bx	lr

0800e6a6 <__mcmp>:
 800e6a6:	690a      	ldr	r2, [r1, #16]
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	6900      	ldr	r0, [r0, #16]
 800e6ac:	1a80      	subs	r0, r0, r2
 800e6ae:	b530      	push	{r4, r5, lr}
 800e6b0:	d10d      	bne.n	800e6ce <__mcmp+0x28>
 800e6b2:	3314      	adds	r3, #20
 800e6b4:	3114      	adds	r1, #20
 800e6b6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e6ba:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e6be:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e6c2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e6c6:	4295      	cmp	r5, r2
 800e6c8:	d002      	beq.n	800e6d0 <__mcmp+0x2a>
 800e6ca:	d304      	bcc.n	800e6d6 <__mcmp+0x30>
 800e6cc:	2001      	movs	r0, #1
 800e6ce:	bd30      	pop	{r4, r5, pc}
 800e6d0:	42a3      	cmp	r3, r4
 800e6d2:	d3f4      	bcc.n	800e6be <__mcmp+0x18>
 800e6d4:	e7fb      	b.n	800e6ce <__mcmp+0x28>
 800e6d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e6da:	e7f8      	b.n	800e6ce <__mcmp+0x28>

0800e6dc <_calloc_r>:
 800e6dc:	b538      	push	{r3, r4, r5, lr}
 800e6de:	fb02 f501 	mul.w	r5, r2, r1
 800e6e2:	4629      	mov	r1, r5
 800e6e4:	f7fc f928 	bl	800a938 <_malloc_r>
 800e6e8:	4604      	mov	r4, r0
 800e6ea:	b118      	cbz	r0, 800e6f4 <_calloc_r+0x18>
 800e6ec:	462a      	mov	r2, r5
 800e6ee:	2100      	movs	r1, #0
 800e6f0:	f7ff fdd3 	bl	800e29a <memset>
 800e6f4:	4620      	mov	r0, r4
 800e6f6:	bd38      	pop	{r3, r4, r5, pc}

0800e6f8 <__ascii_mbtowc>:
 800e6f8:	b082      	sub	sp, #8
 800e6fa:	b901      	cbnz	r1, 800e6fe <__ascii_mbtowc+0x6>
 800e6fc:	a901      	add	r1, sp, #4
 800e6fe:	b142      	cbz	r2, 800e712 <__ascii_mbtowc+0x1a>
 800e700:	b14b      	cbz	r3, 800e716 <__ascii_mbtowc+0x1e>
 800e702:	7813      	ldrb	r3, [r2, #0]
 800e704:	600b      	str	r3, [r1, #0]
 800e706:	7812      	ldrb	r2, [r2, #0]
 800e708:	1e10      	subs	r0, r2, #0
 800e70a:	bf18      	it	ne
 800e70c:	2001      	movne	r0, #1
 800e70e:	b002      	add	sp, #8
 800e710:	4770      	bx	lr
 800e712:	4610      	mov	r0, r2
 800e714:	e7fb      	b.n	800e70e <__ascii_mbtowc+0x16>
 800e716:	f06f 0001 	mvn.w	r0, #1
 800e71a:	e7f8      	b.n	800e70e <__ascii_mbtowc+0x16>

0800e71c <__sfputc_r>:
 800e71c:	6893      	ldr	r3, [r2, #8]
 800e71e:	3b01      	subs	r3, #1
 800e720:	2b00      	cmp	r3, #0
 800e722:	b410      	push	{r4}
 800e724:	6093      	str	r3, [r2, #8]
 800e726:	da07      	bge.n	800e738 <__sfputc_r+0x1c>
 800e728:	6994      	ldr	r4, [r2, #24]
 800e72a:	42a3      	cmp	r3, r4
 800e72c:	db01      	blt.n	800e732 <__sfputc_r+0x16>
 800e72e:	290a      	cmp	r1, #10
 800e730:	d102      	bne.n	800e738 <__sfputc_r+0x1c>
 800e732:	bc10      	pop	{r4}
 800e734:	f7fd b93e 	b.w	800b9b4 <__swbuf_r>
 800e738:	6813      	ldr	r3, [r2, #0]
 800e73a:	1c58      	adds	r0, r3, #1
 800e73c:	6010      	str	r0, [r2, #0]
 800e73e:	7019      	strb	r1, [r3, #0]
 800e740:	4608      	mov	r0, r1
 800e742:	bc10      	pop	{r4}
 800e744:	4770      	bx	lr

0800e746 <__sfputs_r>:
 800e746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e748:	4606      	mov	r6, r0
 800e74a:	460f      	mov	r7, r1
 800e74c:	4614      	mov	r4, r2
 800e74e:	18d5      	adds	r5, r2, r3
 800e750:	42ac      	cmp	r4, r5
 800e752:	d101      	bne.n	800e758 <__sfputs_r+0x12>
 800e754:	2000      	movs	r0, #0
 800e756:	e007      	b.n	800e768 <__sfputs_r+0x22>
 800e758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e75c:	463a      	mov	r2, r7
 800e75e:	4630      	mov	r0, r6
 800e760:	f7ff ffdc 	bl	800e71c <__sfputc_r>
 800e764:	1c43      	adds	r3, r0, #1
 800e766:	d1f3      	bne.n	800e750 <__sfputs_r+0xa>
 800e768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e76a <__ascii_wctomb>:
 800e76a:	4603      	mov	r3, r0
 800e76c:	4608      	mov	r0, r1
 800e76e:	b141      	cbz	r1, 800e782 <__ascii_wctomb+0x18>
 800e770:	2aff      	cmp	r2, #255	; 0xff
 800e772:	d904      	bls.n	800e77e <__ascii_wctomb+0x14>
 800e774:	228a      	movs	r2, #138	; 0x8a
 800e776:	601a      	str	r2, [r3, #0]
 800e778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e77c:	4770      	bx	lr
 800e77e:	700a      	strb	r2, [r1, #0]
 800e780:	2001      	movs	r0, #1
 800e782:	4770      	bx	lr

0800e784 <abort>:
 800e784:	b508      	push	{r3, lr}
 800e786:	2006      	movs	r0, #6
 800e788:	f7fd fb92 	bl	800beb0 <raise>
 800e78c:	2001      	movs	r0, #1
 800e78e:	f7f6 f99f 	bl	8004ad0 <_exit>

0800e792 <__sfmoreglue>:
 800e792:	b570      	push	{r4, r5, r6, lr}
 800e794:	2268      	movs	r2, #104	; 0x68
 800e796:	1e4d      	subs	r5, r1, #1
 800e798:	4355      	muls	r5, r2
 800e79a:	460e      	mov	r6, r1
 800e79c:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e7a0:	f7fc f8ca 	bl	800a938 <_malloc_r>
 800e7a4:	4604      	mov	r4, r0
 800e7a6:	b140      	cbz	r0, 800e7ba <__sfmoreglue+0x28>
 800e7a8:	2100      	movs	r1, #0
 800e7aa:	e9c0 1600 	strd	r1, r6, [r0]
 800e7ae:	300c      	adds	r0, #12
 800e7b0:	60a0      	str	r0, [r4, #8]
 800e7b2:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e7b6:	f7ff fd70 	bl	800e29a <memset>
 800e7ba:	4620      	mov	r0, r4
 800e7bc:	bd70      	pop	{r4, r5, r6, pc}

0800e7be <_fwalk_reent>:
 800e7be:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7c2:	4606      	mov	r6, r0
 800e7c4:	4688      	mov	r8, r1
 800e7c6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e7ca:	2700      	movs	r7, #0
 800e7cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e7d0:	f1b9 0901 	subs.w	r9, r9, #1
 800e7d4:	d505      	bpl.n	800e7e2 <_fwalk_reent+0x24>
 800e7d6:	6824      	ldr	r4, [r4, #0]
 800e7d8:	2c00      	cmp	r4, #0
 800e7da:	d1f7      	bne.n	800e7cc <_fwalk_reent+0xe>
 800e7dc:	4638      	mov	r0, r7
 800e7de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7e2:	89ab      	ldrh	r3, [r5, #12]
 800e7e4:	2b01      	cmp	r3, #1
 800e7e6:	d907      	bls.n	800e7f8 <_fwalk_reent+0x3a>
 800e7e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e7ec:	3301      	adds	r3, #1
 800e7ee:	d003      	beq.n	800e7f8 <_fwalk_reent+0x3a>
 800e7f0:	4629      	mov	r1, r5
 800e7f2:	4630      	mov	r0, r6
 800e7f4:	47c0      	blx	r8
 800e7f6:	4307      	orrs	r7, r0
 800e7f8:	3568      	adds	r5, #104	; 0x68
 800e7fa:	e7e9      	b.n	800e7d0 <_fwalk_reent+0x12>

0800e7fc <__swhatbuf_r>:
 800e7fc:	b570      	push	{r4, r5, r6, lr}
 800e7fe:	460e      	mov	r6, r1
 800e800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e804:	2900      	cmp	r1, #0
 800e806:	b096      	sub	sp, #88	; 0x58
 800e808:	4614      	mov	r4, r2
 800e80a:	461d      	mov	r5, r3
 800e80c:	da08      	bge.n	800e820 <__swhatbuf_r+0x24>
 800e80e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e812:	2200      	movs	r2, #0
 800e814:	602a      	str	r2, [r5, #0]
 800e816:	061a      	lsls	r2, r3, #24
 800e818:	d410      	bmi.n	800e83c <__swhatbuf_r+0x40>
 800e81a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e81e:	e00e      	b.n	800e83e <__swhatbuf_r+0x42>
 800e820:	466a      	mov	r2, sp
 800e822:	f7fd fb81 	bl	800bf28 <_fstat_r>
 800e826:	2800      	cmp	r0, #0
 800e828:	dbf1      	blt.n	800e80e <__swhatbuf_r+0x12>
 800e82a:	9a01      	ldr	r2, [sp, #4]
 800e82c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e830:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e834:	425a      	negs	r2, r3
 800e836:	415a      	adcs	r2, r3
 800e838:	602a      	str	r2, [r5, #0]
 800e83a:	e7ee      	b.n	800e81a <__swhatbuf_r+0x1e>
 800e83c:	2340      	movs	r3, #64	; 0x40
 800e83e:	2000      	movs	r0, #0
 800e840:	6023      	str	r3, [r4, #0]
 800e842:	b016      	add	sp, #88	; 0x58
 800e844:	bd70      	pop	{r4, r5, r6, pc}

0800e846 <_raise_r>:
 800e846:	291f      	cmp	r1, #31
 800e848:	b538      	push	{r3, r4, r5, lr}
 800e84a:	4604      	mov	r4, r0
 800e84c:	460d      	mov	r5, r1
 800e84e:	d904      	bls.n	800e85a <_raise_r+0x14>
 800e850:	2316      	movs	r3, #22
 800e852:	6003      	str	r3, [r0, #0]
 800e854:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e858:	bd38      	pop	{r3, r4, r5, pc}
 800e85a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e85c:	b112      	cbz	r2, 800e864 <_raise_r+0x1e>
 800e85e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e862:	b94b      	cbnz	r3, 800e878 <_raise_r+0x32>
 800e864:	4620      	mov	r0, r4
 800e866:	f000 f816 	bl	800e896 <_getpid_r>
 800e86a:	462a      	mov	r2, r5
 800e86c:	4601      	mov	r1, r0
 800e86e:	4620      	mov	r0, r4
 800e870:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e874:	f7fd bb24 	b.w	800bec0 <_kill_r>
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d00a      	beq.n	800e892 <_raise_r+0x4c>
 800e87c:	1c59      	adds	r1, r3, #1
 800e87e:	d103      	bne.n	800e888 <_raise_r+0x42>
 800e880:	2316      	movs	r3, #22
 800e882:	6003      	str	r3, [r0, #0]
 800e884:	2001      	movs	r0, #1
 800e886:	e7e7      	b.n	800e858 <_raise_r+0x12>
 800e888:	2400      	movs	r4, #0
 800e88a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e88e:	4628      	mov	r0, r5
 800e890:	4798      	blx	r3
 800e892:	2000      	movs	r0, #0
 800e894:	e7e0      	b.n	800e858 <_raise_r+0x12>

0800e896 <_getpid_r>:
 800e896:	f7fe b932 	b.w	800cafe <_getpid>

0800e89a <__sread>:
 800e89a:	b510      	push	{r4, lr}
 800e89c:	460c      	mov	r4, r1
 800e89e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8a2:	f7fd fb75 	bl	800bf90 <_read_r>
 800e8a6:	2800      	cmp	r0, #0
 800e8a8:	bfab      	itete	ge
 800e8aa:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e8ac:	89a3      	ldrhlt	r3, [r4, #12]
 800e8ae:	181b      	addge	r3, r3, r0
 800e8b0:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e8b4:	bfac      	ite	ge
 800e8b6:	6563      	strge	r3, [r4, #84]	; 0x54
 800e8b8:	81a3      	strhlt	r3, [r4, #12]
 800e8ba:	bd10      	pop	{r4, pc}

0800e8bc <__swrite>:
 800e8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8c0:	461f      	mov	r7, r3
 800e8c2:	898b      	ldrh	r3, [r1, #12]
 800e8c4:	05db      	lsls	r3, r3, #23
 800e8c6:	4605      	mov	r5, r0
 800e8c8:	460c      	mov	r4, r1
 800e8ca:	4616      	mov	r6, r2
 800e8cc:	d505      	bpl.n	800e8da <__swrite+0x1e>
 800e8ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8d2:	2302      	movs	r3, #2
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	f7fd fb49 	bl	800bf6c <_lseek_r>
 800e8da:	89a3      	ldrh	r3, [r4, #12]
 800e8dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e8e4:	81a3      	strh	r3, [r4, #12]
 800e8e6:	4632      	mov	r2, r6
 800e8e8:	463b      	mov	r3, r7
 800e8ea:	4628      	mov	r0, r5
 800e8ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e8f0:	f7fd baf8 	b.w	800bee4 <_write_r>

0800e8f4 <__sseek>:
 800e8f4:	b510      	push	{r4, lr}
 800e8f6:	460c      	mov	r4, r1
 800e8f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8fc:	f7fd fb36 	bl	800bf6c <_lseek_r>
 800e900:	1c43      	adds	r3, r0, #1
 800e902:	89a3      	ldrh	r3, [r4, #12]
 800e904:	bf15      	itete	ne
 800e906:	6560      	strne	r0, [r4, #84]	; 0x54
 800e908:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e90c:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e910:	81a3      	strheq	r3, [r4, #12]
 800e912:	bf18      	it	ne
 800e914:	81a3      	strhne	r3, [r4, #12]
 800e916:	bd10      	pop	{r4, pc}

0800e918 <__sclose>:
 800e918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e91c:	f7fd baf4 	b.w	800bf08 <_close_r>
