module shifter (
    input a[16],
    input b[5], //first 5 bits used as shift count, rest of the bits are ignored
    input alufn_signal[6],
    output out[16]    
  ) {

  always {
    case(alufn_signal){
      default: out = a;
      b100000: out = a<<b; //shift left
      b100001: out = a>>b; //shift right
      b100011: out = $signed(a)>>>b; //signed shift right
    }//case end
  }
}