$date
	Fri Aug 08 12:02:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cla_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 4 ) P [3:0] $end
$var wire 4 * G [3:0] $end
$var wire 4 + C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
1"
b11 !
b11 (
b101 *
b1000 )
b1011 +
1%
b101 $
b101 '
b1101 #
b1101 &
#20
b1100 !
b1100 (
b1101 *
b10 )
b1110 +
0%
b1101 $
b1101 '
b1111 #
b1111 &
#30
0"
b1011 !
b1011 (
b1000 )
b1 *
b11 +
1%
b1 $
b1 '
b1001 #
b1001 &
#40
1"
b1101 !
b1101 (
b110 *
b1 )
b1100 +
0%
b111 $
b111 '
b110 #
b110 &
#50
