Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 01:17:51 2024
| Host         : DESKTOP-J5VP46H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  517         
SYNTH-10   Warning           Wide multiplier              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (517)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (996)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (517)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 387 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (996)
--------------------------------------------------
 There are 996 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1014          inf        0.000                      0                 1014           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1014 Endpoints
Min Delay          1014 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.096ns  (logic 14.405ns (37.813%)  route 23.691ns (62.187%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          2.129    38.096    updated_ball2_vy[31]_i_1_n_0
    SLICE_X97Y12         FDRE                                         r  updated_ball2_vy_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.096ns  (logic 14.405ns (37.813%)  route 23.691ns (62.187%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          2.129    38.096    updated_ball2_vy[31]_i_1_n_0
    SLICE_X97Y12         FDRE                                         r  updated_ball2_vy_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.856ns  (logic 14.405ns (38.052%)  route 23.451ns (61.948%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.889    37.856    updated_ball2_vy[31]_i_1_n_0
    SLICE_X99Y14         FDRE                                         r  updated_ball2_vy_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.856ns  (logic 14.405ns (38.052%)  route 23.451ns (61.948%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.889    37.856    updated_ball2_vy[31]_i_1_n_0
    SLICE_X99Y14         FDRE                                         r  updated_ball2_vy_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.673ns  (logic 14.405ns (38.237%)  route 23.268ns (61.763%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.706    37.673    updated_ball2_vy[31]_i_1_n_0
    SLICE_X100Y14        FDRE                                         r  updated_ball2_vy_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.673ns  (logic 14.405ns (38.237%)  route 23.268ns (61.763%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.706    37.673    updated_ball2_vy[31]_i_1_n_0
    SLICE_X101Y14        FDRE                                         r  updated_ball2_vy_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.673ns  (logic 14.405ns (38.237%)  route 23.268ns (61.763%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.706    37.673    updated_ball2_vy[31]_i_1_n_0
    SLICE_X101Y14        FDRE                                         r  updated_ball2_vy_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.344ns  (logic 14.405ns (38.574%)  route 22.939ns (61.426%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.377    37.344    updated_ball2_vy[31]_i_1_n_0
    SLICE_X102Y12        FDRE                                         r  updated_ball2_vy_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.303ns  (logic 14.405ns (38.616%)  route 22.898ns (61.384%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.336    37.303    updated_ball2_vy[31]_i_1_n_0
    SLICE_X104Y12        FDRE                                         r  updated_ball2_vy_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_vy_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.178ns  (logic 14.405ns (38.746%)  route 22.773ns (61.254%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=2 FDRE=1 LUT2=6 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  white_x_reg[5]/Q
                         net (fo=24, routed)          2.669     3.125    white_x[5]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.249 r  Q_reg3__2_i_35/O
                         net (fo=1, routed)           0.000     3.249    Q_reg3__2_i_35_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.782 r  Q_reg3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.782    Q_reg3__2_i_7_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  Q_reg3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.899    Q_reg3__2_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  Q_reg3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.016    Q_reg3__2_i_5_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  Q_reg3__2_i_4/O[0]
                         net (fo=3, routed)           1.201     5.435    Q_reg4[16]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.642 r  Q_reg3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.644    Q_reg3__3_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.162 r  Q_reg3__4/P[1]
                         net (fo=2, routed)           1.032    12.194    Q_reg3__4_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  Q[1]_i_92/O
                         net (fo=1, routed)           0.000    12.318    Q[1]_i_92_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.698 r  Q_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.698    Q_reg[1]_i_62_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  Q_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.815    Q_reg[1]_i_57_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  Q_reg[1]_i_39/O[1]
                         net (fo=2, routed)           1.442    14.580    Q_reg30_in[25]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.886 r  Q[1]_i_42/O
                         net (fo=1, routed)           0.000    14.886    Q[1]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.436 r  Q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.436    Q_reg[1]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.749 f  Q_reg[1]_i_21/O[3]
                         net (fo=2, routed)           0.971    16.720    Q_reg2[31]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.026 r  Q[1]_i_8/O
                         net (fo=1, routed)           0.000    17.026    Q[1]_i_8_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.402 r  Q_reg[1]_i_2/CO[3]
                         net (fo=403, routed)         4.769    22.171    collision_detected0
    SLICE_X96Y5          LUT4 (Prop_lut4_I2_O)        0.124    22.295 r  updated_ball2_y[3]_i_4/O
                         net (fo=1, routed)           0.000    22.295    updated_ball2_y[3]_i_4_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.828 r  updated_ball2_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.828    updated_ball2_y_reg[3]_i_1_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.945 r  updated_ball2_y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    updated_ball2_y_reg[6]_i_1_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.062 r  updated_ball2_y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.062    updated_ball2_y_reg[11]_i_1_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.179 r  updated_ball2_y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    updated_ball2_y_reg[15]_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.296 r  updated_ball2_y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.296    updated_ball2_y_reg[19]_i_1_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.413 r  updated_ball2_y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.413    updated_ball2_y_reg[23]_i_1_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.530 r  updated_ball2_y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.530    updated_ball2_y_reg[27]_i_1_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.861 f  updated_ball2_y_reg[31]_i_2/O[3]
                         net (fo=5, routed)           1.132    24.994    updated_ball2_y_reg[31]_i_2_n_4
    SLICE_X95Y10         LUT2 (Prop_lut2_I1_O)        0.307    25.301 r  updated_ball2_y[8]_i_4/O
                         net (fo=1, routed)           0.000    25.301    updated_ball2_y[8]_i_4_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.702 r  updated_ball2_y_reg[8]_i_1/CO[3]
                         net (fo=19, routed)          1.650    27.351    updated_ball2_y0
    SLICE_X97Y5          LUT2 (Prop_lut2_I1_O)        0.124    27.475 r  updated_ball2_y[31]_i_1/O
                         net (fo=179, routed)         3.046    30.521    updated_ball2_y[31]_i_1_n_0
    SLICE_X99Y10         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  updated_ball2_vy[31]_i_135/O
                         net (fo=1, routed)           0.000    30.645    updated_ball2_vy[31]_i_135_n_0
    SLICE_X99Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.195 r  updated_ball2_vy_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    31.195    updated_ball2_vy_reg[31]_i_101_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.309 r  updated_ball2_vy_reg[31]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.309    updated_ball2_vy_reg[31]_i_102_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.643 f  updated_ball2_vy_reg[31]_i_103/O[1]
                         net (fo=1, routed)           0.827    32.470    updated_ball2_vy2[26]
    SLICE_X98Y14         LUT6 (Prop_lut6_I3_O)        0.303    32.773 r  updated_ball2_vy[31]_i_60/O
                         net (fo=1, routed)           1.096    33.870    updated_ball2_vy[31]_i_60_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.124    33.994 r  updated_ball2_vy[31]_i_16/O
                         net (fo=1, routed)           1.292    35.286    updated_ball2_vy[31]_i_16_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I5_O)        0.124    35.410 r  updated_ball2_vy[31]_i_3/O
                         net (fo=1, routed)           0.433    35.843    updated_ball2_vy[31]_i_3_n_0
    SLICE_X103Y6         LUT6 (Prop_lut6_I0_O)        0.124    35.967 r  updated_ball2_vy[31]_i_1/O
                         net (fo=32, routed)          1.211    37.178    updated_ball2_vy[31]_i_1_n_0
    SLICE_X104Y11        FDRE                                         r  updated_ball2_vy_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_x_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            white_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.141ns (61.111%)  route 0.090ns (38.889%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y6          FDSE                         0.000     0.000 r  white_x_reg[0]/C
    SLICE_X70Y6          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  white_x_reg[0]/Q
                         net (fo=24, routed)          0.090     0.231    white_x[0]
    SLICE_X70Y6          FDSE                                         r  white_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball2_x_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_2x_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE                         0.000     0.000 r  updated_ball2_x_reg[25]/C
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball2_x_reg[25]/Q
                         net (fo=3, routed)           0.127     0.268    updated_ball2_x_reg_n_0_[25]
    SLICE_X54Y8          FDRE                                         r  ball_2x_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_white_vx_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_vx_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y3          FDRE                         0.000     0.000 r  updated_white_vx_reg[14]/C
    SLICE_X67Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_white_vx_reg[14]/Q
                         net (fo=10, routed)          0.147     0.288    updated_white_vx[14]
    SLICE_X66Y4          FDRE                                         r  white_vx_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_white_vy_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_vy_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.356%)  route 0.155ns (48.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDRE                         0.000     0.000 r  updated_white_vy_reg[8]/C
    SLICE_X92Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  updated_white_vy_reg[8]/Q
                         net (fo=10, routed)          0.155     0.319    updated_white_vy_reg_n_0_[8]
    SLICE_X93Y12         FDRE                                         r  white_vy_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_white_vy_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_vy_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.059%)  route 0.179ns (55.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE                         0.000     0.000 r  updated_white_vy_reg[24]/C
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_white_vy_reg[24]/Q
                         net (fo=10, routed)          0.179     0.320    updated_white_vy_reg_n_0_[24]
    SLICE_X94Y17         FDRE                                         r  white_vy_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball2_x_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_x_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE                         0.000     0.000 r  updated_ball2_x_reg[26]/C
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball2_x_reg[26]/Q
                         net (fo=3, routed)           0.068     0.209    updated_ball2_x_reg_n_0_[26]
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  updated_ball2_x_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.000     0.336    updated_ball2_x_reg[27]_i_1_n_4
    SLICE_X55Y6          FDRE                                         r  updated_ball2_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball2_x_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_x_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.268ns (79.228%)  route 0.070ns (20.772%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE                         0.000     0.000 r  updated_ball2_x_reg[22]/C
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball2_x_reg[22]/Q
                         net (fo=3, routed)           0.070     0.211    updated_ball2_x_reg_n_0_[22]
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.338 r  updated_ball2_x_reg[23]_i_1/O[3]
                         net (fo=4, routed)           0.000     0.338    updated_ball2_x_reg[23]_i_1_n_4
    SLICE_X55Y5          FDRE                                         r  updated_ball2_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball2_x_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_x_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE                         0.000     0.000 r  updated_ball2_x_reg[20]/C
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball2_x_reg[20]/Q
                         net (fo=3, routed)           0.079     0.220    updated_ball2_x_reg_n_0_[20]
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball2_x_reg[23]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball2_x_reg[23]_i_1_n_6
    SLICE_X55Y5          FDRE                                         r  updated_ball2_x_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball2_x_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball2_x_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE                         0.000     0.000 r  updated_ball2_x_reg[12]/C
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball2_x_reg[12]/Q
                         net (fo=3, routed)           0.079     0.220    updated_ball2_x_reg_n_0_[12]
    SLICE_X55Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball2_x_reg[15]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball2_x_reg[15]_i_1_n_6
    SLICE_X55Y3          FDRE                                         r  updated_ball2_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball2_x_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            updated_ball2_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDSE                         0.000     0.000 r  updated_ball2_x_reg[0]/C
    SLICE_X55Y0          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  updated_ball2_x_reg[0]/Q
                         net (fo=3, routed)           0.079     0.220    updated_ball2_x_reg_n_0_[0]
    SLICE_X55Y0          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball2_x_reg[3]_i_1/O[1]
                         net (fo=3, routed)           0.000     0.344    updated_ball2_x_reg[3]_i_1_n_6
    SLICE_X55Y0          FDSE                                         r  updated_ball2_x_reg[1]/D
  -------------------------------------------------------------------    -------------------





