#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 09:01:15 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/02_key_led_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/btn_deb_fix.v(line number: 24)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_ctl.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_ctl.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_ctl.v(line number: 24)] Analyzing module key_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v(line number: 24)] Analyzing module key_led_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/led_rgb.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/led_rgb.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/led_rgb.v(line number: 23)] Analyzing module led (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/led_rgb.v successfully.
I: Module "key_led_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.174s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v(line number: 24)] Elaborating module key_led_top
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v(line number: 33)] Elaborating instance key_ctl
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_ctl.v(line number: 24)] Elaborating module key_ctl
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_ctl.v(line number: 36)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/btn_deb_fix.v(line number: 24)] Elaborating module btn_deb_fix
I: Module instance {key_led_top/key_ctl/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0001
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/key_led_rgb_top.v(line number: 40)] Elaborating instance u_led
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/design/led_rgb.v(line number: 23)] Elaborating module led
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.043s wall, 0.016s user + 0.031s system = 0.047s CPU (107.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 09:01:17 2025
Action compile: Peak memory pool usage is 136 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/02_key_led_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/constraint/key_led_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/constraint/key_led_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/constraint/key_led_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/constraint/key_led_test.fdc(line number: 37)] | Port key has been placed at location G14, whose type is share pin.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on key_ctl/u_btn_deb/N29 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.045s wall, 0.016s user + 0.000s system = 0.016s CPU (34.4%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst key_ctl/u_btn_deb/cnt[0][19:0] at 19 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.026s wall, 0.000s user + 0.047s system = 0.047s CPU (177.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.105s wall, 0.094s user + 0.016s system = 0.109s CPU (104.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'key_ctl/u_btn_deb/cnt[0][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.067s wall, 0.062s user + 0.000s system = 0.062s CPU (92.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.012s wall, 0.016s user + 0.016s system = 0.031s CPU (265.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_E                     9 uses
GTP_DFF_R                    44 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      6 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      3 uses
GTP_LUT5                      1 use
GTP_LUT6                     15 uses
GTP_LUT6CARRY                42 uses
GTP_LUT6D                     1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 72 of 17800 (0.40%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 72
Total Registers: 56 of 35600 (0.16%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 6 of 150 (4.00%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 3
  NO              NO                YES                0
  NO              YES               NO                 44
  YES             NO                NO                 9
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'key_led_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to key_led_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov 21 09:01:22 2025
Action synthesize: Peak memory pool usage is 286 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/02_key_led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'key_led_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance key_ctl/btn_deb_1d).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_led/N4_1_1/gateop, insts:24.
I: Infer CARRY group, base inst: key_ctl/u_btn_deb/N13_1_1/gateop, insts:18.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 56       | 35600         | 1                  
| LUT                   | 72       | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 6        | 150           | 4                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'key_led_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 09:01:28 2025
Action dev_map: Peak memory pool usage is 294 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:16s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/02_key_led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 4)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 5)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 6)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 8)] | Port key has been placed at location G14, whose type is share pin.
Executing : def_port {key} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.16 sec
Worst slack after clock region global placement is 17429
Wirelength after clock region global placement is 883 and checksum is E83A146C5851D877.
1st GP placement takes 0.48 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 883 and checksum is E83A146C5851D877.
Pre global placement takes 0.59 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst key_ibuf/opit_1 on IOLHR_16_342.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_312.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14196.
	3 iterations finished.
	Final slack 15346.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 17784
2nd GP placement takes 0.05 sec.

Wirelength after global placement is 362 and checksum is F76901A6D6EF7E17.
Global placement takes 0.05 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 29 LUT6 in collection, pack success:6
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 370 and checksum is 2D3DC60CF5C43268.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14042.
	3 iterations finished.
	Final slack 15264.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17833
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 457 and checksum is FA2CE012115585AE.
Packing LUT6D started.
I: LUT6D pack result: There are 17 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.06 sec.

Phase 4 Legalization started.
The average distance in LP is 3.083333.
Wirelength after legalization is 619 and checksum is 2B67563C7CFAE67B.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17425.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 619 and checksum is 2B67563C7CFAE67B.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17425, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17425, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 619 and checksum is 2B67563C7CFAE67B.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 17425, TNS after placement is 0.
Placement done.
Total placement takes 0.75 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.53 sec.
Setup STE netlist take 5 msec.
Dispose control chain take 1 msec.
Collect const net info take 8 msec.
Total nets for routing: 83.
Total loads for routing: 304.
Direct connect net size: 33
Build all design net take 1 msec.
Worst slack is 17425, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23087692 MB
Route graph total memory: 43.72636223 MB
Route design total memory: 0.60601807 MB
Global routing takes 0.00 sec.
Total 81 subnets.
Unrouted clock nets at iteration 0 (0.001 sec): 0
Total route nets size: 80
Pre route takes 0.074 sec
Unrouted general nets at iteration 2 (MT total route time: 0.012 sec): 65(overused: 271)
Unrouted general nets at iteration 3 (MT total route time: 0.007 sec): 52(overused: 181)
Unrouted general nets at iteration 4 (MT total route time: 0.005 sec): 36(overused: 107)
Unrouted general nets at iteration 5 (MT total route time: 0.003 sec): 27(overused: 74)
Unrouted general nets at iteration 6 (MT total route time: 0.002 sec): 32(overused: 79)
Unrouted general nets at iteration 7 (MT total route time: 0.003 sec): 24(overused: 52)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 15(overused: 31)
Unrouted general nets at iteration 9 (MT total route time: 0.001 sec): 9(overused: 16)
Unrouted general nets at iteration 10 (MT total route time: 0.001 sec): 8(overused: 18)
Unrouted general nets at iteration 11 (MT total route time: 0.000 sec): 3(overused: 6)
Unrouted general nets at iteration 12 (MT total route time: 0.001 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 13 (0.000 sec): 0
Detailed routing takes 0.13 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.06 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 83, route succeed net: 83
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.003 sec
Handle const net take 0.000 sec
Handle route through take 0.001 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 667.
Finish routing takes 0.01 sec.
Total routing takes 0.81 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 21       | 3075          | 1                  
|   FF                        | 49       | 24600         | 1                  
|   LUT                       | 69       | 12300         | 1                  
|   LUT-FF pairs              | 45       | 12300         | 1                  
| Use of CLMS                 | 4        | 1375          | 1                  
|   FF                        | 7        | 11000         | 1                  
|   LUT                       | 7        | 5500          | 1                  
|   LUT-FF pairs              | 5        | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 5        | 3150          | 1                  
| Use of HCKB                 | 1        | 48            | 3                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 6        | 150           | 4                  
|   IOBD                      | 2        | 72            | 3                  
|   IOBS                      | 4        | 78            | 6                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 6        | 150           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'key_led_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:7s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Nov 21 09:01:37 2025
Action pnr: Peak memory pool usage is 911 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:26s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:16s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:17s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/02_key_led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 09:01:45 2025
Action report_timing: Peak memory pool usage is 910 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:35s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:22s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:23s
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/02_key_led_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/generate_bitstream/key_led_top.sbit"
Generate programming file takes 0.562500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 21 09:01:52 2025
Action gen_bit_stream: Peak memory pool usage is 508 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:43s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:28s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:29s
