#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Apr 25 15:30:32 2025
# Process ID: 189755
# Current directory: /home/hieu/Thesis/src/test
# Command line: vivado -mode tcl -source build.tcl
# Log file: /home/hieu/Thesis/src/test/vivado.log
# Journal file: /home/hieu/Thesis/src/test/vivado.jou
# Running On        :DESKTOP-4VU606L
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496.008 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8241 MB
# Swap memory       :2147 MB
# Total Virtual     :10389 MB
# Available Virtual :4673 MB
#-----------------------------------------------------------
source build.tcl
# proc get_all_files {dir pattern} {
#     set files {}
# 
#     foreach f [glob -nocomplain -directory $dir *$pattern] {
#         lappend files $f
#     }
# 
#     # Láº·p qua subdir
#     foreach subdir [glob -nocomplain -directory $dir -types d *] {
#         set sub_files [get_all_files $subdir $pattern]
#         foreach f $sub_files {
#             lappend files $f
#         }
#     }
# 
#     return $files
# }
# create_project sim_project -force ./sim_project -part xcu50-fsvh2104-2-e 
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.082 ; gain = 63.406 ; free physical = 127 ; free virtual = 4132
# set_property source_mgmt_mode None [current_project]
# set_property verilog_define "SIMULATION" [get_filesets sources_1]
# set_property verilog_define "SIMULATION" [get_filesets sim_1]
# set src_dir "/home/hieu/Thesis/src/modules"
# foreach file [get_all_files $src_dir ".v"] {
#     puts "Adding Verilog file: $file"
#     add_files $file
# }
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/median_processing.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/node.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/sorting_network.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/5x5/sort_ascending_5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/7x7/sort_ascending_7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/r4_nird.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/r6_nird.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/ni_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/riu2_mapping.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/r2_nird.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/rd.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/rd_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/ni.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/top_module/top_module_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/top_module/top_module.v
Adding Verilog file: /home/hieu/Thesis/src/modules/top_module/top_module_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/preparation_6.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/line_buffer.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_12_rows_ci.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_8_rows.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_12_rows.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_4_rows.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/preparation.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/line_buffer/line_buffer_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11.v
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/ci_top.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/R4/mrelbp_ci_r4.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/R2/mrelbp_ci_r2.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/R6/mrelbp_ci_r6.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/memory_1.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/sum_cumulative.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/register.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/memory.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/register_en.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/shift_registers.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R4/r4_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R4/r4_patch_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R4/r4_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R2/r2_patch_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R2/r2_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R2/r2_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R6/r6_patch_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R6/r6_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R6/r6_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/interpolation_module/interpolation_R_x.v
Adding Verilog file: /home/hieu/Thesis/src/modules/output_module/joint_histogram_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/output_module/joint_histogram.v
Adding Verilog file: /home/hieu/Thesis/src/modules/output_module/joint_histogram_controller.v
# set tb_dir "/home/hieu/Thesis/src/test_benches/functional_sv"
# foreach file [get_all_files $tb_dir ".sv"] {
#     puts "Adding TB SV file: $file"
#     add_files $file
# }
# update_compile_order -fileset sources_1
# set_property top top_module_tb [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/Thesis/src/test/sim_project/sim_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/Thesis/src/test/sim_project/sim_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_module_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/line_buffer/line_buffer_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/preparation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preparation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/median_processing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_processing
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module node
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/sorting_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_network
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_3x3_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/5x5/sort_ascending_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_ascending_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_5x5_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/7x7/sort_ascending_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_ascending_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_7x7_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/r4_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_nird
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/r6_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_nird
WARNING: [VRFC 10-9157] macro 'CYCLE_DELAY' is redefined [/home/hieu/Thesis/src/modules/ni_rd/r6_nird.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/ni_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ni_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/riu2_mapping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riu2_mapping
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/r2_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_nird
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/rd_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/ni_rd/ni.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ni
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/top_module/top_module_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module__datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/top_module/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/top_module/top_module_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module__controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/preparation_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preparation_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/buffer_12_rows_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/buffer_8_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_8_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/buffer_12_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/buffer_4_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_4_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/mrelbp_ci/ci_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ci_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/mrelbp_ci/R4/mrelbp_ci_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/mrelbp_ci/R2/mrelbp_ci_r2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/mrelbp_ci/R6/mrelbp_ci_r6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/memory_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/sum_cumulative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_cumulative
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/register_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R4/r4_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R4/r4_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R4/r4_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R2/r2_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R2/r2_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R2/r2_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R6/r6_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R6/r6_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/common/R6/r6_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_calc
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:24]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:32]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:42]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:51]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:59]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:67]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:77]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:86]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:94]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:102]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:112]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:121]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:130]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:138]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:149]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:158]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:166]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:174]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:184]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:193]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:201]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:209]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:219]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:228]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:236]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:244]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:254]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v:263]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/interpolation_module/interpolation_R_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_R_x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/output_module/joint_histogram_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/output_module/joint_histogram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/modules/output_module/joint_histogram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/Thesis/src/test/sim_project/sim_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/Thesis/src/test/sim_project/sim_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d SIMULATION= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/hieu/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d SIMULATION= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.top_module_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/Thesis/src/test/sim_project/sim_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/hieu/Thesis/src/test/sim_project/sim_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "build.tcl" line 46)
