Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4367553199a2417ca92d20a5d801ec22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot singlecycle_tb_func_impl xil_defaultlib.singlecycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.D_Trigger
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.Inst_mem_1
Compiling module xil_defaultlib.Inst_mem_1_HD19
Compiling module xil_defaultlib.Inst_mem_1_HD23
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4(INIT=16'b0111111110000000)
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Inst_mem_1_HD27
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.DataRoad
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.singlecycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot singlecycle_tb_func_impl
