// Seed: 1460194514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_5;
  reg  id_6;
  assign module_1.id_5 = 0;
  always_latch id_6 <= 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    output wire id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    output tri0 id_15
);
  assign id_14 = 1;
  wire id_17, id_18, id_19, id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_17
  );
  wire id_21, id_22, id_23, id_24, id_25;
endmodule
