{
  "processor": "IBM RS64",
  "manufacturer": "IBM",
  "year": 1994,
  "schema_version": "1.0",
  "source": "RS64 documentation",
  "instruction_count": 28,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x7C000214", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add; 64-bit POWER/PowerPC convergence"},
    {"mnemonic": "ADDI", "opcode": "0x38000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate"},
    {"mnemonic": "SUBF", "opcode": "0x7C000050", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract from"},
    {"mnemonic": "AND", "opcode": "0x7C000038", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND registers"},
    {"mnemonic": "OR", "opcode": "0x7C000378", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR registers"},
    {"mnemonic": "XOR", "opcode": "0x7C000278", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR registers"},
    {"mnemonic": "SLD", "opcode": "0x7C000036", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left doubleword (64-bit)"},
    {"mnemonic": "SRD", "opcode": "0x7C000436", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right doubleword"},
    {"mnemonic": "LD", "opcode": "0xE8000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load doubleword (64-bit)"},
    {"mnemonic": "LWZ", "opcode": "0x80000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load word and zero"},
    {"mnemonic": "STD", "opcode": "0xF8000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "STW", "opcode": "0x90000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "B", "opcode": "0x48000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch"},
    {"mnemonic": "BL", "opcode": "0x48000001", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "LR", "notes": "Branch and link"},
    {"mnemonic": "BC", "opcode": "0x40000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch conditional"},
    {"mnemonic": "BLR", "opcode": "0x4E800020", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch to link register"},
    {"mnemonic": "MULLD", "opcode": "0x7C0001D2", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply low doubleword; 2-5 cycles"},
    {"mnemonic": "MULLW", "opcode": "0x7C0001D6", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply low word"},
    {"mnemonic": "DIVD", "opcode": "0x7C0003D2", "bytes": 4, "cycles": 10, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide doubleword; 10-20 cycles"},
    {"mnemonic": "DIVW", "opcode": "0x7C0003D6", "bytes": 4, "cycles": 10, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide word"},
    {"mnemonic": "FADD", "opcode": "0xFC00002A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP add"},
    {"mnemonic": "FSUB", "opcode": "0xFC000028", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP subtract"},
    {"mnemonic": "FMUL", "opcode": "0xFC000032", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply"},
    {"mnemonic": "FDIV", "opcode": "0xFC000024", "bytes": 4, "cycles": 10, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP divide"},
    {"mnemonic": "FMADD", "opcode": "0xFC00003A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply-add"},
    {"mnemonic": "CMP", "opcode": "0x7C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR", "notes": "Compare"},
    {"mnemonic": "NOP", "opcode": "0x60000000", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "SYNC", "opcode": "0x7C0004AC", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Synchronize"}
  ]
}
