ARM GAS  C:\usertemp\ccpB16GR.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"tim.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/tim.c"
  21              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  22              		.align	1
  23              		.global	HAL_TIM_Base_MspInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_TIM_Base_MspInit:
  29              	.LVL0:
  30              	.LFB158:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
ARM GAS  C:\usertemp\ccpB16GR.s 			page 2


  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 2000-1;
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim1.Init.Period = 99;
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 80;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  C:\usertemp\ccpB16GR.s 			page 3


  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  96:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 103:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c **** }
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 108:Core/Src/tim.c **** {
  31              		.loc 1 108 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  36              		.loc 1 110 3 view .LVU1
  37              		.loc 1 110 20 is_stmt 0 view .LVU2
  38 0000 0268     		ldr	r2, [r0]
  39              		.loc 1 110 5 view .LVU3
  40 0002 0A4B     		ldr	r3, .L8
  41 0004 9A42     		cmp	r2, r3
  42 0006 00D0     		beq	.L7
  43 0008 7047     		bx	lr
  44              	.L7:
 108:Core/Src/tim.c **** 
  45              		.loc 1 108 1 view .LVU4
  46 000a 82B0     		sub	sp, sp, #8
  47              	.LCFI0:
  48              		.cfi_def_cfa_offset 8
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 115:Core/Src/tim.c ****     /* TIM1 clock enable */
 116:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  49              		.loc 1 116 5 is_stmt 1 view .LVU5
  50              	.LBB2:
  51              		.loc 1 116 5 view .LVU6
  52              		.loc 1 116 5 view .LVU7
  53 000c 084B     		ldr	r3, .L8+4
  54 000e D3F8A420 		ldr	r2, [r3, #164]
  55 0012 42F40062 		orr	r2, r2, #2048
ARM GAS  C:\usertemp\ccpB16GR.s 			page 4


  56 0016 C3F8A420 		str	r2, [r3, #164]
  57              		.loc 1 116 5 view .LVU8
  58 001a D3F8A430 		ldr	r3, [r3, #164]
  59 001e 03F40063 		and	r3, r3, #2048
  60 0022 0193     		str	r3, [sp, #4]
  61              		.loc 1 116 5 view .LVU9
  62 0024 019B     		ldr	r3, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 116 5 discriminator 1 view .LVU10
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 120:Core/Src/tim.c ****   }
 121:Core/Src/tim.c **** }
  65              		.loc 1 121 1 is_stmt 0 view .LVU11
  66 0026 02B0     		add	sp, sp, #8
  67              	.LCFI1:
  68              		.cfi_def_cfa_offset 0
  69              		@ sp needed
  70 0028 7047     		bx	lr
  71              	.L9:
  72 002a 00BF     		.align	2
  73              	.L8:
  74 002c 002C0140 		.word	1073818624
  75 0030 000C0246 		.word	1174539264
  76              		.cfi_endproc
  77              	.LFE158:
  79              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_MspPostInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_TIM_MspPostInit:
  87              	.LVL1:
  88              	.LFB159:
 122:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 123:Core/Src/tim.c **** {
  89              		.loc 1 123 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 24
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 123 1 is_stmt 0 view .LVU13
  94 0000 00B5     		push	{lr}
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 14, -4
  98 0002 87B0     		sub	sp, sp, #28
  99              	.LCFI3:
 100              		.cfi_def_cfa_offset 32
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 125 3 is_stmt 1 view .LVU14
 102              		.loc 1 125 20 is_stmt 0 view .LVU15
 103 0004 0023     		movs	r3, #0
 104 0006 0193     		str	r3, [sp, #4]
 105 0008 0293     		str	r3, [sp, #8]
ARM GAS  C:\usertemp\ccpB16GR.s 			page 5


 106 000a 0393     		str	r3, [sp, #12]
 107 000c 0493     		str	r3, [sp, #16]
 108 000e 0593     		str	r3, [sp, #20]
 126:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 109              		.loc 1 126 3 is_stmt 1 view .LVU16
 110              		.loc 1 126 15 is_stmt 0 view .LVU17
 111 0010 0268     		ldr	r2, [r0]
 112              		.loc 1 126 5 view .LVU18
 113 0012 0F4B     		ldr	r3, .L14
 114 0014 9A42     		cmp	r2, r3
 115 0016 02D0     		beq	.L13
 116              	.LVL2:
 117              	.L10:
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 133:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 134:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 135:Core/Src/tim.c ****     */
 136:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 137:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 138:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 139:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 141:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c **** }
 118              		.loc 1 148 1 view .LVU19
 119 0018 07B0     		add	sp, sp, #28
 120              	.LCFI4:
 121              		.cfi_remember_state
 122              		.cfi_def_cfa_offset 4
 123              		@ sp needed
 124 001a 5DF804FB 		ldr	pc, [sp], #4
 125              	.LVL3:
 126              	.L13:
 127              	.LCFI5:
 128              		.cfi_restore_state
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 129              		.loc 1 132 5 is_stmt 1 view .LVU20
 130              	.LBB3:
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 131              		.loc 1 132 5 view .LVU21
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 132              		.loc 1 132 5 view .LVU22
 133 001e 0D4B     		ldr	r3, .L14+4
 134 0020 D3F88C20 		ldr	r2, [r3, #140]
 135 0024 42F01002 		orr	r2, r2, #16
 136 0028 C3F88C20 		str	r2, [r3, #140]
ARM GAS  C:\usertemp\ccpB16GR.s 			page 6


 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 137              		.loc 1 132 5 view .LVU23
 138 002c D3F88C30 		ldr	r3, [r3, #140]
 139 0030 03F01003 		and	r3, r3, #16
 140 0034 0093     		str	r3, [sp]
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 141              		.loc 1 132 5 view .LVU24
 142 0036 009B     		ldr	r3, [sp]
 143              	.LBE3:
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 144              		.loc 1 132 5 view .LVU25
 136:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 145              		.loc 1 136 5 view .LVU26
 136:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 146              		.loc 1 136 25 is_stmt 0 view .LVU27
 147 0038 4FF40073 		mov	r3, #512
 148 003c 0193     		str	r3, [sp, #4]
 137:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149              		.loc 1 137 5 is_stmt 1 view .LVU28
 137:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 137 26 is_stmt 0 view .LVU29
 151 003e 0223     		movs	r3, #2
 152 0040 0293     		str	r3, [sp, #8]
 138:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153              		.loc 1 138 5 is_stmt 1 view .LVU30
 139:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 154              		.loc 1 139 5 view .LVU31
 140:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 155              		.loc 1 140 5 view .LVU32
 140:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 156              		.loc 1 140 31 is_stmt 0 view .LVU33
 157 0042 0123     		movs	r3, #1
 158 0044 0593     		str	r3, [sp, #20]
 141:Core/Src/tim.c **** 
 159              		.loc 1 141 5 is_stmt 1 view .LVU34
 160 0046 01A9     		add	r1, sp, #4
 161 0048 0348     		ldr	r0, .L14+8
 162              	.LVL4:
 141:Core/Src/tim.c **** 
 163              		.loc 1 141 5 is_stmt 0 view .LVU35
 164 004a FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL5:
 166              		.loc 1 148 1 view .LVU36
 167 004e E3E7     		b	.L10
 168              	.L15:
 169              		.align	2
 170              	.L14:
 171 0050 002C0140 		.word	1073818624
 172 0054 000C0246 		.word	1174539264
 173 0058 00100242 		.word	1107431424
 174              		.cfi_endproc
 175              	.LFE159:
 177              		.section	.text.MX_TIM1_Init,"ax",%progbits
 178              		.align	1
 179              		.global	MX_TIM1_Init
 180              		.syntax unified
 181              		.thumb
ARM GAS  C:\usertemp\ccpB16GR.s 			page 7


 182              		.thumb_func
 184              	MX_TIM1_Init:
 185              	.LFB157:
  31:Core/Src/tim.c **** 
 186              		.loc 1 31 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 112
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190 0000 10B5     		push	{r4, lr}
 191              	.LCFI6:
 192              		.cfi_def_cfa_offset 8
 193              		.cfi_offset 4, -8
 194              		.cfi_offset 14, -4
 195 0002 9CB0     		sub	sp, sp, #112
 196              	.LCFI7:
 197              		.cfi_def_cfa_offset 120
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 198              		.loc 1 37 3 view .LVU38
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 199              		.loc 1 37 26 is_stmt 0 view .LVU39
 200 0004 0024     		movs	r4, #0
 201 0006 1894     		str	r4, [sp, #96]
 202 0008 1994     		str	r4, [sp, #100]
 203 000a 1A94     		str	r4, [sp, #104]
 204 000c 1B94     		str	r4, [sp, #108]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 205              		.loc 1 38 3 is_stmt 1 view .LVU40
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 206              		.loc 1 38 27 is_stmt 0 view .LVU41
 207 000e 1594     		str	r4, [sp, #84]
 208 0010 1694     		str	r4, [sp, #88]
 209 0012 1794     		str	r4, [sp, #92]
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 210              		.loc 1 39 3 is_stmt 1 view .LVU42
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 211              		.loc 1 39 22 is_stmt 0 view .LVU43
 212 0014 0E94     		str	r4, [sp, #56]
 213 0016 0F94     		str	r4, [sp, #60]
 214 0018 1094     		str	r4, [sp, #64]
 215 001a 1194     		str	r4, [sp, #68]
 216 001c 1294     		str	r4, [sp, #72]
 217 001e 1394     		str	r4, [sp, #76]
 218 0020 1494     		str	r4, [sp, #80]
  40:Core/Src/tim.c **** 
 219              		.loc 1 40 3 is_stmt 1 view .LVU44
  40:Core/Src/tim.c **** 
 220              		.loc 1 40 34 is_stmt 0 view .LVU45
 221 0022 3422     		movs	r2, #52
 222 0024 2146     		mov	r1, r4
 223 0026 01A8     		add	r0, sp, #4
 224 0028 FFF7FEFF 		bl	memset
 225              	.LVL6:
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 2000-1;
 226              		.loc 1 45 3 is_stmt 1 view .LVU46
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 2000-1;
 227              		.loc 1 45 18 is_stmt 0 view .LVU47
 228 002c 3248     		ldr	r0, .L30
ARM GAS  C:\usertemp\ccpB16GR.s 			page 8


 229 002e 334B     		ldr	r3, .L30+4
 230 0030 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 231              		.loc 1 46 3 is_stmt 1 view .LVU48
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 232              		.loc 1 46 24 is_stmt 0 view .LVU49
 233 0032 40F2CF73 		movw	r3, #1999
 234 0036 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.Period = 99;
 235              		.loc 1 47 3 is_stmt 1 view .LVU50
  47:Core/Src/tim.c ****   htim1.Init.Period = 99;
 236              		.loc 1 47 26 is_stmt 0 view .LVU51
 237 0038 8460     		str	r4, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 238              		.loc 1 48 3 is_stmt 1 view .LVU52
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 239              		.loc 1 48 21 is_stmt 0 view .LVU53
 240 003a 6323     		movs	r3, #99
 241 003c C360     		str	r3, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 242              		.loc 1 49 3 is_stmt 1 view .LVU54
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 243              		.loc 1 49 28 is_stmt 0 view .LVU55
 244 003e 0461     		str	r4, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 245              		.loc 1 50 3 is_stmt 1 view .LVU56
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 246              		.loc 1 50 32 is_stmt 0 view .LVU57
 247 0040 4461     		str	r4, [r0, #20]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 248              		.loc 1 51 3 is_stmt 1 view .LVU58
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 249              		.loc 1 51 32 is_stmt 0 view .LVU59
 250 0042 8461     		str	r4, [r0, #24]
  52:Core/Src/tim.c ****   {
 251              		.loc 1 52 3 is_stmt 1 view .LVU60
  52:Core/Src/tim.c ****   {
 252              		.loc 1 52 7 is_stmt 0 view .LVU61
 253 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 254              	.LVL7:
  52:Core/Src/tim.c ****   {
 255              		.loc 1 52 6 discriminator 1 view .LVU62
 256 0048 0028     		cmp	r0, #0
 257 004a 42D1     		bne	.L24
 258              	.L17:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 259              		.loc 1 56 3 is_stmt 1 view .LVU63
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 260              		.loc 1 56 34 is_stmt 0 view .LVU64
 261 004c 4FF48053 		mov	r3, #4096
 262 0050 1893     		str	r3, [sp, #96]
  57:Core/Src/tim.c ****   {
 263              		.loc 1 57 3 is_stmt 1 view .LVU65
  57:Core/Src/tim.c ****   {
 264              		.loc 1 57 7 is_stmt 0 view .LVU66
 265 0052 18A9     		add	r1, sp, #96
 266 0054 2848     		ldr	r0, .L30
ARM GAS  C:\usertemp\ccpB16GR.s 			page 9


 267 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 268              	.LVL8:
  57:Core/Src/tim.c ****   {
 269              		.loc 1 57 6 discriminator 1 view .LVU67
 270 005a 0028     		cmp	r0, #0
 271 005c 3CD1     		bne	.L25
 272              	.L18:
  61:Core/Src/tim.c ****   {
 273              		.loc 1 61 3 is_stmt 1 view .LVU68
  61:Core/Src/tim.c ****   {
 274              		.loc 1 61 7 is_stmt 0 view .LVU69
 275 005e 2648     		ldr	r0, .L30
 276 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 277              	.LVL9:
  61:Core/Src/tim.c ****   {
 278              		.loc 1 61 6 discriminator 1 view .LVU70
 279 0064 0028     		cmp	r0, #0
 280 0066 3AD1     		bne	.L26
 281              	.L19:
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 282              		.loc 1 65 3 is_stmt 1 view .LVU71
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 283              		.loc 1 65 37 is_stmt 0 view .LVU72
 284 0068 0023     		movs	r3, #0
 285 006a 1593     		str	r3, [sp, #84]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 286              		.loc 1 66 3 is_stmt 1 view .LVU73
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 287              		.loc 1 66 38 is_stmt 0 view .LVU74
 288 006c 1693     		str	r3, [sp, #88]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 289              		.loc 1 67 3 is_stmt 1 view .LVU75
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 290              		.loc 1 67 33 is_stmt 0 view .LVU76
 291 006e 1793     		str	r3, [sp, #92]
  68:Core/Src/tim.c ****   {
 292              		.loc 1 68 3 is_stmt 1 view .LVU77
  68:Core/Src/tim.c ****   {
 293              		.loc 1 68 7 is_stmt 0 view .LVU78
 294 0070 15A9     		add	r1, sp, #84
 295 0072 2148     		ldr	r0, .L30
 296 0074 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 297              	.LVL10:
  68:Core/Src/tim.c ****   {
 298              		.loc 1 68 6 discriminator 1 view .LVU79
 299 0078 0028     		cmp	r0, #0
 300 007a 33D1     		bne	.L27
 301              	.L20:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 80;
 302              		.loc 1 72 3 is_stmt 1 view .LVU80
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 80;
 303              		.loc 1 72 20 is_stmt 0 view .LVU81
 304 007c 6023     		movs	r3, #96
 305 007e 0E93     		str	r3, [sp, #56]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 306              		.loc 1 73 3 is_stmt 1 view .LVU82
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\usertemp\ccpB16GR.s 			page 10


 307              		.loc 1 73 19 is_stmt 0 view .LVU83
 308 0080 5023     		movs	r3, #80
 309 0082 0F93     		str	r3, [sp, #60]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 310              		.loc 1 74 3 is_stmt 1 view .LVU84
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 311              		.loc 1 74 24 is_stmt 0 view .LVU85
 312 0084 0022     		movs	r2, #0
 313 0086 1092     		str	r2, [sp, #64]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 314              		.loc 1 75 3 is_stmt 1 view .LVU86
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 315              		.loc 1 75 25 is_stmt 0 view .LVU87
 316 0088 1192     		str	r2, [sp, #68]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 317              		.loc 1 76 3 is_stmt 1 view .LVU88
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 318              		.loc 1 76 24 is_stmt 0 view .LVU89
 319 008a 1292     		str	r2, [sp, #72]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 320              		.loc 1 77 3 is_stmt 1 view .LVU90
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 321              		.loc 1 77 25 is_stmt 0 view .LVU91
 322 008c 1392     		str	r2, [sp, #76]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 323              		.loc 1 78 3 is_stmt 1 view .LVU92
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 324              		.loc 1 78 26 is_stmt 0 view .LVU93
 325 008e 1492     		str	r2, [sp, #80]
  79:Core/Src/tim.c ****   {
 326              		.loc 1 79 3 is_stmt 1 view .LVU94
  79:Core/Src/tim.c ****   {
 327              		.loc 1 79 7 is_stmt 0 view .LVU95
 328 0090 0EA9     		add	r1, sp, #56
 329 0092 1948     		ldr	r0, .L30
 330 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 331              	.LVL11:
  79:Core/Src/tim.c ****   {
 332              		.loc 1 79 6 discriminator 1 view .LVU96
 333 0098 38BB     		cbnz	r0, .L28
 334              	.L21:
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 335              		.loc 1 83 3 is_stmt 1 view .LVU97
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 336              		.loc 1 83 40 is_stmt 0 view .LVU98
 337 009a 0023     		movs	r3, #0
 338 009c 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 339              		.loc 1 84 3 is_stmt 1 view .LVU99
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 340              		.loc 1 84 41 is_stmt 0 view .LVU100
 341 009e 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 342              		.loc 1 85 3 is_stmt 1 view .LVU101
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 343              		.loc 1 85 34 is_stmt 0 view .LVU102
 344 00a0 0393     		str	r3, [sp, #12]
ARM GAS  C:\usertemp\ccpB16GR.s 			page 11


  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 345              		.loc 1 86 3 is_stmt 1 view .LVU103
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 346              		.loc 1 86 33 is_stmt 0 view .LVU104
 347 00a2 0493     		str	r3, [sp, #16]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 348              		.loc 1 87 3 is_stmt 1 view .LVU105
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 349              		.loc 1 87 35 is_stmt 0 view .LVU106
 350 00a4 0593     		str	r3, [sp, #20]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 351              		.loc 1 88 3 is_stmt 1 view .LVU107
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 352              		.loc 1 88 38 is_stmt 0 view .LVU108
 353 00a6 4FF40052 		mov	r2, #8192
 354 00aa 0692     		str	r2, [sp, #24]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 355              		.loc 1 89 3 is_stmt 1 view .LVU109
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 356              		.loc 1 89 36 is_stmt 0 view .LVU110
 357 00ac 0793     		str	r3, [sp, #28]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 358              		.loc 1 90 3 is_stmt 1 view .LVU111
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 359              		.loc 1 90 36 is_stmt 0 view .LVU112
 360 00ae 0893     		str	r3, [sp, #32]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 361              		.loc 1 91 3 is_stmt 1 view .LVU113
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 362              		.loc 1 91 36 is_stmt 0 view .LVU114
 363 00b0 0993     		str	r3, [sp, #36]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 364              		.loc 1 92 3 is_stmt 1 view .LVU115
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 365              		.loc 1 92 39 is_stmt 0 view .LVU116
 366 00b2 4FF00072 		mov	r2, #33554432
 367 00b6 0A92     		str	r2, [sp, #40]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 368              		.loc 1 93 3 is_stmt 1 view .LVU117
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 369              		.loc 1 93 37 is_stmt 0 view .LVU118
 370 00b8 0B93     		str	r3, [sp, #44]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 371              		.loc 1 94 3 is_stmt 1 view .LVU119
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 372              		.loc 1 94 37 is_stmt 0 view .LVU120
 373 00ba 0C93     		str	r3, [sp, #48]
  95:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 374              		.loc 1 95 3 is_stmt 1 view .LVU121
  95:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 375              		.loc 1 95 40 is_stmt 0 view .LVU122
 376 00bc 0D93     		str	r3, [sp, #52]
  96:Core/Src/tim.c ****   {
 377              		.loc 1 96 3 is_stmt 1 view .LVU123
  96:Core/Src/tim.c ****   {
 378              		.loc 1 96 7 is_stmt 0 view .LVU124
 379 00be 01A9     		add	r1, sp, #4
ARM GAS  C:\usertemp\ccpB16GR.s 			page 12


 380 00c0 0D48     		ldr	r0, .L30
 381 00c2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 382              	.LVL12:
  96:Core/Src/tim.c ****   {
 383              		.loc 1 96 6 discriminator 1 view .LVU125
 384 00c6 98B9     		cbnz	r0, .L29
 385              	.L22:
 103:Core/Src/tim.c **** 
 386              		.loc 1 103 3 is_stmt 1 view .LVU126
 387 00c8 0B48     		ldr	r0, .L30
 388 00ca FFF7FEFF 		bl	HAL_TIM_MspPostInit
 389              	.LVL13:
 105:Core/Src/tim.c **** 
 390              		.loc 1 105 1 is_stmt 0 view .LVU127
 391 00ce 1CB0     		add	sp, sp, #112
 392              	.LCFI8:
 393              		.cfi_remember_state
 394              		.cfi_def_cfa_offset 8
 395              		@ sp needed
 396 00d0 10BD     		pop	{r4, pc}
 397              	.L24:
 398              	.LCFI9:
 399              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 400              		.loc 1 54 5 is_stmt 1 view .LVU128
 401 00d2 FFF7FEFF 		bl	Error_Handler
 402              	.LVL14:
 403 00d6 B9E7     		b	.L17
 404              	.L25:
  59:Core/Src/tim.c ****   }
 405              		.loc 1 59 5 view .LVU129
 406 00d8 FFF7FEFF 		bl	Error_Handler
 407              	.LVL15:
 408 00dc BFE7     		b	.L18
 409              	.L26:
  63:Core/Src/tim.c ****   }
 410              		.loc 1 63 5 view .LVU130
 411 00de FFF7FEFF 		bl	Error_Handler
 412              	.LVL16:
 413 00e2 C1E7     		b	.L19
 414              	.L27:
  70:Core/Src/tim.c ****   }
 415              		.loc 1 70 5 view .LVU131
 416 00e4 FFF7FEFF 		bl	Error_Handler
 417              	.LVL17:
 418 00e8 C8E7     		b	.L20
 419              	.L28:
  81:Core/Src/tim.c ****   }
 420              		.loc 1 81 5 view .LVU132
 421 00ea FFF7FEFF 		bl	Error_Handler
 422              	.LVL18:
 423 00ee D4E7     		b	.L21
 424              	.L29:
  98:Core/Src/tim.c ****   }
 425              		.loc 1 98 5 view .LVU133
 426 00f0 FFF7FEFF 		bl	Error_Handler
 427              	.LVL19:
ARM GAS  C:\usertemp\ccpB16GR.s 			page 13


 428 00f4 E8E7     		b	.L22
 429              	.L31:
 430 00f6 00BF     		.align	2
 431              	.L30:
 432 00f8 00000000 		.word	htim1
 433 00fc 002C0140 		.word	1073818624
 434              		.cfi_endproc
 435              	.LFE157:
 437              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 438              		.align	1
 439              		.global	HAL_TIM_Base_MspDeInit
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 444              	HAL_TIM_Base_MspDeInit:
 445              	.LVL20:
 446              	.LFB160:
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 151:Core/Src/tim.c **** {
 447              		.loc 1 151 1 view -0
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 452              		.loc 1 153 3 view .LVU135
 453              		.loc 1 153 20 is_stmt 0 view .LVU136
 454 0000 0268     		ldr	r2, [r0]
 455              		.loc 1 153 5 view .LVU137
 456 0002 064B     		ldr	r3, .L35
 457 0004 9A42     		cmp	r2, r3
 458 0006 00D0     		beq	.L34
 459              	.L32:
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 158:Core/Src/tim.c ****     /* Peripheral clock disable */
 159:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c **** }
 460              		.loc 1 164 1 view .LVU138
 461 0008 7047     		bx	lr
 462              	.L34:
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 463              		.loc 1 159 5 is_stmt 1 view .LVU139
 464 000a 054A     		ldr	r2, .L35+4
 465 000c D2F8A430 		ldr	r3, [r2, #164]
 466 0010 23F40063 		bic	r3, r3, #2048
 467 0014 C2F8A430 		str	r3, [r2, #164]
 468              		.loc 1 164 1 is_stmt 0 view .LVU140
 469 0018 F6E7     		b	.L32
ARM GAS  C:\usertemp\ccpB16GR.s 			page 14


 470              	.L36:
 471 001a 00BF     		.align	2
 472              	.L35:
 473 001c 002C0140 		.word	1073818624
 474 0020 000C0246 		.word	1174539264
 475              		.cfi_endproc
 476              	.LFE160:
 478              		.global	htim1
 479              		.section	.bss.htim1,"aw",%nobits
 480              		.align	2
 483              	htim1:
 484 0000 00000000 		.space	76
 484      00000000 
 484      00000000 
 484      00000000 
 484      00000000 
 485              		.text
 486              	.Letext0:
 487              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 488              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 489              		.file 4 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 490              		.file 5 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 491              		.file 6 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_gpio.h"
 492              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma.h"
 493              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma_ex.h"
 494              		.file 9 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_tim.h"
 495              		.file 10 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_tim_ex.h"
 496              		.file 11 "Core/Inc/tim.h"
 497              		.file 12 "Core/Inc/main.h"
 498              		.file 13 "<built-in>"
ARM GAS  C:\usertemp\ccpB16GR.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\usertemp\ccpB16GR.s:22     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\usertemp\ccpB16GR.s:28     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\usertemp\ccpB16GR.s:74     .text.HAL_TIM_Base_MspInit:0000002c $d
C:\usertemp\ccpB16GR.s:80     .text.HAL_TIM_MspPostInit:00000000 $t
C:\usertemp\ccpB16GR.s:86     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\usertemp\ccpB16GR.s:171    .text.HAL_TIM_MspPostInit:00000050 $d
C:\usertemp\ccpB16GR.s:178    .text.MX_TIM1_Init:00000000 $t
C:\usertemp\ccpB16GR.s:184    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\usertemp\ccpB16GR.s:432    .text.MX_TIM1_Init:000000f8 $d
C:\usertemp\ccpB16GR.s:483    .bss.htim1:00000000 htim1
C:\usertemp\ccpB16GR.s:438    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\usertemp\ccpB16GR.s:444    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\usertemp\ccpB16GR.s:473    .text.HAL_TIM_Base_MspDeInit:0000001c $d
C:\usertemp\ccpB16GR.s:480    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
