// Seed: 2497356780
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  tri0  id_4
    , id_7,
    output uwire id_5
);
  assign id_3 = 1'b0 + id_7;
  logic [7:0] id_8;
  assign id_8[1 : 1'b0] = (id_2);
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output wire id_3,
    output tri0 id_4,
    output wor id_5,
    input wand id_6,
    input tri0 id_7,
    output uwire id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    output tri id_12,
    output uwire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    input wand id_17,
    output supply1 id_18,
    input tri1 id_19,
    input tri0 id_20,
    output tri1 id_21
);
  wor id_23 = id_10 <-> id_7;
  module_0 modCall_1 (
      id_18,
      id_21,
      id_19,
      id_12,
      id_11,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
