!SESSION 2024-10-02 09:32:20.585 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdx.cmdline.service 46081
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdx.cmdline.service 46081 -data /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project

!ENTRY org.eclipse.osgi 4 0 2024-10-02 09:32:20.820
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-02 09:32:20.838
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.cdt.core 1 0 2024-10-02 09:32:22.377
!MESSAGE Indexed 'psd_fpga_platform' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.463
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.474
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.501
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.630
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.642
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.647
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.703
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss -arch {}], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.708
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.943
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode batch], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:27.946
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode batch], Result: [null, ]. Thread: Thread-28

!ENTRY org.eclipse.cdt.core 1 0 2024-10-02 09:32:28.076
!MESSAGE Indexed 'psd_fpga_app_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.084
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss ], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.088
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss ], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.090
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.093
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.703
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.706
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.709
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_ENDIANNESS], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.711
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.713
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_BARREL], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.716
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.718
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.720
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.722
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_DIV], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.725
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_DIV], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.727
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_FPU], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.729
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.731
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_HW_MUL], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.734
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 1]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.743
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.745
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.750
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.888
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.890
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.892
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.896
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.901
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.903
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.906
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.908
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.910
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, {}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.912
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.915
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, axi_fifo_mm_s_0 axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_iic_0 axi_timer_0 axi_uart16550_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.917
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.920
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, {"axi_fifo_mm_s_0": {"name": "llfifo",
"ver": "5.6",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.10",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.10",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.10",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.10",
},
"axi_iic_0": {"name": "iic",
"ver": "3.10",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.11",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.9",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.17",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.9",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.9",
},
"microblaze_0": {"name": "cpu",
"ver": "2.18",
},
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.922
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.960
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"version": "4.3",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"llfifo_v5_6": {"name": "llfifo",
"version": "5.6",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/llfifo_v5_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_10": {"name": "gpio",
"version": "4.10",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_10": {"name": "gpio",
"version": "4.10",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_10": {"name": "gpio",
"version": "4.10",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_10": {"name": "gpio",
"version": "4.10",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_iic_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iic_v3_10": {"name": "iic",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"tmrctr_v4_11": {"name": "tmrctr",
"version": "4.11",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uart16550_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartns550_v3_9": {"name": "uartns550",
"version": "3.9",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartns550_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"clk_wiz_v1_6": {"name": "clk_wiz",
"version": "1.6",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_9": {"name": "uartlite",
"version": "3.9",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_riscv_v1_0": {"name": "cpu_riscv",
"version": "1.0",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_riscv_v1_0",
"compilerflags": "",
"linkerflags": "",
},
"cpu_v2_18": {"name": "cpu",
"version": "2.18",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"intc_v3_17": {"name": "intc",
"version": "3.17",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_9": {"name": "bram",
"version": "4.9",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_9": {"name": "bram",
"version": "4.9",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "/tools/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.963
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.966
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.968
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:28.971
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, {}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.000
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.002
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.005
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.007
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.009
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss -app hello_world -processor microblaze_0 -os standalone -dir /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/src], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.059
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss -app hello_world -processor microblaze_0 -os standalone -dir /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/src], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.099
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.130
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.133
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.136
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Wed Oct  2 09:20:53 2024",
"vivado_version": "2023.2",
"part": "xc7a35tcsg324-2",
}]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.166
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:32:29.169
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_app/system.mss], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 09:32:29.192
!MESSAGE Generating MD5 hash for file: /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2024-10-02 09:32:29.314
!MESSAGE Indexed 'psd_fpga_app' (2 sources, 35 headers) in 0.072 sec: 1,081 declarations; 1,690 references; 3 unresolved inclusions; 0 syntax errors; 1 unresolved names (0.036%)

!ENTRY org.eclipse.core.resources 2 10035 2024-10-02 09:32:29.476
!MESSAGE The workspace will exit with unsaved changes in this session.
!SESSION 2024-10-02 09:32:59.354 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data ./psd_fpga.sw

!ENTRY org.eclipse.osgi 4 0 2024-10-02 09:32:59.637
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-02 09:32:59.651
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.core.resources 2 10035 2024-10-02 09:33:00.148
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.ui 4 4 2024-10-02 09:33:02.559
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 09:33:03.085
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 09:33:03.088
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 09:33:03.091
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.220
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.223
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.226
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.229
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.263
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.266
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.269
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.273
!MESSAGE XSCT Command: [setws /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.276
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:03.279
!MESSAGE XSCT command with result: [setws /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project], Result: [null, ]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.471
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.592
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.599
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.603
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.606
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.609
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 09:33:25.611
!MESSAGE Generating MD5 hash for file: /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.618
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:25.621
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:27.078
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 09:33:27.084
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-3: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 09:33:27.306
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY org.eclipse.e4.ui.workbench 4 0 2024-10-02 09:35:51.331
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:907)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:900)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:907)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.ui.internal.WorkbenchWindow.hardClose(WorkbenchWindow.java:2117)
	at org.eclipse.ui.internal.WorkbenchWindow.busyClose(WorkbenchWindow.java:1748)
	at org.eclipse.ui.internal.WorkbenchWindow.lambda$3(WorkbenchWindow.java:1773)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:72)
	at org.eclipse.ui.internal.WorkbenchWindow.close(WorkbenchWindow.java:1773)
	at org.eclipse.ui.internal.Workbench$11.run(Workbench.java:1142)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.Workbench.busyClose(Workbench.java:1125)
	at org.eclipse.ui.internal.Workbench.lambda$4(Workbench.java:1426)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:72)
	at org.eclipse.ui.internal.Workbench.close(Workbench.java:1426)
	at org.eclipse.ui.internal.Workbench.close(Workbench.java:1402)
	at org.eclipse.ui.internal.WorkbenchWindow.busyClose(WorkbenchWindow.java:1744)
	at org.eclipse.ui.internal.WorkbenchWindow.lambda$3(WorkbenchWindow.java:1773)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:72)
	at org.eclipse.ui.internal.WorkbenchWindow.close(WorkbenchWindow.java:1773)
	at org.eclipse.ui.internal.WorkbenchWindow.close(WorkbenchWindow.java:1782)
	at org.eclipse.ui.internal.WorkbenchWindow$3.close(WorkbenchWindow.java:523)
	at org.eclipse.e4.ui.workbench.renderers.swt.WBWRenderer.lambda$4(WBWRenderer.java:578)
	at org.eclipse.swt.events.ShellListener$2.shellClosed(ShellListener.java:102)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:102)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5687)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1423)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1449)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1432)
	at org.eclipse.swt.widgets.Shell.closeWidget(Shell.java:686)
	at org.eclipse.swt.widgets.Shell.gtk_delete_event(Shell.java:1495)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:2254)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:6679)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:5928)
	at org.eclipse.swt.internal.gtk.GTK.gtk_main_do_event(Native Method)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1486)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(Native Method)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4446)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1420)
!SESSION 2024-10-02 21:01:00.111 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data ./psd_fpga.sw

!ENTRY org.eclipse.osgi 4 0 2024-10-02 21:01:00.408
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-02 21:01:00.425
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.ui 4 4 2024-10-02 21:01:02.183
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.196
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.198
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.201
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.242
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.245
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.248
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.251
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.254
!MESSAGE XSCT Command: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.256
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:04.259
!MESSAGE XSCT command with result: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Result: [null, ]. Thread: Thread-20

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 21:01:04.454
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 21:01:04.457
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 21:01:04.461
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:55.858
!MESSAGE XSCT Command: [platform read {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/platform.spr}], Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:56.199
!MESSAGE XSCT command with result: [platform read {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/platform.spr}], Result: [null, ]. Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:56.224
!MESSAGE XSCT Command: [platform active {psd_fpga_platform}], Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:01:56.228
!MESSAGE XSCT command with result: [platform active {psd_fpga_platform}], Result: [null, ]. Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:01:58.940
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:01:58.943
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:01:58.945
!MESSAGE Workspace path used is: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:08.513
!MESSAGE XSCT Command: [platform config -updatehw {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa}], Thread: Worker-2: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:09.005
!MESSAGE XSCT command with result: [platform config -updatehw {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa}], Result: [null, ]. Thread: Worker-2: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.452
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.610
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.616
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.622
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.625
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.630
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:02:30.633
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.640
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:30.644
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.088
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.094
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.104
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.135
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.140
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.144
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Wed Oct  2 20:49:26 2024",
"vivado_version": "2023.2",
"part": "xc7a35tcsg324-2",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.147
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:02:32.153
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:02:32.409
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.472
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.485
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.489
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.492
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.496
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.499
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.655
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.660
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.662
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.715
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402052,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402056,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402060,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402064,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938432,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938436,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938440,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938444,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938716,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938728,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938720,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340544,
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340548,
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340552,
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340556,
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340560,
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340564,
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340568,
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340572,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.726
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.731
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.735
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.739
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.743
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.746
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.748
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.752
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.755
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.757
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.760
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.763
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.765
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.768
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.772
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY org.eclipse.tcf 4 0 2024-10-02 21:06:15.958
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.967
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:15.972
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.493
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.498
!MESSAGE XSCT Command: [version -server], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.503
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.506
!MESSAGE XSCT Command: [version], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.509
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.515
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.523
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.531
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.535
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.542
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.544
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.552
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.554
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.559
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.561
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.568
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.571
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.575
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.577
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.585
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.587
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.591
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.593
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.601
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.603
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.611
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.614
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.616
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.619
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.622
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.635
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.639
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.641
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.648
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.653
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.656
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.659
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.664
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.666
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.669
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.671
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.676
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.678
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.686
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.688
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.691
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-ONB4-2516330067A9A-0362d093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.695
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.742
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:16.745
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.312
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.319
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.399
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.402
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.457
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_2]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.460
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.464
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.467
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.476
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.479
!MESSAGE XSCT Command: [rst -system], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.483
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:17.486
!MESSAGE XSCT Command: [after 3000], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.490
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.500
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.509
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.512
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.596
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.615
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.624
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.627
!MESSAGE XSCT Command: [con], Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.635
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-7: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.639
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-105

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:06:20.643
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-105
!SESSION 2024-10-02 21:19:36.139 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data ./psd_fpga.sw

!ENTRY org.eclipse.osgi 4 0 2024-10-02 21:19:36.441
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-02 21:19:36.458
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.ui 4 4 2024-10-02 21:19:38.116
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 21:19:39.819
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 21:19:39.824
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-02 21:19:39.826
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.197
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.199
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.202
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.205
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.239
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.242
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.244
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.248
!MESSAGE XSCT Command: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.256
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:19:40.260
!MESSAGE XSCT command with result: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:11.877
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.014
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.070
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.074
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Wed Oct  2 20:49:26 2024",
"vivado_version": "2023.2",
"part": "xc7a35tcsg324-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.079
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.085
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa ], Result: [null, {"microblaze_0": "u0/psd_ublaze_i/microblaze_0:u0/psd_ublaze_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.088
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:12.095
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:37.951
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:37.957
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:37.960
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:37.963
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:20:37.965
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:37.974
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:37.977
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.648
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.658
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.661
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.664
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.667
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.670
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.769
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.774
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.777
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.821
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402052,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402056,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402060,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402064,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938432,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938436,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938440,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938444,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938716,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938728,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938720,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340544,
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340548,
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340552,
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340556,
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340560,
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340564,
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340568,
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340572,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.831
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.838
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.842
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.847
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.851
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.855
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.858
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.880
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.883
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.888
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.891
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.894
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.897
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.901
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:49.905
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.110
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.115
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.632
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.637
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.640
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.643
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.645
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.649
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.653
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.655
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.664
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.668
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.672
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.675
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.684
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.686
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.694
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.702
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.705
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.709
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.711
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.721
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.724
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.729
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.731
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.741
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.744
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.753
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.756
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.760
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.764
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.768
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.780
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.786
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.789
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.797
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.803
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.822
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:50.826
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.395
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.404
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.486
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.489
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.538
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.542
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.545
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.549
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.558
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.561
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.565
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:51.567
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.574
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.583
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.592
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.595
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.677
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.698
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.709
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.712
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:20:54.722
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:20:54.738
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:48.979
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:48.983
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:48.986
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:48.991
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:30:48.993
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:48.995
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:48.998
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2024-10-02 21:30:49.258
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:55.653
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:55.657
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:55.660
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:55.663
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:30:55.665
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:55.668
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:30:55.671
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:05.269
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-118

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:05.279
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-118

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.274
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.284
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.287
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.296
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.298
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.302
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.304
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.307
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.309
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.314
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:06.316
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:09.324
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:12.332
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:15.347
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-2: Launching Debugger_psd_fpga_app-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.760
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.764
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.766
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.774
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.777
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.780
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.783
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.787
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.789
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.794
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.796
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.809
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.811
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.816
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.818
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.825
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.827
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.832
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.834
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.842
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.844
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.849
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.851
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.859
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.862
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.867
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.869
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.881
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.884
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.897
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.899
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.902
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.912
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.918
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.921
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.933
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.936
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.958
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:22.961
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.527
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.538
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.577
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.580
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.770
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_0]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.773
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.775
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.778
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.786
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.789
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.793
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:23.795
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.798
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.807
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.816
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.818
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.901
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.910
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.920
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.923
!MESSAGE XSCT Command: [con], Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:31:26.933
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:31:26.940
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:29.211
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-168

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:29.220
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-168

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.213
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.224
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.227
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.235
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.237
!MESSAGE XSCT Command: [version -server], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.240
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.243
!MESSAGE XSCT Command: [version], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.245
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.248
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.254
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:30.256
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:33.266
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:36.275
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:32:39.290
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:05.371
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:05.470
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:05.473
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:05.477
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:33:05.479
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:05.481
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:05.484
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:33:07.040
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.916
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.926
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.930
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.936
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.939
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.942
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.945
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.947
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.950
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.956
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.958
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.975
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.984
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.987
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.995
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:11.998
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.003
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.006
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.023
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.029
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.032
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.041
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.044
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.050
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.053
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.062
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.065
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.073
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.076
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.079
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.090
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.095
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.097
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.105
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.109
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.125
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.129
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.694
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.709
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.723
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.726
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.779
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_1]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.782
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.786
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.789
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.799
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.803
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.808
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:12.811
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.818
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.823
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.833
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.837
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.907
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.914
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.924
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.927
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:33:15.937
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:33:15.947
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:30.320
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-223

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:30.337
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-223

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.321
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.334
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.337
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.346
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.349
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.352
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.355
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.359
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.363
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.368
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:31.371
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:34.380
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:37.390
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:35:40.406
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:36:56.947
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:36:57.068
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:36:57.071
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:36:57.074
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:36:57.077
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:36:57.079
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:36:57.082
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:36:57.982
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.135
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.139
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.142
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.150
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.152
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.155
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.158
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.161
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.164
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.170
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.172
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.184
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.187
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.193
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.195
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.207
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.210
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.216
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.219
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.230
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.234
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.241
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.244
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.257
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.260
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.265
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.268
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.282
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.285
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.299
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.302
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.305
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.318
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.324
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.326
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.334
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.337
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.352
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.355
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.924
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.934
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.973
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:02.977
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.023
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_2]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.027
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.031
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.034
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.047
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.051
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.055
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:03.059
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.063
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.072
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.085
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.089
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.170
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.180
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.196
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.199
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:37:06.207
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:37:06.216
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:37:06.218
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:45.541
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:45.546
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:45.550
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:45.554
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:38:45.557
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:45.561
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:45.564
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:38:46.473
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.673
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-285

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.682
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-285

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.688
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.692
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.695
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.704
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.706
!MESSAGE XSCT Command: [version -server], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.708
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.724
!MESSAGE XSCT Command: [version], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.727
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.729
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.734
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.736
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.748
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.750
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.756
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.759
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.771
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.773
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.779
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.781
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.792
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.795
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.801
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.803
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.814
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.817
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.822
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.824
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.836
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.838
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.851
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.853
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.856
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.865
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.870
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.872
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.884
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.887
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.911
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:51.914
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.481
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.489
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.531
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.534
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.735
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_3]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.738
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.740
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.743
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.751
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.754
!MESSAGE XSCT Command: [rst -system], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.758
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:52.760
!MESSAGE XSCT Command: [after 3000], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.766
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.769
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.778
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.781
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.852
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.859
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.868
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.870
!MESSAGE XSCT Command: [con], Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:38:55.899
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-18: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:38:55.906
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:38:55.908
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:05.696
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-324

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:05.706
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-324

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.698
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.709
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.711
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.718
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.720
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.723
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.725
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.727
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.730
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.735
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.738
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.751
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.754
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.759
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.761
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.770
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.778
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.780
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.787
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.790
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.794
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.796
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.805
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.808
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.812
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.814
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.823
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.825
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.832
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.834
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.837
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.846
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.850
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.852
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.859
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.863
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.877
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:06.880
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.452
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.464
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.472
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.474
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.656
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_4]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.658
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.661
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.663
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.672
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.674
!MESSAGE XSCT Command: [rst -system], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.677
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:07.680
!MESSAGE XSCT Command: [after 3000], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.685
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.693
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.707
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.710
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.776
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.782
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.790
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.792
!MESSAGE XSCT Command: [con], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:39:10.801
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:39:10.807
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:04.325
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-383

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:04.336
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-383

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.327
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.337
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.340
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.346
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.349
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.351
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.354
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.357
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.359
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.363
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:05.365
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:08.374
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:11.383
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:14.400
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.856
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.860
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.862
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.868
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.870
!MESSAGE XSCT Command: [version -server], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.873
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.875
!MESSAGE XSCT Command: [version], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.878
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.880
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.888
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.900
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.902
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.907
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.909
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.920
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.923
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.928
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.930
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.941
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.945
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.950
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.952
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.964
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.966
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.972
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.974
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.985
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.987
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:28.998
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.001
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.003
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.012
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.018
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.020
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.032
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.036
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.062
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.064
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.629
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.639
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.647
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.650
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.842
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_5]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.846
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.849
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.853
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.862
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.865
!MESSAGE XSCT Command: [rst -system], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.870
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:29.874
!MESSAGE XSCT Command: [after 3000], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.878
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.886
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.895
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.897
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.964
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.970
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.979
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.981
!MESSAGE XSCT Command: [con], Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:32.989
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19: Launching Debugger_psd_fpga_app-Default_4

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:41:32.995
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '7'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:53.153
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-431

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:53.163
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-431

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.155
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.165
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.168
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.175
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.178
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.181
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.184
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.186
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.189
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.193
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:54.196
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:41:57.204
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:00.213
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:03.230
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_psd_fpga_app-Default_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.907
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.911
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.913
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.918
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.921
!MESSAGE XSCT Command: [version -server], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.923
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.925
!MESSAGE XSCT Command: [version], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.928
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.930
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.936
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.946
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.950
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.952
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.959
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.965
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.967
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.974
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.977
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.980
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.982
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.989
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.992
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.996
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:14.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.004
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.007
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.014
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.016
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.019
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.028
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.033
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.035
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.047
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.049
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.071
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.074
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.636
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.644
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.652
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.655
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.842
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_6]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.845
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.848
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.850
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.859
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.862
!MESSAGE XSCT Command: [rst -system], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.865
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:15.867
!MESSAGE XSCT Command: [after 3000], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.870
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.878
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.886
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.889
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.970
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.979
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.989
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.991
!MESSAGE XSCT Command: [con], Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:42:18.999
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-20: Launching Debugger_psd_fpga_app-Default_6

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:42:19.004
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '8'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:29.139
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-479

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:29.152
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-479

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:45.537
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:45.740
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:45.743
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.251
!MESSAGE XSCT Command: [version -server], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.254
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.257
!MESSAGE XSCT Command: [version], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.260
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.263
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.268
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.271
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.281
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.285
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.289
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.292
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.300
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.303
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.307
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.309
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.317
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.319
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.323
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.326
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.334
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.338
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.343
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.345
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.353
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.356
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.364
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.367
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.370
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.379
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.383
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.385
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.393
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.395
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.443
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:46.445
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.009
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.019
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.104
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.311
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_7]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.315
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.319
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.322
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.332
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.335
!MESSAGE XSCT Command: [rst -system], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.339
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:47.342
!MESSAGE XSCT Command: [after 3000], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.346
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.356
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.437
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.440
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.526
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.533
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.543
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.546
!MESSAGE XSCT Command: [con], Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:50:50.556
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-22: Launching Debugger_psd_fpga_app-Default_7

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:50:50.564
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '9'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:16.510
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-519

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:16.522
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-519

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.548
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.554
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.557
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.679
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.681
!MESSAGE XSCT Command: [version -server], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.684
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.686
!MESSAGE XSCT Command: [version], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.689
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.691
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.696
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.698
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.709
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.711
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.716
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.718
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.733
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.735
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.741
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.743
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.754
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.756
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.762
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.764
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.775
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.778
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.785
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.787
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.800
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.802
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.812
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.814
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.818
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.826
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.831
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.834
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.843
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.847
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.862
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:24.865
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.428
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.441
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.450
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.453
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.656
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_8]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.660
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.663
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.666
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.676
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.679
!MESSAGE XSCT Command: [rst -system], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.682
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:25.684
!MESSAGE XSCT Command: [after 3000], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.690
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.698
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.706
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.709
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.792
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.800
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.811
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.815
!MESSAGE XSCT Command: [con], Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:55:28.824
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-26: Launching Debugger_psd_fpga_app-Default_8

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:55:28.832
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '10'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:30.956
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:30.961
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:30.963
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:30.967
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:57:30.969
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:30.972
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:30.974
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:41.383
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-569

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:41.394
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-569

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.232
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.239
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.242
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.362
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.365
!MESSAGE XSCT Command: [version -server], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.369
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.371
!MESSAGE XSCT Command: [version], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.374
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.377
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.382
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.384
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.392
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.395
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.399
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.402
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.410
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.413
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.418
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.421
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.429
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.438
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.442
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.445
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.455
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.460
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.463
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.474
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.477
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.486
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.489
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.492
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.506
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.510
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.513
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.521
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.524
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.543
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:50.546
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.109
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.122
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.130
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.133
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.344
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_9]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.347
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.351
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.362
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.365
!MESSAGE XSCT Command: [rst -system], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.369
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:51.372
!MESSAGE XSCT Command: [after 3000], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.378
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.387
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.396
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.399
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.491
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.498
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.508
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.512
!MESSAGE XSCT Command: [con], Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:57:54.520
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-Default_9

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:57:54.529
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '11'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:11.099
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:11.103
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:11.106
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:11.109
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:58:11.112
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:11.114
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:11.118
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:38.728
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-613

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:38.740
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-613

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.730
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.742
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.745
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.755
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.758
!MESSAGE XSCT Command: [version -server], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.762
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.765
!MESSAGE XSCT Command: [version], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.768
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.778
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.781
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.791
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.794
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.801
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.804
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.813
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.816
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.822
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.825
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.834
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.837
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.843
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.846
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.856
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.859
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.865
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.868
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.879
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.883
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.891
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.894
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.897
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.941
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.946
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.950
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.960
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.964
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.982
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:39.985
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.555
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.564
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.578
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.581
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.773
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_10]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.776
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.780
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.783
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.792
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.796
!MESSAGE XSCT Command: [rst -system], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.801
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:40.804
!MESSAGE XSCT Command: [after 3000], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.727
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.814
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.818
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.821
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.824
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.831
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.833
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.836
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.839
!MESSAGE XSCT Command: [version -server], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.924
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.928
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.931
!MESSAGE XSCT Command: [version], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.934
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.937
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.940
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.943
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.946
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.953
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.956
!MESSAGE XSCT Command: [con], Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.959
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.962
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.970
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-25: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.972
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.975
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 21:58:43.980
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '12'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.984
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.987
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.992
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:43.995
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.003
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.006
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.010
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.013
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.023
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.026
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.032
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.035
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.045
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.048
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.057
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.061
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.088
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.098
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.103
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.107
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.116
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.119
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.137
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.140
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.705
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.715
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.728
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.732
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.736
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_10]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.739
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.743
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.747
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.761
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.764
!MESSAGE XSCT Command: [rst -system], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.768
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:44.772
!MESSAGE XSCT Command: [after 3000], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.778
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.781
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.791
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.794
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.862
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.883
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.891
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.894
!MESSAGE XSCT Command: [con], Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.902
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-31: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.908
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-683

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 21:58:47.911
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-683

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.913
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.918
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.921
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.928
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.931
!MESSAGE XSCT Command: [version -server], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.935
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.938
!MESSAGE XSCT Command: [version], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.940
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.942
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.947
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.949
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.958
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.960
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.967
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.969
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.983
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.985
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.990
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:16.992
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.001
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.004
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.011
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.013
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.021
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.024
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.029
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.031
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.042
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.051
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.053
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.056
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.070
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.072
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.079
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.081
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.097
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.099
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.673
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.683
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.696
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.699
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.903
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_11]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.906
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.909
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.912
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.922
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.925
!MESSAGE XSCT Command: [rst -system], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.929
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:17.932
!MESSAGE XSCT Command: [after 3000], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:20.938
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:20.947
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:20.956
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:20.959
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:02:21.040
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-32: Launching Debugger_psd_fpga_app-GDB

!ENTRY org.eclipse.cdt.dsf.gdb 4 5012 2024-10-02 22:02:21.322
!MESSAGE Could not determine GDB version using command: mb-gdb --version
!STACK 0
java.lang.Exception: mb-gdb: error while loading shared libraries: libncursesw.so.5: cannot open shared object file: No such file or directory

	at org.eclipse.cdt.dsf.gdb.launching.GdbLaunch.getGDBVersion(GdbLaunch.java:559)
	at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launchDebugSession(GdbLaunchDelegate.java:142)
	at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launchDebugger(GdbLaunchDelegate.java:101)
	at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launch(GdbLaunchDelegate.java:90)
	at com.xilinx.sdx.sdsoc.debug.launch.gdb.SdsGdbLaunchDelegate.launch(SdsGdbLaunchDelegate.java:132)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:860)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:719)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1017)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$2.run(DebugUIPlugin.java:1220)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:13.277
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-714

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:13.286
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [{Format=channel "tcfchan#12" closed, Time=1727924593285, Code=1}, ]. Thread: Thread-714

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.279
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.288
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.291
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.297
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.300
!MESSAGE XSCT Command: [version -server], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.303
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.306
!MESSAGE XSCT Command: [version], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.309
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.312
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.317
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.320
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.329
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.332
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.336
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.339
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.346
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.349
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.354
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.356
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.364
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.367
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.372
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.374
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.381
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.384
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.388
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.391
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.398
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.401
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.409
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.412
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.414
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.425
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.430
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.432
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.440
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.442
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.456
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:14.458
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.022
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.031
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.044
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.047
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.051
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_11]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.054
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.057
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.060
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.069
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.072
!MESSAGE XSCT Command: [rst -system], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.076
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:15.079
!MESSAGE XSCT Command: [after 3000], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.083
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.092
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.103
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.173
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.179
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.189
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.192
!MESSAGE XSCT Command: [con], Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:18.202
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-34: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:03:18.211
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '13'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:48.842
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-754

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:48.854
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-754

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.844
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.854
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.857
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.863
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.866
!MESSAGE XSCT Command: [version -server], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.868
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.870
!MESSAGE XSCT Command: [version], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.873
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.875
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.880
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:49.883
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:52.891
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:55.899
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:03:58.915
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-36: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.760
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.764
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.766
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.771
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.773
!MESSAGE XSCT Command: [version -server], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.776
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.779
!MESSAGE XSCT Command: [version], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.781
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.783
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.788
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.790
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.800
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.803
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.808
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.810
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.821
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.824
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.829
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.832
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.842
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.845
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.867
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.870
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.881
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.883
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.889
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.891
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.903
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.905
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.916
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.919
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.922
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.930
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.936
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.948
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.971
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:10.975
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.539
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.555
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.564
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.567
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.761
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_12]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.763
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.767
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.769
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.778
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.780
!MESSAGE XSCT Command: [rst -system], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.783
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:11.786
!MESSAGE XSCT Command: [after 3000], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.790
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.798
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.808
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.810
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.898
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.904
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.915
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.918
!MESSAGE XSCT Command: [con], Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:04:14.929
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_psd_fpga_app_system_1

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:04:14.937
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '14'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:04:14.939
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:07.564
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-802

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:07.575
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-802

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.565
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.577
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.581
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.589
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.592
!MESSAGE XSCT Command: [version -server], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.595
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.598
!MESSAGE XSCT Command: [version], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.601
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.604
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.610
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:08.613
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:11.621
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:14.630
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:17.645
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-35: Launching Debugger_psd_fpga_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.190
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.194
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.198
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.203
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.206
!MESSAGE XSCT Command: [version -server], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.210
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.213
!MESSAGE XSCT Command: [version], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.216
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.219
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.226
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.229
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.240
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.243
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.249
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.252
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.264
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.267
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.273
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.276
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.288
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.291
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.297
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.300
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.311
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.314
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.320
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.324
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.335
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.338
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.350
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.354
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.360
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.372
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.378
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.381
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.393
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.396
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.421
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.424
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.987
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:31.996
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.005
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.008
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.218
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_13]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.221
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.225
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.228
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.238
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.241
!MESSAGE XSCT Command: [rst -system], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.245
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:32.248
!MESSAGE XSCT Command: [after 3000], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.254
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.265
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.275
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.279
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.369
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.377
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.387
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.390
!MESSAGE XSCT Command: [con], Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:05:35.399
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-35: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:05:35.408
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '15'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:05:35.411
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.574
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.584
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.588
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.594
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.597
!MESSAGE XSCT Command: [version -server], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.600
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.603
!MESSAGE XSCT Command: [version], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.606
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.609
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.617
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.625
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.628
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.634
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.638
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.651
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.654
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.660
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.664
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.674
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.677
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.682
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.685
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.694
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.697
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.702
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.705
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.713
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.716
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.724
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.727
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.730
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.739
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.743
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.746
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.755
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.758
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.773
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:03.775
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.339
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.350
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.359
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.363
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.367
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_13]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.370
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.374
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.378
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.388
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.392
!MESSAGE XSCT Command: [rst -system], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.398
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:04.401
!MESSAGE XSCT Command: [after 3000], Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:07.407
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_psd_fpga_app_system_2

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:14.120
!MESSAGE XSCT Command: [disconnect tcfchan#15], Thread: Thread-875

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:14.131
!MESSAGE XSCT command with result: [disconnect tcfchan#15], Result: [null, ]. Thread: Thread-875

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.122
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.134
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.137
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.144
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.147
!MESSAGE XSCT Command: [version -server], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.151
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.153
!MESSAGE XSCT Command: [version], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.156
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.159
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.164
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:15.167
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:18.176
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:21.186
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:24.202
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_3

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.842
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.847
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.850
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.857
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.860
!MESSAGE XSCT Command: [version -server], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.863
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.866
!MESSAGE XSCT Command: [version], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.869
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.871
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.877
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.879
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.890
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.893
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.901
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.912
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.915
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.921
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.923
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.935
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.938
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.944
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.947
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.960
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.962
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.967
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.969
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.977
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.979
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.987
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.990
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:39.993
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.005
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.010
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.012
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.020
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.023
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.037
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.040
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.607
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.617
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.627
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.630
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.838
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_14]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.841
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.844
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.846
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.857
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.859
!MESSAGE XSCT Command: [rst -system], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.863
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:40.866
!MESSAGE XSCT Command: [after 3000], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.870
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.880
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.892
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.895
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.979
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.987
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:43.997
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:44.001
!MESSAGE XSCT Command: [con], Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:07:44.009
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-25: Launching SystemDebugger_psd_fpga_app_system

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:07:44.016
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '16'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:07:44.019
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:28.924
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-922

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:28.934
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-922

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.926
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.937
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.941
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.949
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.952
!MESSAGE XSCT Command: [version -server], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.956
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.959
!MESSAGE XSCT Command: [version], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.962
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.965
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.970
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A (closed)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:29.973
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:32.983
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:35.988
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:39.003
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A (closed)" && level==1}], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_4

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.756
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.760
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.762
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.767
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.770
!MESSAGE XSCT Command: [version -server], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.772
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.774
!MESSAGE XSCT Command: [version], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.778
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.780
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.784
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.786
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.793
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.795
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.800
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.802
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.809
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.811
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.815
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.817
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.824
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.827
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.831
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.833
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.840
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.842
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.847
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.849
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.856
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.858
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.867
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.870
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.872
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.884
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.888
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.891
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.898
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.901
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.914
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:57.917
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.481
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.489
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.498
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.501
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.692
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_15]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.696
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.700
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.703
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.712
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.715
!MESSAGE XSCT Command: [rst -system], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.720
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:10:58.723
!MESSAGE XSCT Command: [after 3000], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.726
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.734
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.746
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.749
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.831
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.839
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.853
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.857
!MESSAGE XSCT Command: [con], Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:11:01.867
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-40: Launching SystemDebugger_psd_fpga_app_system_5

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:11:01.876
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '17'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:11:01.879
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:31.599
!MESSAGE XSCT Command: [disconnect tcfchan#17], Thread: Thread-969

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:31.610
!MESSAGE XSCT command with result: [disconnect tcfchan#17], Result: [null, ]. Thread: Thread-969

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.600
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.611
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.613
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.622
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.625
!MESSAGE XSCT Command: [version -server], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.627
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.629
!MESSAGE XSCT Command: [version], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.632
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.635
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.641
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.644
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.652
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.655
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.659
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.661
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.670
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.673
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.679
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.682
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.690
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.693
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.698
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.701
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.709
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.712
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.717
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.719
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.728
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.731
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.740
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.743
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.745
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.754
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.758
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.767
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.769
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.787
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:32.790
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.361
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.371
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.380
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.383
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.593
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_16]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.596
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.599
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.602
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.612
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.615
!MESSAGE XSCT Command: [rst -system], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.619
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:33.622
!MESSAGE XSCT Command: [after 3000], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.626
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.636
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.645
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.649
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.733
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.740
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.751
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.754
!MESSAGE XSCT Command: [con], Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-02 22:14:36.763
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-41: Launching SystemDebugger_psd_fpga_app_system_6

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:14:36.769
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '18'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-02 22:14:36.772
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '7'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 11:38:02.468
!MESSAGE XSCT Command: [disconnect tcfchan#18], Thread: Thread-1010

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 11:38:02.484
!MESSAGE XSCT command with result: [disconnect tcfchan#18], Result: [null, ]. Thread: Thread-1010
!SESSION 2024-10-04 12:04:26.122 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data ./psd_fpga.sw

!ENTRY org.eclipse.osgi 4 0 2024-10-04 12:04:26.447
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-04 12:04:26.465
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.ui 4 4 2024-10-04 12:04:28.325
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.448
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.453
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.458
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.491
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.496
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.503
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.509
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.515
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.520
!MESSAGE XSCT Command: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:04:30.525
!MESSAGE XSCT command with result: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Result: [null, ]. Thread: Thread-18

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-04 12:04:30.973
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-04 12:04:30.979
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-04 12:04:30.987
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.665
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.809
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.815
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.823
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.829
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.834
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Wed Oct  2 20:49:26 2024",
"vivado_version": "2023.2",
"part": "xc7a35tcsg324-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.840
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.845
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.850
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.856
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.861
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:39.867
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.000
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.008
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.014
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.078
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402052,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402056,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402060,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402064,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938432,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938436,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938440,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938444,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938716,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938728,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938720,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340544,
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340548,
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340552,
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340556,
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340560,
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340564,
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340568,
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340572,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.091
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.100
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.109
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.119
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.127
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.130
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.133
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.147
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.150
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.156
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.159
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.162
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.165
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.168
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.172
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.377
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.384
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Platform Cable USB 00000acb429501]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.526
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.532
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.537
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.543
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.552
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.560
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Platform Cable USB 00000acb429501]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.569
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.581
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.591
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.599
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Platform Cable USB 00000acb429501]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.604
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.616
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.623
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.630
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Platform Cable USB 00000acb429501]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.635
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.647
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.653
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.660
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Platform Cable USB 00000acb429501]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.666
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.678
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.683
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Platform Cable USB 00000acb429501]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.697
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.710
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.716
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00000acb429501" && level == 0}], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.728
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00000acb429501" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.734
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.744
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.751
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.761
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.785
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.794
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Platform Cable USB 00000acb429501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.798
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.806
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.813
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.816
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.818
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.824
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Platform Cable USB 00000acb429501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.827
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.830
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.837
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Platform Cable USB 00000acb429501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.840
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.850
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.853
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.857
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-DLC9LP-00000acb429501-0362d093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.862
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.879
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:40.882
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.062
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.083
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.092
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.096
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.144
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.148
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.153
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.157
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.167
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.171
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.192
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:43.196
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.203
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.216
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.235
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.240
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.516
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.542
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.554
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.560
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:07:46.588
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_psd_fpga_app_system_7

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-04 12:07:46.605
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-04 12:07:46.609
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:15:31.119
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-94

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-04 12:15:31.126
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-94
!SESSION 2024-10-07 18:09:59.241 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data ./psd_fpga.sw

!ENTRY org.eclipse.osgi 4 0 2024-10-07 18:09:59.560
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-07 18:09:59.574
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.ui 4 4 2024-10-07 18:10:01.515
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.546
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.556
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.558
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.562
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.599
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.607
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.610
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.613
!MESSAGE XSCT Command: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.616
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:03.619
!MESSAGE XSCT command with result: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Result: [null, ]. Thread: Thread-19

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-07 18:10:04.225
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-07 18:10:04.228
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-07 18:10:04.230
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:40.570
!MESSAGE XSCT Command: [platform read {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/platform.spr}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:40.941
!MESSAGE XSCT command with result: [platform read {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/platform.spr}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:40.968
!MESSAGE XSCT Command: [platform active {psd_fpga_platform}], Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:40.971
!MESSAGE XSCT command with result: [platform active {psd_fpga_platform}], Result: [null, ]. Thread: Worker-3: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-07 18:10:43.522
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-07 18:10:43.531
!MESSAGE Preference loaded using local preference: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:50.704
!MESSAGE XSCT Command: [platform config -updatehw {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa}], Thread: Worker-7: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:10:51.240
!MESSAGE XSCT command with result: [platform config -updatehw {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa}], Result: [null, ]. Thread: Worker-7: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.656
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.790
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.795
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.801
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.805
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.809
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Mon Oct  7 17:39:47 2024",
"vivado_version": "2023.2",
"part": "xc7a35tcsg324-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.814
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.817
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.819
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.822
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.824
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:17:39.827
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:08.213
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:08.220
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:08.223
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:08.227
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-07 18:18:08.234
!MESSAGE Generating MD5 hash for file: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:08.241
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:08.244
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.740
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.749
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.759
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.794
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.845
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.851
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.855
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.888
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402052,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402056,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402060,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402064,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938432,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938436,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938440,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938444,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938716,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938728,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938720,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340544,
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340548,
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340552,
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340556,
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340560,
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340564,
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340568,
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340572,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.900
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.908
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.912
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.919
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.923
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.929
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.931
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.938
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.941
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.944
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.947
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.951
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.953
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.959
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:17.963
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY org.eclipse.tcf 4 0 2024-10-07 18:18:18.174
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.179
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.184
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.719
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.724
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.727
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.733
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.736
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:40
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.745
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.754
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.757
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.766
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.771
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.778
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.781
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.792
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.795
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.802
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.805
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.816
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.819
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.825
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.829
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.840
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.843
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.850
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  JTAG-ONB4 2516330067A9A]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.854
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.862
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.865
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.875
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "JTAG-ONB4 2516330067A9A" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.878
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.883
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.887
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.893
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.913
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.921
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.924
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.932
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.941
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.944
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.950
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.957
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.960
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.963
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.968
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* JTAG-ONB4 2516330067A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.976
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.986
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.989
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.995
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-ONB4-2516330067A9A-0362d093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:18.999
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.016
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.020
!MESSAGE XSCT Command: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.593
!MESSAGE XSCT command with result: [fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.607
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.690
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.697
!MESSAGE XSCT Command: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.771
!MESSAGE XSCT command with result: [loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs], Result: [null, psd_fpga_top_2]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.774
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.781
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.784
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.795
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.798
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.803
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:19.806
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.811
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.820
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.830
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.834
!MESSAGE XSCT Command: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.908
!MESSAGE XSCT command with result: [dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.938
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.953
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.956
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:18:22.971
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching Debugger_psd_fpga_app-Default_10

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-07 18:18:22.982
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:25:56.423
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-110

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:25:56.434
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-110
!SESSION 2024-10-07 18:56:15.131 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data ./psd_fpga.sw

!ENTRY org.eclipse.osgi 4 0 2024-10-07 18:56:15.424
!MESSAGE Bundle reference:file:org.apache.log4j_1.2.15.v201012070815.jar not found.

!ENTRY org.eclipse.osgi 4 0 2024-10-07 18:56:15.438
!MESSAGE Bundle reference:file:org.slf4j.impl.log4j12_1.7.2.v20131105-2200.jar not found.

!ENTRY org.eclipse.ui 4 4 2024-10-07 18:56:17.307
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.328
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.331
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.334
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.368
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.370
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.372
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.374
!MESSAGE XSCT Command: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.375
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.378
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2023.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:56:19.380
!MESSAGE XSCT command with result: [setws /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project], Result: [null, ]. Thread: Thread-18

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-07 18:56:19.900
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-07 18:56:19.902
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-10-07 18:56:19.905
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:58:28.592
!MESSAGE XSCT Command: [platform read {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/platform.spr}], Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:58:28.925
!MESSAGE XSCT command with result: [platform read {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/platform.spr}], Result: [null, ]. Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:58:28.947
!MESSAGE XSCT Command: [platform active {psd_fpga_platform}], Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:58:28.951
!MESSAGE XSCT command with result: [platform active {psd_fpga_platform}], Result: [null, ]. Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-07 18:58:31.281
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-10-07 18:58:31.289
!MESSAGE Preference loaded using local preference: /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:58:39.544
!MESSAGE XSCT Command: [platform config -updatehw {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa}], Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 18:58:40.110
!MESSAGE XSCT command with result: [platform config -updatehw {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa}], Result: [null, ]. Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.552
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.707
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.712
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.717
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.722
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.725
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Mon Oct  7 17:39:47 2024",
"vivado_version": "2023.2",
"part": "xc7a35tcsg324-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.747
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.751
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.754
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.757
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.760
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.763
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.887
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.896
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.906
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:22.946
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.003
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.012
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {}]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.016
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.052
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402052,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402056,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402060,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402064,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872896,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872900,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872904,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073872908,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873180,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873192,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073873184,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938432,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938436,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938440,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938444,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938716,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938728,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073938720,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340544,
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340548,
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340552,
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340556,
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340560,
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340564,
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340568,
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151340572,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.063
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.068
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.075
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.079
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.083
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11

!ENTRY com.xilinx.sdk.utils 0 0 2024-10-07 19:06:23.089
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-12: Launching Debugger_psd_fpga_app-Default_11
