
STM32_L053C8_MCU_LIS3MDL_Uzduotis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003370  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003430  08003430  00004430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800348c  0800348c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800348c  0800348c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800348c  0800348c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800348c  0800348c  0000448c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003490  08003490  00004490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003494  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  2000000c  080034a0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  080034a0  00005170  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae3e  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f24  00000000  00000000  0000fe72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b88  00000000  00000000  00011d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c3  00000000  00000000  00012920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013d7c  00000000  00000000  000131e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d249  00000000  00000000  00026f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c04e  00000000  00000000  000341a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b01f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002818  00000000  00000000  000b023c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000b2a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003418 	.word	0x08003418

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003418 	.word	0x08003418

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b08e      	sub	sp, #56	@ 0x38
 8000224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */



	LIS3MDL_Device my_device = {
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	2330      	movs	r3, #48	@ 0x30
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f003 f8c6 	bl	80033c0 <memset>
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2204      	movs	r2, #4
 8000238:	749a      	strb	r2, [r3, #18]
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	228f      	movs	r2, #143	@ 0x8f
 800023e:	74da      	strb	r2, [r3, #19]
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	2220      	movs	r2, #32
 8000244:	2101      	movs	r1, #1
 8000246:	5499      	strb	r1, [r3, r2]
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	4a14      	ldr	r2, [pc, #80]	@ (800029c <main+0x7c>)
 800024c:	625a      	str	r2, [r3, #36]	@ 0x24
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2280      	movs	r2, #128	@ 0x80
 8000252:	0152      	lsls	r2, r2, #5
 8000254:	851a      	strh	r2, [r3, #40]	@ 0x28
 8000256:	1d3b      	adds	r3, r7, #4
 8000258:	4a11      	ldr	r2, [pc, #68]	@ (80002a0 <main+0x80>)
 800025a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025c:	f000 fb2a 	bl	80008b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000260:	f000 f824 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000264:	f000 f930 	bl	80004c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000268:	f000 f910 	bl	800048c <MX_DMA_Init>
  MX_SPI2_Init();
 800026c:	f000 f89c 	bl	80003a8 <MX_SPI2_Init>
  MX_TIM6_Init();
 8000270:	f000 f8d2 	bl	8000418 <MX_TIM6_Init>
  MX_IWDG_Init();
 8000274:	f000 f87a 	bl	800036c <MX_IWDG_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_IWDG_Refresh(&hiwdg);
 8000278:	4b0a      	ldr	r3, [pc, #40]	@ (80002a4 <main+0x84>)
 800027a:	0018      	movs	r0, r3
 800027c:	f001 f850 	bl	8001320 <HAL_IWDG_Refresh>
	lis3mdl_process(&my_device, 1, &spi_cplt_flag);
 8000280:	4a09      	ldr	r2, [pc, #36]	@ (80002a8 <main+0x88>)
 8000282:	1d3b      	adds	r3, r7, #4
 8000284:	2101      	movs	r1, #1
 8000286:	0018      	movs	r0, r3
 8000288:	f002 ff30 	bl	80030ec <lis3mdl_process>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(my_device.rx[0] !='\0'){
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	7e9b      	ldrb	r3, [r3, #26]
 8000290:	2b00      	cmp	r3, #0
 8000292:	d0f1      	beq.n	8000278 <main+0x58>
		int ret = 5;
 8000294:	2305      	movs	r3, #5
 8000296:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_IWDG_Refresh(&hiwdg);
 8000298:	e7ee      	b.n	8000278 <main+0x58>
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	50000400 	.word	0x50000400
 80002a0:	20000038 	.word	0x20000038
 80002a4:	20000028 	.word	0x20000028
 80002a8:	20000160 	.word	0x20000160

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b095      	sub	sp, #84	@ 0x54
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	2418      	movs	r4, #24
 80002b4:	193b      	adds	r3, r7, r4
 80002b6:	0018      	movs	r0, r3
 80002b8:	2338      	movs	r3, #56	@ 0x38
 80002ba:	001a      	movs	r2, r3
 80002bc:	2100      	movs	r1, #0
 80002be:	f003 f87f 	bl	80033c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	0018      	movs	r0, r3
 80002c6:	2314      	movs	r3, #20
 80002c8:	001a      	movs	r2, r3
 80002ca:	2100      	movs	r1, #0
 80002cc:	f003 f878 	bl	80033c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002d0:	4b24      	ldr	r3, [pc, #144]	@ (8000364 <SystemClock_Config+0xb8>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4a24      	ldr	r2, [pc, #144]	@ (8000368 <SystemClock_Config+0xbc>)
 80002d6:	401a      	ands	r2, r3
 80002d8:	4b22      	ldr	r3, [pc, #136]	@ (8000364 <SystemClock_Config+0xb8>)
 80002da:	2180      	movs	r1, #128	@ 0x80
 80002dc:	0109      	lsls	r1, r1, #4
 80002de:	430a      	orrs	r2, r1
 80002e0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002e2:	0021      	movs	r1, r4
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	220a      	movs	r2, #10
 80002e8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2201      	movs	r2, #1
 80002ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2210      	movs	r2, #16
 80002f4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2201      	movs	r2, #1
 80002fa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	2202      	movs	r2, #2
 8000300:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000302:	187b      	adds	r3, r7, r1
 8000304:	2200      	movs	r2, #0
 8000306:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2280      	movs	r2, #128	@ 0x80
 800030c:	02d2      	lsls	r2, r2, #11
 800030e:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2280      	movs	r2, #128	@ 0x80
 8000314:	03d2      	lsls	r2, r2, #15
 8000316:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000318:	187b      	adds	r3, r7, r1
 800031a:	0018      	movs	r0, r3
 800031c:	f001 f880 	bl	8001420 <HAL_RCC_OscConfig>
 8000320:	1e03      	subs	r3, r0, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000324:	f000 f95a 	bl	80005dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	220f      	movs	r2, #15
 800032c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2203      	movs	r2, #3
 8000332:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	2200      	movs	r2, #0
 8000338:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	22e0      	movs	r2, #224	@ 0xe0
 800033e:	00d2      	lsls	r2, r2, #3
 8000340:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2200      	movs	r2, #0
 8000346:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000348:	1d3b      	adds	r3, r7, #4
 800034a:	2101      	movs	r1, #1
 800034c:	0018      	movs	r0, r3
 800034e:	f001 fc2b 	bl	8001ba8 <HAL_RCC_ClockConfig>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000356:	f000 f941 	bl	80005dc <Error_Handler>
  }
}
 800035a:	46c0      	nop			@ (mov r8, r8)
 800035c:	46bd      	mov	sp, r7
 800035e:	b015      	add	sp, #84	@ 0x54
 8000360:	bd90      	pop	{r4, r7, pc}
 8000362:	46c0      	nop			@ (mov r8, r8)
 8000364:	40007000 	.word	0x40007000
 8000368:	ffffe7ff 	.word	0xffffe7ff

0800036c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000370:	4b0b      	ldr	r3, [pc, #44]	@ (80003a0 <MX_IWDG_Init+0x34>)
 8000372:	4a0c      	ldr	r2, [pc, #48]	@ (80003a4 <MX_IWDG_Init+0x38>)
 8000374:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000376:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <MX_IWDG_Init+0x34>)
 8000378:	2200      	movs	r2, #0
 800037a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 10;
 800037c:	4b08      	ldr	r3, [pc, #32]	@ (80003a0 <MX_IWDG_Init+0x34>)
 800037e:	220a      	movs	r2, #10
 8000380:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 10;
 8000382:	4b07      	ldr	r3, [pc, #28]	@ (80003a0 <MX_IWDG_Init+0x34>)
 8000384:	220a      	movs	r2, #10
 8000386:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000388:	4b05      	ldr	r3, [pc, #20]	@ (80003a0 <MX_IWDG_Init+0x34>)
 800038a:	0018      	movs	r0, r3
 800038c:	f000 ff76 	bl	800127c <HAL_IWDG_Init>
 8000390:	1e03      	subs	r3, r0, #0
 8000392:	d001      	beq.n	8000398 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8000394:	f000 f922 	bl	80005dc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000398:	46c0      	nop			@ (mov r8, r8)
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	20000028 	.word	0x20000028
 80003a4:	40003000 	.word	0x40003000

080003a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80003ac:	4b18      	ldr	r3, [pc, #96]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003ae:	4a19      	ldr	r2, [pc, #100]	@ (8000414 <MX_SPI2_Init+0x6c>)
 80003b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80003b2:	4b17      	ldr	r3, [pc, #92]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003b4:	2282      	movs	r2, #130	@ 0x82
 80003b6:	0052      	lsls	r2, r2, #1
 80003b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80003ba:	4b15      	ldr	r3, [pc, #84]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003bc:	2200      	movs	r2, #0
 80003be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80003c0:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003c6:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003cc:	4b10      	ldr	r3, [pc, #64]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80003d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003d4:	2280      	movs	r2, #128	@ 0x80
 80003d6:	0092      	lsls	r2, r2, #2
 80003d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80003da:	4b0d      	ldr	r3, [pc, #52]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003dc:	2238      	movs	r2, #56	@ 0x38
 80003de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80003e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003ec:	4b08      	ldr	r3, [pc, #32]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80003f2:	4b07      	ldr	r3, [pc, #28]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003f4:	2207      	movs	r2, #7
 80003f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003f8:	4b05      	ldr	r3, [pc, #20]	@ (8000410 <MX_SPI2_Init+0x68>)
 80003fa:	0018      	movs	r0, r3
 80003fc:	f001 fda2 	bl	8001f44 <HAL_SPI_Init>
 8000400:	1e03      	subs	r3, r0, #0
 8000402:	d001      	beq.n	8000408 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000404:	f000 f8ea 	bl	80005dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000408:	46c0      	nop			@ (mov r8, r8)
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)
 8000410:	20000038 	.word	0x20000038
 8000414:	40003800 	.word	0x40003800

08000418 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800041e:	003b      	movs	r3, r7
 8000420:	0018      	movs	r0, r3
 8000422:	2308      	movs	r3, #8
 8000424:	001a      	movs	r2, r3
 8000426:	2100      	movs	r1, #0
 8000428:	f002 ffca 	bl	80033c0 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800042c:	4b15      	ldr	r3, [pc, #84]	@ (8000484 <MX_TIM6_Init+0x6c>)
 800042e:	4a16      	ldr	r2, [pc, #88]	@ (8000488 <MX_TIM6_Init+0x70>)
 8000430:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 32;
 8000432:	4b14      	ldr	r3, [pc, #80]	@ (8000484 <MX_TIM6_Init+0x6c>)
 8000434:	2220      	movs	r2, #32
 8000436:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000438:	4b12      	ldr	r3, [pc, #72]	@ (8000484 <MX_TIM6_Init+0x6c>)
 800043a:	2200      	movs	r2, #0
 800043c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 800043e:	4b11      	ldr	r3, [pc, #68]	@ (8000484 <MX_TIM6_Init+0x6c>)
 8000440:	2263      	movs	r2, #99	@ 0x63
 8000442:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000444:	4b0f      	ldr	r3, [pc, #60]	@ (8000484 <MX_TIM6_Init+0x6c>)
 8000446:	2280      	movs	r2, #128	@ 0x80
 8000448:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800044a:	4b0e      	ldr	r3, [pc, #56]	@ (8000484 <MX_TIM6_Init+0x6c>)
 800044c:	0018      	movs	r0, r3
 800044e:	f002 fc67 	bl	8002d20 <HAL_TIM_Base_Init>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d001      	beq.n	800045a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000456:	f000 f8c1 	bl	80005dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800045a:	003b      	movs	r3, r7
 800045c:	2200      	movs	r2, #0
 800045e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000460:	003b      	movs	r3, r7
 8000462:	2200      	movs	r2, #0
 8000464:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000466:	003a      	movs	r2, r7
 8000468:	4b06      	ldr	r3, [pc, #24]	@ (8000484 <MX_TIM6_Init+0x6c>)
 800046a:	0011      	movs	r1, r2
 800046c:	0018      	movs	r0, r3
 800046e:	f002 fde5 	bl	800303c <HAL_TIMEx_MasterConfigSynchronization>
 8000472:	1e03      	subs	r3, r0, #0
 8000474:	d001      	beq.n	800047a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000476:	f000 f8b1 	bl	80005dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800047a:	46c0      	nop			@ (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}
 8000482:	46c0      	nop			@ (mov r8, r8)
 8000484:	20000120 	.word	0x20000120
 8000488:	40001000 	.word	0x40001000

0800048c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000492:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <MX_DMA_Init+0x38>)
 8000494:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000496:	4b0b      	ldr	r3, [pc, #44]	@ (80004c4 <MX_DMA_Init+0x38>)
 8000498:	2101      	movs	r1, #1
 800049a:	430a      	orrs	r2, r1
 800049c:	631a      	str	r2, [r3, #48]	@ 0x30
 800049e:	4b09      	ldr	r3, [pc, #36]	@ (80004c4 <MX_DMA_Init+0x38>)
 80004a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a2:	2201      	movs	r2, #1
 80004a4:	4013      	ands	r3, r2
 80004a6:	607b      	str	r3, [r7, #4]
 80004a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2100      	movs	r1, #0
 80004ae:	200b      	movs	r0, #11
 80004b0:	f000 fb1c 	bl	8000aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80004b4:	200b      	movs	r0, #11
 80004b6:	f000 fb2e 	bl	8000b16 <HAL_NVIC_EnableIRQ>

}
 80004ba:	46c0      	nop			@ (mov r8, r8)
 80004bc:	46bd      	mov	sp, r7
 80004be:	b002      	add	sp, #8
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	46c0      	nop			@ (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000

080004c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004c8:	b590      	push	{r4, r7, lr}
 80004ca:	b089      	sub	sp, #36	@ 0x24
 80004cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ce:	240c      	movs	r4, #12
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	0018      	movs	r0, r3
 80004d4:	2314      	movs	r3, #20
 80004d6:	001a      	movs	r2, r3
 80004d8:	2100      	movs	r1, #0
 80004da:	f002 ff71 	bl	80033c0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004de:	4b29      	ldr	r3, [pc, #164]	@ (8000584 <MX_GPIO_Init+0xbc>)
 80004e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004e2:	4b28      	ldr	r3, [pc, #160]	@ (8000584 <MX_GPIO_Init+0xbc>)
 80004e4:	2102      	movs	r1, #2
 80004e6:	430a      	orrs	r2, r1
 80004e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ea:	4b26      	ldr	r3, [pc, #152]	@ (8000584 <MX_GPIO_Init+0xbc>)
 80004ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ee:	2202      	movs	r2, #2
 80004f0:	4013      	ands	r3, r2
 80004f2:	60bb      	str	r3, [r7, #8]
 80004f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f6:	4b23      	ldr	r3, [pc, #140]	@ (8000584 <MX_GPIO_Init+0xbc>)
 80004f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004fa:	4b22      	ldr	r3, [pc, #136]	@ (8000584 <MX_GPIO_Init+0xbc>)
 80004fc:	2101      	movs	r1, #1
 80004fe:	430a      	orrs	r2, r1
 8000500:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000502:	4b20      	ldr	r3, [pc, #128]	@ (8000584 <MX_GPIO_Init+0xbc>)
 8000504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000506:	2201      	movs	r2, #1
 8000508:	4013      	ands	r3, r2
 800050a:	607b      	str	r3, [r7, #4]
 800050c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS2_GPIO_Port, SS2_Pin, GPIO_PIN_RESET);
 800050e:	2380      	movs	r3, #128	@ 0x80
 8000510:	015b      	lsls	r3, r3, #5
 8000512:	481d      	ldr	r0, [pc, #116]	@ (8000588 <MX_GPIO_Init+0xc0>)
 8000514:	2200      	movs	r2, #0
 8000516:	0019      	movs	r1, r3
 8000518:	f000 fe92 	bl	8001240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 800051c:	23f0      	movs	r3, #240	@ 0xf0
 800051e:	0119      	lsls	r1, r3, #4
 8000520:	23a0      	movs	r3, #160	@ 0xa0
 8000522:	05db      	lsls	r3, r3, #23
 8000524:	2200      	movs	r2, #0
 8000526:	0018      	movs	r0, r3
 8000528:	f000 fe8a 	bl	8001240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS2_Pin */
  GPIO_InitStruct.Pin = SS2_Pin;
 800052c:	193b      	adds	r3, r7, r4
 800052e:	2280      	movs	r2, #128	@ 0x80
 8000530:	0152      	lsls	r2, r2, #5
 8000532:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	193b      	adds	r3, r7, r4
 8000536:	2201      	movs	r2, #1
 8000538:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	193b      	adds	r3, r7, r4
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000540:	193b      	adds	r3, r7, r4
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SS2_GPIO_Port, &GPIO_InitStruct);
 8000546:	193b      	adds	r3, r7, r4
 8000548:	4a0f      	ldr	r2, [pc, #60]	@ (8000588 <MX_GPIO_Init+0xc0>)
 800054a:	0019      	movs	r1, r3
 800054c:	0010      	movs	r0, r2
 800054e:	f000 fd01 	bl	8000f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 8000552:	0021      	movs	r1, r4
 8000554:	187b      	adds	r3, r7, r1
 8000556:	22f0      	movs	r2, #240	@ 0xf0
 8000558:	0112      	lsls	r2, r2, #4
 800055a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2201      	movs	r2, #1
 8000560:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056e:	187a      	adds	r2, r7, r1
 8000570:	23a0      	movs	r3, #160	@ 0xa0
 8000572:	05db      	lsls	r3, r3, #23
 8000574:	0011      	movs	r1, r2
 8000576:	0018      	movs	r0, r3
 8000578:	f000 fcec 	bl	8000f54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800057c:	46c0      	nop			@ (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	b009      	add	sp, #36	@ 0x24
 8000582:	bd90      	pop	{r4, r7, pc}
 8000584:	40021000 	.word	0x40021000
 8000588:	50000400 	.word	0x50000400

0800058c <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI2){
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a04      	ldr	r2, [pc, #16]	@ (80005ac <HAL_SPI_TxCpltCallback+0x20>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d102      	bne.n	80005a4 <HAL_SPI_TxCpltCallback+0x18>
		spi_cplt_flag = 1;
 800059e:	4b04      	ldr	r3, [pc, #16]	@ (80005b0 <HAL_SPI_TxCpltCallback+0x24>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	701a      	strb	r2, [r3, #0]
	}
}
 80005a4:	46c0      	nop			@ (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b002      	add	sp, #8
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40003800 	.word	0x40003800
 80005b0:	20000160 	.word	0x20000160

080005b4 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI2){
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a04      	ldr	r2, [pc, #16]	@ (80005d4 <HAL_SPI_RxCpltCallback+0x20>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d102      	bne.n	80005cc <HAL_SPI_RxCpltCallback+0x18>
		spi_cplt_flag = 1;
 80005c6:	4b04      	ldr	r3, [pc, #16]	@ (80005d8 <HAL_SPI_RxCpltCallback+0x24>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
	}
}
 80005cc:	46c0      	nop			@ (mov r8, r8)
 80005ce:	46bd      	mov	sp, r7
 80005d0:	b002      	add	sp, #8
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40003800 	.word	0x40003800
 80005d8:	20000160 	.word	0x20000160

080005dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e0:	b672      	cpsid	i
}
 80005e2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e4:	46c0      	nop			@ (mov r8, r8)
 80005e6:	e7fd      	b.n	80005e4 <Error_Handler+0x8>

080005e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 80005ee:	003b      	movs	r3, r7
 80005f0:	0018      	movs	r0, r3
 80005f2:	2308      	movs	r3, #8
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f002 fee2 	bl	80033c0 <memset>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <HAL_MspInit+0x50>)
 80005fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000600:	4b0d      	ldr	r3, [pc, #52]	@ (8000638 <HAL_MspInit+0x50>)
 8000602:	2101      	movs	r1, #1
 8000604:	430a      	orrs	r2, r1
 8000606:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000608:	4b0b      	ldr	r3, [pc, #44]	@ (8000638 <HAL_MspInit+0x50>)
 800060a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800060c:	4b0a      	ldr	r3, [pc, #40]	@ (8000638 <HAL_MspInit+0x50>)
 800060e:	2180      	movs	r1, #128	@ 0x80
 8000610:	0549      	lsls	r1, r1, #21
 8000612:	430a      	orrs	r2, r1
 8000614:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8000616:	003b      	movs	r3, r7
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 800061c:	003b      	movs	r3, r7
 800061e:	2200      	movs	r2, #0
 8000620:	605a      	str	r2, [r3, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8000622:	003b      	movs	r3, r7
 8000624:	0018      	movs	r0, r3
 8000626:	f000 fe8b 	bl	8001340 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 800062a:	f000 feeb 	bl	8001404 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b002      	add	sp, #8
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	40021000 	.word	0x40021000

0800063c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b089      	sub	sp, #36	@ 0x24
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000644:	240c      	movs	r4, #12
 8000646:	193b      	adds	r3, r7, r4
 8000648:	0018      	movs	r0, r3
 800064a:	2314      	movs	r3, #20
 800064c:	001a      	movs	r2, r3
 800064e:	2100      	movs	r1, #0
 8000650:	f002 feb6 	bl	80033c0 <memset>
  if(hspi->Instance==SPI2)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a45      	ldr	r2, [pc, #276]	@ (8000770 <HAL_SPI_MspInit+0x134>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d000      	beq.n	8000660 <HAL_SPI_MspInit+0x24>
 800065e:	e083      	b.n	8000768 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000660:	4b44      	ldr	r3, [pc, #272]	@ (8000774 <HAL_SPI_MspInit+0x138>)
 8000662:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000664:	4b43      	ldr	r3, [pc, #268]	@ (8000774 <HAL_SPI_MspInit+0x138>)
 8000666:	2180      	movs	r1, #128	@ 0x80
 8000668:	01c9      	lsls	r1, r1, #7
 800066a:	430a      	orrs	r2, r1
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	4b41      	ldr	r3, [pc, #260]	@ (8000774 <HAL_SPI_MspInit+0x138>)
 8000670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000672:	4b40      	ldr	r3, [pc, #256]	@ (8000774 <HAL_SPI_MspInit+0x138>)
 8000674:	2102      	movs	r1, #2
 8000676:	430a      	orrs	r2, r1
 8000678:	62da      	str	r2, [r3, #44]	@ 0x2c
 800067a:	4b3e      	ldr	r3, [pc, #248]	@ (8000774 <HAL_SPI_MspInit+0x138>)
 800067c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800067e:	2202      	movs	r2, #2
 8000680:	4013      	ands	r3, r2
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000686:	193b      	adds	r3, r7, r4
 8000688:	22e0      	movs	r2, #224	@ 0xe0
 800068a:	0212      	lsls	r2, r2, #8
 800068c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068e:	0021      	movs	r1, r4
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2202      	movs	r2, #2
 8000694:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2203      	movs	r2, #3
 80006a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2200      	movs	r2, #0
 80006a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	4a33      	ldr	r2, [pc, #204]	@ (8000778 <HAL_SPI_MspInit+0x13c>)
 80006ac:	0019      	movs	r1, r3
 80006ae:	0010      	movs	r0, r2
 80006b0:	f000 fc50 	bl	8000f54 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80006b4:	4b31      	ldr	r3, [pc, #196]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006b6:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <HAL_SPI_MspInit+0x144>)
 80006b8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 80006ba:	4b30      	ldr	r3, [pc, #192]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006bc:	2202      	movs	r2, #2
 80006be:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006c0:	4b2e      	ldr	r3, [pc, #184]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c6:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006cc:	4b2b      	ldr	r3, [pc, #172]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006ce:	2280      	movs	r2, #128	@ 0x80
 80006d0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006d2:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006d8:	4b28      	ldr	r3, [pc, #160]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006da:	2200      	movs	r2, #0
 80006dc:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80006de:	4b27      	ldr	r3, [pc, #156]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80006e4:	4b25      	ldr	r3, [pc, #148]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80006ea:	4b24      	ldr	r3, [pc, #144]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006ec:	0018      	movs	r0, r3
 80006ee:	f000 fa2f 	bl	8000b50 <HAL_DMA_Init>
 80006f2:	1e03      	subs	r3, r0, #0
 80006f4:	d001      	beq.n	80006fa <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 80006f6:	f7ff ff71 	bl	80005dc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4a1f      	ldr	r2, [pc, #124]	@ (800077c <HAL_SPI_MspInit+0x140>)
 80006fe:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000700:	4b1e      	ldr	r3, [pc, #120]	@ (800077c <HAL_SPI_MspInit+0x140>)
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000706:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000708:	4a1f      	ldr	r2, [pc, #124]	@ (8000788 <HAL_SPI_MspInit+0x14c>)
 800070a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 800070c:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 800070e:	2202      	movs	r2, #2
 8000710:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000712:	4b1c      	ldr	r3, [pc, #112]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000714:	2210      	movs	r2, #16
 8000716:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000718:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800071e:	4b19      	ldr	r3, [pc, #100]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000720:	2280      	movs	r2, #128	@ 0x80
 8000722:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000724:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000726:	2200      	movs	r2, #0
 8000728:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800072a:	4b16      	ldr	r3, [pc, #88]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000730:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000732:	2200      	movs	r2, #0
 8000734:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000738:	2200      	movs	r2, #0
 800073a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 800073e:	0018      	movs	r0, r3
 8000740:	f000 fa06 	bl	8000b50 <HAL_DMA_Init>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 8000748:	f7ff ff48 	bl	80005dc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4a0d      	ldr	r2, [pc, #52]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000750:	649a      	str	r2, [r3, #72]	@ 0x48
 8000752:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <HAL_SPI_MspInit+0x148>)
 8000754:	687a      	ldr	r2, [r7, #4]
 8000756:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000758:	2200      	movs	r2, #0
 800075a:	2100      	movs	r1, #0
 800075c:	201a      	movs	r0, #26
 800075e:	f000 f9c5 	bl	8000aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000762:	201a      	movs	r0, #26
 8000764:	f000 f9d7 	bl	8000b16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b009      	add	sp, #36	@ 0x24
 800076e:	bd90      	pop	{r4, r7, pc}
 8000770:	40003800 	.word	0x40003800
 8000774:	40021000 	.word	0x40021000
 8000778:	50000400 	.word	0x50000400
 800077c:	20000090 	.word	0x20000090
 8000780:	40020044 	.word	0x40020044
 8000784:	200000d8 	.word	0x200000d8
 8000788:	40020058 	.word	0x40020058

0800078c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a0a      	ldr	r2, [pc, #40]	@ (80007c4 <HAL_TIM_Base_MspInit+0x38>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d10d      	bne.n	80007ba <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800079e:	4b0a      	ldr	r3, [pc, #40]	@ (80007c8 <HAL_TIM_Base_MspInit+0x3c>)
 80007a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007a2:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <HAL_TIM_Base_MspInit+0x3c>)
 80007a4:	2110      	movs	r1, #16
 80007a6:	430a      	orrs	r2, r1
 80007a8:	639a      	str	r2, [r3, #56]	@ 0x38
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2100      	movs	r1, #0
 80007ae:	2011      	movs	r0, #17
 80007b0:	f000 f99c 	bl	8000aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007b4:	2011      	movs	r0, #17
 80007b6:	f000 f9ae 	bl	8000b16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	b002      	add	sp, #8
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	40001000 	.word	0x40001000
 80007c8:	40021000 	.word	0x40021000

080007cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d0:	46c0      	nop			@ (mov r8, r8)
 80007d2:	e7fd      	b.n	80007d0 <NMI_Handler+0x4>

080007d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	e7fd      	b.n	80007d8 <HardFault_Handler+0x4>

080007dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ea:	46c0      	nop			@ (mov r8, r8)
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007f4:	f000 f8b2 	bl	800095c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f8:	46c0      	nop			@ (mov r8, r8)
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
	...

08000800 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000804:	4b05      	ldr	r3, [pc, #20]	@ (800081c <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fac7 	bl	8000d9a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 800080e:	0018      	movs	r0, r3
 8000810:	f000 fac3 	bl	8000d9a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000814:	46c0      	nop			@ (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			@ (mov r8, r8)
 800081c:	20000090 	.word	0x20000090
 8000820:	200000d8 	.word	0x200000d8

08000824 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000828:	4b03      	ldr	r3, [pc, #12]	@ (8000838 <TIM6_DAC_IRQHandler+0x14>)
 800082a:	0018      	movs	r0, r3
 800082c:	f002 fab8 	bl	8002da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000830:	46c0      	nop			@ (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	20000120 	.word	0x20000120

0800083c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000840:	4b03      	ldr	r3, [pc, #12]	@ (8000850 <SPI2_IRQHandler+0x14>)
 8000842:	0018      	movs	r0, r3
 8000844:	f001 fe9a 	bl	800257c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	20000038 	.word	0x20000038

08000854 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000858:	46c0      	nop			@ (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000860:	480d      	ldr	r0, [pc, #52]	@ (8000898 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000862:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000864:	480d      	ldr	r0, [pc, #52]	@ (800089c <LoopForever+0x6>)
  ldr r1, =_edata
 8000866:	490e      	ldr	r1, [pc, #56]	@ (80008a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000868:	4a0e      	ldr	r2, [pc, #56]	@ (80008a4 <LoopForever+0xe>)
  movs r3, #0
 800086a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800086c:	e002      	b.n	8000874 <LoopCopyDataInit>

0800086e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800086e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000870:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000872:	3304      	adds	r3, #4

08000874 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000874:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000876:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000878:	d3f9      	bcc.n	800086e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800087a:	4a0b      	ldr	r2, [pc, #44]	@ (80008a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800087c:	4c0b      	ldr	r4, [pc, #44]	@ (80008ac <LoopForever+0x16>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000880:	e001      	b.n	8000886 <LoopFillZerobss>

08000882 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000882:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000884:	3204      	adds	r2, #4

08000886 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000886:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000888:	d3fb      	bcc.n	8000882 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800088a:	f7ff ffe3 	bl	8000854 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800088e:	f002 fd9f 	bl	80033d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000892:	f7ff fcc5 	bl	8000220 <main>

08000896 <LoopForever>:

LoopForever:
    b LoopForever
 8000896:	e7fe      	b.n	8000896 <LoopForever>
  ldr   r0, =_estack
 8000898:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800089c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008a0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008a4:	08003494 	.word	0x08003494
  ldr r2, =_sbss
 80008a8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008ac:	20000170 	.word	0x20000170

080008b0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008b0:	e7fe      	b.n	80008b0 <ADC1_COMP_IRQHandler>
	...

080008b4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008ba:	1dfb      	adds	r3, r7, #7
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80008c0:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <HAL_Init+0x3c>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <HAL_Init+0x3c>)
 80008c6:	2140      	movs	r1, #64	@ 0x40
 80008c8:	430a      	orrs	r2, r1
 80008ca:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008cc:	2003      	movs	r0, #3
 80008ce:	f000 f811 	bl	80008f4 <HAL_InitTick>
 80008d2:	1e03      	subs	r3, r0, #0
 80008d4:	d003      	beq.n	80008de <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80008d6:	1dfb      	adds	r3, r7, #7
 80008d8:	2201      	movs	r2, #1
 80008da:	701a      	strb	r2, [r3, #0]
 80008dc:	e001      	b.n	80008e2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008de:	f7ff fe83 	bl	80005e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008e2:	1dfb      	adds	r3, r7, #7
 80008e4:	781b      	ldrb	r3, [r3, #0]
}
 80008e6:	0018      	movs	r0, r3
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b002      	add	sp, #8
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			@ (mov r8, r8)
 80008f0:	40022000 	.word	0x40022000

080008f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f4:	b590      	push	{r4, r7, lr}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <HAL_InitTick+0x5c>)
 80008fe:	681c      	ldr	r4, [r3, #0]
 8000900:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <HAL_InitTick+0x60>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	0019      	movs	r1, r3
 8000906:	23fa      	movs	r3, #250	@ 0xfa
 8000908:	0098      	lsls	r0, r3, #2
 800090a:	f7ff fbfd 	bl	8000108 <__udivsi3>
 800090e:	0003      	movs	r3, r0
 8000910:	0019      	movs	r1, r3
 8000912:	0020      	movs	r0, r4
 8000914:	f7ff fbf8 	bl	8000108 <__udivsi3>
 8000918:	0003      	movs	r3, r0
 800091a:	0018      	movs	r0, r3
 800091c:	f000 f90b 	bl	8000b36 <HAL_SYSTICK_Config>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000924:	2301      	movs	r3, #1
 8000926:	e00f      	b.n	8000948 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2b03      	cmp	r3, #3
 800092c:	d80b      	bhi.n	8000946 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800092e:	6879      	ldr	r1, [r7, #4]
 8000930:	2301      	movs	r3, #1
 8000932:	425b      	negs	r3, r3
 8000934:	2200      	movs	r2, #0
 8000936:	0018      	movs	r0, r3
 8000938:	f000 f8d8 	bl	8000aec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800093c:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <HAL_InitTick+0x64>)
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000942:	2300      	movs	r3, #0
 8000944:	e000      	b.n	8000948 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
}
 8000948:	0018      	movs	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	b003      	add	sp, #12
 800094e:	bd90      	pop	{r4, r7, pc}
 8000950:	20000000 	.word	0x20000000
 8000954:	20000008 	.word	0x20000008
 8000958:	20000004 	.word	0x20000004

0800095c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000960:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <HAL_IncTick+0x1c>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	001a      	movs	r2, r3
 8000966:	4b05      	ldr	r3, [pc, #20]	@ (800097c <HAL_IncTick+0x20>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	18d2      	adds	r2, r2, r3
 800096c:	4b03      	ldr	r3, [pc, #12]	@ (800097c <HAL_IncTick+0x20>)
 800096e:	601a      	str	r2, [r3, #0]
}
 8000970:	46c0      	nop			@ (mov r8, r8)
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	20000008 	.word	0x20000008
 800097c:	20000164 	.word	0x20000164

08000980 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  return uwTick;
 8000984:	4b02      	ldr	r3, [pc, #8]	@ (8000990 <HAL_GetTick+0x10>)
 8000986:	681b      	ldr	r3, [r3, #0]
}
 8000988:	0018      	movs	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	20000164 	.word	0x20000164

08000994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	0002      	movs	r2, r0
 800099c:	1dfb      	adds	r3, r7, #7
 800099e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009a0:	1dfb      	adds	r3, r7, #7
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80009a6:	d809      	bhi.n	80009bc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009a8:	1dfb      	adds	r3, r7, #7
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	001a      	movs	r2, r3
 80009ae:	231f      	movs	r3, #31
 80009b0:	401a      	ands	r2, r3
 80009b2:	4b04      	ldr	r3, [pc, #16]	@ (80009c4 <__NVIC_EnableIRQ+0x30>)
 80009b4:	2101      	movs	r1, #1
 80009b6:	4091      	lsls	r1, r2
 80009b8:	000a      	movs	r2, r1
 80009ba:	601a      	str	r2, [r3, #0]
  }
}
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	b002      	add	sp, #8
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	e000e100 	.word	0xe000e100

080009c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009c8:	b590      	push	{r4, r7, lr}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	0002      	movs	r2, r0
 80009d0:	6039      	str	r1, [r7, #0]
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009d6:	1dfb      	adds	r3, r7, #7
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	2b7f      	cmp	r3, #127	@ 0x7f
 80009dc:	d828      	bhi.n	8000a30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009de:	4a2f      	ldr	r2, [pc, #188]	@ (8000a9c <__NVIC_SetPriority+0xd4>)
 80009e0:	1dfb      	adds	r3, r7, #7
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b25b      	sxtb	r3, r3
 80009e6:	089b      	lsrs	r3, r3, #2
 80009e8:	33c0      	adds	r3, #192	@ 0xc0
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	589b      	ldr	r3, [r3, r2]
 80009ee:	1dfa      	adds	r2, r7, #7
 80009f0:	7812      	ldrb	r2, [r2, #0]
 80009f2:	0011      	movs	r1, r2
 80009f4:	2203      	movs	r2, #3
 80009f6:	400a      	ands	r2, r1
 80009f8:	00d2      	lsls	r2, r2, #3
 80009fa:	21ff      	movs	r1, #255	@ 0xff
 80009fc:	4091      	lsls	r1, r2
 80009fe:	000a      	movs	r2, r1
 8000a00:	43d2      	mvns	r2, r2
 8000a02:	401a      	ands	r2, r3
 8000a04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	019b      	lsls	r3, r3, #6
 8000a0a:	22ff      	movs	r2, #255	@ 0xff
 8000a0c:	401a      	ands	r2, r3
 8000a0e:	1dfb      	adds	r3, r7, #7
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	0018      	movs	r0, r3
 8000a14:	2303      	movs	r3, #3
 8000a16:	4003      	ands	r3, r0
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a1c:	481f      	ldr	r0, [pc, #124]	@ (8000a9c <__NVIC_SetPriority+0xd4>)
 8000a1e:	1dfb      	adds	r3, r7, #7
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	b25b      	sxtb	r3, r3
 8000a24:	089b      	lsrs	r3, r3, #2
 8000a26:	430a      	orrs	r2, r1
 8000a28:	33c0      	adds	r3, #192	@ 0xc0
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a2e:	e031      	b.n	8000a94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a30:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa0 <__NVIC_SetPriority+0xd8>)
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	0019      	movs	r1, r3
 8000a38:	230f      	movs	r3, #15
 8000a3a:	400b      	ands	r3, r1
 8000a3c:	3b08      	subs	r3, #8
 8000a3e:	089b      	lsrs	r3, r3, #2
 8000a40:	3306      	adds	r3, #6
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	18d3      	adds	r3, r2, r3
 8000a46:	3304      	adds	r3, #4
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	1dfa      	adds	r2, r7, #7
 8000a4c:	7812      	ldrb	r2, [r2, #0]
 8000a4e:	0011      	movs	r1, r2
 8000a50:	2203      	movs	r2, #3
 8000a52:	400a      	ands	r2, r1
 8000a54:	00d2      	lsls	r2, r2, #3
 8000a56:	21ff      	movs	r1, #255	@ 0xff
 8000a58:	4091      	lsls	r1, r2
 8000a5a:	000a      	movs	r2, r1
 8000a5c:	43d2      	mvns	r2, r2
 8000a5e:	401a      	ands	r2, r3
 8000a60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	019b      	lsls	r3, r3, #6
 8000a66:	22ff      	movs	r2, #255	@ 0xff
 8000a68:	401a      	ands	r2, r3
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	0018      	movs	r0, r3
 8000a70:	2303      	movs	r3, #3
 8000a72:	4003      	ands	r3, r0
 8000a74:	00db      	lsls	r3, r3, #3
 8000a76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a78:	4809      	ldr	r0, [pc, #36]	@ (8000aa0 <__NVIC_SetPriority+0xd8>)
 8000a7a:	1dfb      	adds	r3, r7, #7
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	001c      	movs	r4, r3
 8000a80:	230f      	movs	r3, #15
 8000a82:	4023      	ands	r3, r4
 8000a84:	3b08      	subs	r3, #8
 8000a86:	089b      	lsrs	r3, r3, #2
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	3306      	adds	r3, #6
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	18c3      	adds	r3, r0, r3
 8000a90:	3304      	adds	r3, #4
 8000a92:	601a      	str	r2, [r3, #0]
}
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b003      	add	sp, #12
 8000a9a:	bd90      	pop	{r4, r7, pc}
 8000a9c:	e000e100 	.word	0xe000e100
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	1e5a      	subs	r2, r3, #1
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	045b      	lsls	r3, r3, #17
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d301      	bcc.n	8000abc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ab8:	2301      	movs	r3, #1
 8000aba:	e010      	b.n	8000ade <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000abc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <SysTick_Config+0x44>)
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	3a01      	subs	r2, #1
 8000ac2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	425b      	negs	r3, r3
 8000ac8:	2103      	movs	r1, #3
 8000aca:	0018      	movs	r0, r3
 8000acc:	f7ff ff7c 	bl	80009c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ad0:	4b05      	ldr	r3, [pc, #20]	@ (8000ae8 <SysTick_Config+0x44>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ad6:	4b04      	ldr	r3, [pc, #16]	@ (8000ae8 <SysTick_Config+0x44>)
 8000ad8:	2207      	movs	r2, #7
 8000ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000adc:	2300      	movs	r3, #0
}
 8000ade:	0018      	movs	r0, r3
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	b002      	add	sp, #8
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	e000e010 	.word	0xe000e010

08000aec <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60b9      	str	r1, [r7, #8]
 8000af4:	607a      	str	r2, [r7, #4]
 8000af6:	210f      	movs	r1, #15
 8000af8:	187b      	adds	r3, r7, r1
 8000afa:	1c02      	adds	r2, r0, #0
 8000afc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000afe:	68ba      	ldr	r2, [r7, #8]
 8000b00:	187b      	adds	r3, r7, r1
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b25b      	sxtb	r3, r3
 8000b06:	0011      	movs	r1, r2
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f7ff ff5d 	bl	80009c8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b004      	add	sp, #16
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b082      	sub	sp, #8
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	0002      	movs	r2, r0
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f7ff ff33 	bl	8000994 <__NVIC_EnableIRQ>
}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b002      	add	sp, #8
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	0018      	movs	r0, r3
 8000b42:	f7ff ffaf 	bl	8000aa4 <SysTick_Config>
 8000b46:	0003      	movs	r3, r0
}
 8000b48:	0018      	movs	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b002      	add	sp, #8
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d101      	bne.n	8000b62 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e061      	b.n	8000c26 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a32      	ldr	r2, [pc, #200]	@ (8000c30 <HAL_DMA_Init+0xe0>)
 8000b68:	4694      	mov	ip, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	2114      	movs	r1, #20
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f7ff faca 	bl	8000108 <__udivsi3>
 8000b74:	0003      	movs	r3, r0
 8000b76:	009a      	lsls	r2, r3, #2
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <HAL_DMA_Init+0xe4>)
 8000b80:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2225      	movs	r2, #37	@ 0x25
 8000b86:	2102      	movs	r1, #2
 8000b88:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	4a28      	ldr	r2, [pc, #160]	@ (8000c38 <HAL_DMA_Init+0xe8>)
 8000b96:	4013      	ands	r3, r2
 8000b98:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6a1b      	ldr	r3, [r3, #32]
 8000bc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000bc2:	68fa      	ldr	r2, [r7, #12]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	68fa      	ldr	r2, [r7, #12]
 8000bce:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	2380      	movs	r3, #128	@ 0x80
 8000bd6:	01db      	lsls	r3, r3, #7
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d018      	beq.n	8000c0e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000bdc:	4b17      	ldr	r3, [pc, #92]	@ (8000c3c <HAL_DMA_Init+0xec>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be4:	211c      	movs	r1, #28
 8000be6:	400b      	ands	r3, r1
 8000be8:	210f      	movs	r1, #15
 8000bea:	4099      	lsls	r1, r3
 8000bec:	000b      	movs	r3, r1
 8000bee:	43d9      	mvns	r1, r3
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <HAL_DMA_Init+0xec>)
 8000bf2:	400a      	ands	r2, r1
 8000bf4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <HAL_DMA_Init+0xec>)
 8000bf8:	6819      	ldr	r1, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	685a      	ldr	r2, [r3, #4]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c02:	201c      	movs	r0, #28
 8000c04:	4003      	ands	r3, r0
 8000c06:	409a      	lsls	r2, r3
 8000c08:	4b0c      	ldr	r3, [pc, #48]	@ (8000c3c <HAL_DMA_Init+0xec>)
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2225      	movs	r2, #37	@ 0x25
 8000c18:	2101      	movs	r1, #1
 8000c1a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2224      	movs	r2, #36	@ 0x24
 8000c20:	2100      	movs	r1, #0
 8000c22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	0018      	movs	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b004      	add	sp, #16
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			@ (mov r8, r8)
 8000c30:	bffdfff8 	.word	0xbffdfff8
 8000c34:	40020000 	.word	0x40020000
 8000c38:	ffff800f 	.word	0xffff800f
 8000c3c:	400200a8 	.word	0x400200a8

08000c40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
 8000c4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c4e:	2317      	movs	r3, #23
 8000c50:	18fb      	adds	r3, r7, r3
 8000c52:	2200      	movs	r2, #0
 8000c54:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	2224      	movs	r2, #36	@ 0x24
 8000c5a:	5c9b      	ldrb	r3, [r3, r2]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d101      	bne.n	8000c64 <HAL_DMA_Start_IT+0x24>
 8000c60:	2302      	movs	r3, #2
 8000c62:	e04f      	b.n	8000d04 <HAL_DMA_Start_IT+0xc4>
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	2224      	movs	r2, #36	@ 0x24
 8000c68:	2101      	movs	r1, #1
 8000c6a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	2225      	movs	r2, #37	@ 0x25
 8000c70:	5c9b      	ldrb	r3, [r3, r2]
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d13a      	bne.n	8000cee <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2225      	movs	r2, #37	@ 0x25
 8000c7c:	2102      	movs	r1, #2
 8000c7e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	2200      	movs	r2, #0
 8000c84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2101      	movs	r1, #1
 8000c92:	438a      	bics	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	68b9      	ldr	r1, [r7, #8]
 8000c9c:	68f8      	ldr	r0, [r7, #12]
 8000c9e:	f000 f92a 	bl	8000ef6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d008      	beq.n	8000cbc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	210e      	movs	r1, #14
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	e00f      	b.n	8000cdc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2104      	movs	r1, #4
 8000cc8:	438a      	bics	r2, r1
 8000cca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	210a      	movs	r1, #10
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	e007      	b.n	8000cfe <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	2224      	movs	r2, #36	@ 0x24
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000cf6:	2317      	movs	r3, #23
 8000cf8:	18fb      	adds	r3, r7, r3
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8000cfe:	2317      	movs	r3, #23
 8000d00:	18fb      	adds	r3, r7, r3
 8000d02:	781b      	ldrb	r3, [r3, #0]
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b006      	add	sp, #24
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d14:	210f      	movs	r1, #15
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2200      	movs	r2, #0
 8000d1a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2225      	movs	r2, #37	@ 0x25
 8000d20:	5c9b      	ldrb	r3, [r3, r2]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d006      	beq.n	8000d36 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2204      	movs	r2, #4
 8000d2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2201      	movs	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]
 8000d34:	e02a      	b.n	8000d8c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	210e      	movs	r1, #14
 8000d42:	438a      	bics	r2, r1
 8000d44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2101      	movs	r1, #1
 8000d52:	438a      	bics	r2, r1
 8000d54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5a:	221c      	movs	r2, #28
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	2101      	movs	r1, #1
 8000d64:	4091      	lsls	r1, r2
 8000d66:	000a      	movs	r2, r1
 8000d68:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2225      	movs	r2, #37	@ 0x25
 8000d6e:	2101      	movs	r1, #1
 8000d70:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2224      	movs	r2, #36	@ 0x24
 8000d76:	2100      	movs	r1, #0
 8000d78:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d004      	beq.n	8000d8c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	0010      	movs	r0, r2
 8000d8a:	4798      	blx	r3
    }
  }
  return status;
 8000d8c:	230f      	movs	r3, #15
 8000d8e:	18fb      	adds	r3, r7, r3
 8000d90:	781b      	ldrb	r3, [r3, #0]
}
 8000d92:	0018      	movs	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b004      	add	sp, #16
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b084      	sub	sp, #16
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db6:	221c      	movs	r2, #28
 8000db8:	4013      	ands	r3, r2
 8000dba:	2204      	movs	r2, #4
 8000dbc:	409a      	lsls	r2, r3
 8000dbe:	0013      	movs	r3, r2
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	d026      	beq.n	8000e14 <HAL_DMA_IRQHandler+0x7a>
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	2204      	movs	r2, #4
 8000dca:	4013      	ands	r3, r2
 8000dcc:	d022      	beq.n	8000e14 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2220      	movs	r2, #32
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	d107      	bne.n	8000dea <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2104      	movs	r1, #4
 8000de6:	438a      	bics	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dee:	221c      	movs	r2, #28
 8000df0:	401a      	ands	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df6:	2104      	movs	r1, #4
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	000a      	movs	r2, r1
 8000dfc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d100      	bne.n	8000e08 <HAL_DMA_IRQHandler+0x6e>
 8000e06:	e071      	b.n	8000eec <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	0010      	movs	r0, r2
 8000e10:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8000e12:	e06b      	b.n	8000eec <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e18:	221c      	movs	r2, #28
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	4013      	ands	r3, r2
 8000e26:	d02d      	beq.n	8000e84 <HAL_DMA_IRQHandler+0xea>
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d029      	beq.n	8000e84 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2220      	movs	r2, #32
 8000e38:	4013      	ands	r3, r2
 8000e3a:	d10b      	bne.n	8000e54 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	210a      	movs	r1, #10
 8000e48:	438a      	bics	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2225      	movs	r2, #37	@ 0x25
 8000e50:	2101      	movs	r1, #1
 8000e52:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e58:	221c      	movs	r2, #28
 8000e5a:	401a      	ands	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e60:	2102      	movs	r1, #2
 8000e62:	4091      	lsls	r1, r2
 8000e64:	000a      	movs	r2, r1
 8000e66:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2224      	movs	r2, #36	@ 0x24
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d039      	beq.n	8000eec <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e7c:	687a      	ldr	r2, [r7, #4]
 8000e7e:	0010      	movs	r0, r2
 8000e80:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000e82:	e033      	b.n	8000eec <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e88:	221c      	movs	r2, #28
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	2208      	movs	r2, #8
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	0013      	movs	r3, r2
 8000e92:	68fa      	ldr	r2, [r7, #12]
 8000e94:	4013      	ands	r3, r2
 8000e96:	d02a      	beq.n	8000eee <HAL_DMA_IRQHandler+0x154>
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	2208      	movs	r2, #8
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	d026      	beq.n	8000eee <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	210e      	movs	r1, #14
 8000eac:	438a      	bics	r2, r1
 8000eae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb4:	221c      	movs	r2, #28
 8000eb6:	401a      	ands	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	4091      	lsls	r1, r2
 8000ec0:	000a      	movs	r2, r1
 8000ec2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2225      	movs	r2, #37	@ 0x25
 8000ece:	2101      	movs	r1, #1
 8000ed0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2224      	movs	r2, #36	@ 0x24
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d005      	beq.n	8000eee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	0010      	movs	r0, r2
 8000eea:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46c0      	nop			@ (mov r8, r8)
}
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b004      	add	sp, #16
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b084      	sub	sp, #16
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	60f8      	str	r0, [r7, #12]
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
 8000f02:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f08:	221c      	movs	r2, #28
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f10:	2101      	movs	r1, #1
 8000f12:	4091      	lsls	r1, r2
 8000f14:	000a      	movs	r2, r1
 8000f16:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	683a      	ldr	r2, [r7, #0]
 8000f1e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	2b10      	cmp	r3, #16
 8000f26:	d108      	bne.n	8000f3a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68ba      	ldr	r2, [r7, #8]
 8000f36:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f38:	e007      	b.n	8000f4a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	60da      	str	r2, [r3, #12]
}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b004      	add	sp, #16
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f6a:	e14f      	b.n	800120c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2101      	movs	r1, #1
 8000f72:	697a      	ldr	r2, [r7, #20]
 8000f74:	4091      	lsls	r1, r2
 8000f76:	000a      	movs	r2, r1
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d100      	bne.n	8000f84 <HAL_GPIO_Init+0x30>
 8000f82:	e140      	b.n	8001206 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	2203      	movs	r2, #3
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d005      	beq.n	8000f9c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	2203      	movs	r2, #3
 8000f96:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d130      	bne.n	8000ffe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	409a      	lsls	r2, r3
 8000faa:	0013      	movs	r3, r2
 8000fac:	43da      	mvns	r2, r3
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	409a      	lsls	r2, r3
 8000fbe:	0013      	movs	r3, r2
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	409a      	lsls	r2, r3
 8000fd8:	0013      	movs	r3, r2
 8000fda:	43da      	mvns	r2, r3
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	091b      	lsrs	r3, r3, #4
 8000fe8:	2201      	movs	r2, #1
 8000fea:	401a      	ands	r2, r3
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	409a      	lsls	r2, r3
 8000ff0:	0013      	movs	r3, r2
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2203      	movs	r2, #3
 8001004:	4013      	ands	r3, r2
 8001006:	2b03      	cmp	r3, #3
 8001008:	d017      	beq.n	800103a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68db      	ldr	r3, [r3, #12]
 800100e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	2203      	movs	r2, #3
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	43da      	mvns	r2, r3
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	689a      	ldr	r2, [r3, #8]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	409a      	lsls	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	2203      	movs	r2, #3
 8001040:	4013      	ands	r3, r2
 8001042:	2b02      	cmp	r3, #2
 8001044:	d123      	bne.n	800108e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	08da      	lsrs	r2, r3, #3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3208      	adds	r2, #8
 800104e:	0092      	lsls	r2, r2, #2
 8001050:	58d3      	ldr	r3, [r2, r3]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	2207      	movs	r2, #7
 8001058:	4013      	ands	r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	220f      	movs	r2, #15
 800105e:	409a      	lsls	r2, r3
 8001060:	0013      	movs	r3, r2
 8001062:	43da      	mvns	r2, r3
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	691a      	ldr	r2, [r3, #16]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2107      	movs	r1, #7
 8001072:	400b      	ands	r3, r1
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	08da      	lsrs	r2, r3, #3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3208      	adds	r2, #8
 8001088:	0092      	lsls	r2, r2, #2
 800108a:	6939      	ldr	r1, [r7, #16]
 800108c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	2203      	movs	r2, #3
 800109a:	409a      	lsls	r2, r3
 800109c:	0013      	movs	r3, r2
 800109e:	43da      	mvns	r2, r3
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	4013      	ands	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2203      	movs	r2, #3
 80010ac:	401a      	ands	r2, r3
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	409a      	lsls	r2, r3
 80010b4:	0013      	movs	r3, r2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	23c0      	movs	r3, #192	@ 0xc0
 80010c8:	029b      	lsls	r3, r3, #10
 80010ca:	4013      	ands	r3, r2
 80010cc:	d100      	bne.n	80010d0 <HAL_GPIO_Init+0x17c>
 80010ce:	e09a      	b.n	8001206 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d0:	4b54      	ldr	r3, [pc, #336]	@ (8001224 <HAL_GPIO_Init+0x2d0>)
 80010d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010d4:	4b53      	ldr	r3, [pc, #332]	@ (8001224 <HAL_GPIO_Init+0x2d0>)
 80010d6:	2101      	movs	r1, #1
 80010d8:	430a      	orrs	r2, r1
 80010da:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80010dc:	4a52      	ldr	r2, [pc, #328]	@ (8001228 <HAL_GPIO_Init+0x2d4>)
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	089b      	lsrs	r3, r3, #2
 80010e2:	3302      	adds	r3, #2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	589b      	ldr	r3, [r3, r2]
 80010e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	2203      	movs	r2, #3
 80010ee:	4013      	ands	r3, r2
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	220f      	movs	r2, #15
 80010f4:	409a      	lsls	r2, r3
 80010f6:	0013      	movs	r3, r2
 80010f8:	43da      	mvns	r2, r3
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	4013      	ands	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	23a0      	movs	r3, #160	@ 0xa0
 8001104:	05db      	lsls	r3, r3, #23
 8001106:	429a      	cmp	r2, r3
 8001108:	d019      	beq.n	800113e <HAL_GPIO_Init+0x1ea>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a47      	ldr	r2, [pc, #284]	@ (800122c <HAL_GPIO_Init+0x2d8>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d013      	beq.n	800113a <HAL_GPIO_Init+0x1e6>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a46      	ldr	r2, [pc, #280]	@ (8001230 <HAL_GPIO_Init+0x2dc>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00d      	beq.n	8001136 <HAL_GPIO_Init+0x1e2>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a45      	ldr	r2, [pc, #276]	@ (8001234 <HAL_GPIO_Init+0x2e0>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d007      	beq.n	8001132 <HAL_GPIO_Init+0x1de>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a44      	ldr	r2, [pc, #272]	@ (8001238 <HAL_GPIO_Init+0x2e4>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d101      	bne.n	800112e <HAL_GPIO_Init+0x1da>
 800112a:	2305      	movs	r3, #5
 800112c:	e008      	b.n	8001140 <HAL_GPIO_Init+0x1ec>
 800112e:	2306      	movs	r3, #6
 8001130:	e006      	b.n	8001140 <HAL_GPIO_Init+0x1ec>
 8001132:	2303      	movs	r3, #3
 8001134:	e004      	b.n	8001140 <HAL_GPIO_Init+0x1ec>
 8001136:	2302      	movs	r3, #2
 8001138:	e002      	b.n	8001140 <HAL_GPIO_Init+0x1ec>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <HAL_GPIO_Init+0x1ec>
 800113e:	2300      	movs	r3, #0
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	2103      	movs	r1, #3
 8001144:	400a      	ands	r2, r1
 8001146:	0092      	lsls	r2, r2, #2
 8001148:	4093      	lsls	r3, r2
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001150:	4935      	ldr	r1, [pc, #212]	@ (8001228 <HAL_GPIO_Init+0x2d4>)
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	3302      	adds	r3, #2
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800115e:	4b37      	ldr	r3, [pc, #220]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	43da      	mvns	r2, r3
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4013      	ands	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	2380      	movs	r3, #128	@ 0x80
 8001174:	035b      	lsls	r3, r3, #13
 8001176:	4013      	ands	r3, r2
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4313      	orrs	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001182:	4b2e      	ldr	r3, [pc, #184]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001188:	4b2c      	ldr	r3, [pc, #176]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	43da      	mvns	r2, r3
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685a      	ldr	r2, [r3, #4]
 800119c:	2380      	movs	r3, #128	@ 0x80
 800119e:	039b      	lsls	r3, r3, #14
 80011a0:	4013      	ands	r3, r2
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011ac:	4b23      	ldr	r3, [pc, #140]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80011b2:	4b22      	ldr	r3, [pc, #136]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	43da      	mvns	r2, r3
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685a      	ldr	r2, [r3, #4]
 80011c6:	2380      	movs	r3, #128	@ 0x80
 80011c8:	029b      	lsls	r3, r3, #10
 80011ca:	4013      	ands	r3, r2
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011d6:	4b19      	ldr	r3, [pc, #100]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011dc:	4b17      	ldr	r3, [pc, #92]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	43da      	mvns	r2, r3
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	4013      	ands	r3, r2
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001200:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <HAL_GPIO_Init+0x2e8>)
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	3301      	adds	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	40da      	lsrs	r2, r3
 8001214:	1e13      	subs	r3, r2, #0
 8001216:	d000      	beq.n	800121a <HAL_GPIO_Init+0x2c6>
 8001218:	e6a8      	b.n	8000f6c <HAL_GPIO_Init+0x18>
  }
}
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	46c0      	nop			@ (mov r8, r8)
 800121e:	46bd      	mov	sp, r7
 8001220:	b006      	add	sp, #24
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40021000 	.word	0x40021000
 8001228:	40010000 	.word	0x40010000
 800122c:	50000400 	.word	0x50000400
 8001230:	50000800 	.word	0x50000800
 8001234:	50000c00 	.word	0x50000c00
 8001238:	50001c00 	.word	0x50001c00
 800123c:	40010400 	.word	0x40010400

08001240 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	0008      	movs	r0, r1
 800124a:	0011      	movs	r1, r2
 800124c:	1cbb      	adds	r3, r7, #2
 800124e:	1c02      	adds	r2, r0, #0
 8001250:	801a      	strh	r2, [r3, #0]
 8001252:	1c7b      	adds	r3, r7, #1
 8001254:	1c0a      	adds	r2, r1, #0
 8001256:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001258:	1c7b      	adds	r3, r7, #1
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d004      	beq.n	800126a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001260:	1cbb      	adds	r3, r7, #2
 8001262:	881a      	ldrh	r2, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001268:	e003      	b.n	8001272 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800126a:	1cbb      	adds	r3, r7, #2
 800126c:	881a      	ldrh	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	b002      	add	sp, #8
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e03d      	b.n	800130a <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a20      	ldr	r2, [pc, #128]	@ (8001314 <HAL_IWDG_Init+0x98>)
 8001294:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a1f      	ldr	r2, [pc, #124]	@ (8001318 <HAL_IWDG_Init+0x9c>)
 800129c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	6852      	ldr	r2, [r2, #4]
 80012a6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6892      	ldr	r2, [r2, #8]
 80012b0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80012b2:	f7ff fb65 	bl	8000980 <HAL_GetTick>
 80012b6:	0003      	movs	r3, r0
 80012b8:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80012ba:	e00e      	b.n	80012da <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80012bc:	f7ff fb60 	bl	8000980 <HAL_GetTick>
 80012c0:	0002      	movs	r2, r0
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80012c8:	d907      	bls.n	80012da <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	2207      	movs	r2, #7
 80012d2:	4013      	ands	r3, r2
 80012d4:	d001      	beq.n	80012da <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e017      	b.n	800130a <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	2207      	movs	r2, #7
 80012e2:	4013      	ands	r3, r2
 80012e4:	d1ea      	bne.n	80012bc <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	691a      	ldr	r2, [r3, #16]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d005      	beq.n	8001300 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	68d2      	ldr	r2, [r2, #12]
 80012fc:	611a      	str	r2, [r3, #16]
 80012fe:	e003      	b.n	8001308 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a05      	ldr	r2, [pc, #20]	@ (800131c <HAL_IWDG_Init+0xa0>)
 8001306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	0018      	movs	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	b004      	add	sp, #16
 8001310:	bd80      	pop	{r7, pc}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	0000cccc 	.word	0x0000cccc
 8001318:	00005555 	.word	0x00005555
 800131c:	0000aaaa 	.word	0x0000aaaa

08001320 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a03      	ldr	r2, [pc, #12]	@ (800133c <HAL_IWDG_Refresh+0x1c>)
 800132e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	0018      	movs	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	b002      	add	sp, #8
 8001338:	bd80      	pop	{r7, pc}
 800133a:	46c0      	nop			@ (mov r8, r8)
 800133c:	0000aaaa 	.word	0x0000aaaa

08001340 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8001348:	4b2b      	ldr	r3, [pc, #172]	@ (80013f8 <HAL_PWR_ConfigPVD+0xb8>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	22e0      	movs	r2, #224	@ 0xe0
 800134e:	4393      	bics	r3, r2
 8001350:	0019      	movs	r1, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	4b28      	ldr	r3, [pc, #160]	@ (80013f8 <HAL_PWR_ConfigPVD+0xb8>)
 8001358:	430a      	orrs	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 800135c:	4b27      	ldr	r3, [pc, #156]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 800135e:	685a      	ldr	r2, [r3, #4]
 8001360:	4b26      	ldr	r3, [pc, #152]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 8001362:	4927      	ldr	r1, [pc, #156]	@ (8001400 <HAL_PWR_ConfigPVD+0xc0>)
 8001364:	400a      	ands	r2, r1
 8001366:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8001368:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b23      	ldr	r3, [pc, #140]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 800136e:	4924      	ldr	r1, [pc, #144]	@ (8001400 <HAL_PWR_ConfigPVD+0xc0>)
 8001370:	400a      	ands	r2, r1
 8001372:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8001374:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 800137a:	4921      	ldr	r1, [pc, #132]	@ (8001400 <HAL_PWR_ConfigPVD+0xc0>)
 800137c:	400a      	ands	r2, r1
 800137e:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8001380:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 8001386:	491e      	ldr	r1, [pc, #120]	@ (8001400 <HAL_PWR_ConfigPVD+0xc0>)
 8001388:	400a      	ands	r2, r1
 800138a:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	2380      	movs	r3, #128	@ 0x80
 8001392:	025b      	lsls	r3, r3, #9
 8001394:	4013      	ands	r3, r2
 8001396:	d006      	beq.n	80013a6 <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8001398:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b17      	ldr	r3, [pc, #92]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 800139e:	2180      	movs	r1, #128	@ 0x80
 80013a0:	0249      	lsls	r1, r1, #9
 80013a2:	430a      	orrs	r2, r1
 80013a4:	601a      	str	r2, [r3, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	2380      	movs	r3, #128	@ 0x80
 80013ac:	029b      	lsls	r3, r3, #10
 80013ae:	4013      	ands	r3, r2
 80013b0:	d006      	beq.n	80013c0 <HAL_PWR_ConfigPVD+0x80>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 80013b2:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 80013b8:	2180      	movs	r1, #128	@ 0x80
 80013ba:	0249      	lsls	r1, r1, #9
 80013bc:	430a      	orrs	r2, r1
 80013be:	605a      	str	r2, [r3, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	4013      	ands	r3, r2
 80013c8:	d006      	beq.n	80013d8 <HAL_PWR_ConfigPVD+0x98>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80013ca:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 80013cc:	689a      	ldr	r2, [r3, #8]
 80013ce:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 80013d0:	2180      	movs	r1, #128	@ 0x80
 80013d2:	0249      	lsls	r1, r1, #9
 80013d4:	430a      	orrs	r2, r1
 80013d6:	609a      	str	r2, [r3, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2202      	movs	r2, #2
 80013de:	4013      	ands	r3, r2
 80013e0:	d006      	beq.n	80013f0 <HAL_PWR_ConfigPVD+0xb0>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 80013e4:	68da      	ldr	r2, [r3, #12]
 80013e6:	4b05      	ldr	r3, [pc, #20]	@ (80013fc <HAL_PWR_ConfigPVD+0xbc>)
 80013e8:	2180      	movs	r1, #128	@ 0x80
 80013ea:	0249      	lsls	r1, r1, #9
 80013ec:	430a      	orrs	r2, r1
 80013ee:	60da      	str	r2, [r3, #12]
  }
}
 80013f0:	46c0      	nop			@ (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	b002      	add	sp, #8
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40007000 	.word	0x40007000
 80013fc:	40010400 	.word	0x40010400
 8001400:	fffeffff 	.word	0xfffeffff

08001404 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR, PWR_CR_PVDE);
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <HAL_PWR_EnablePVD+0x18>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b03      	ldr	r3, [pc, #12]	@ (800141c <HAL_PWR_EnablePVD+0x18>)
 800140e:	2110      	movs	r1, #16
 8001410:	430a      	orrs	r2, r1
 8001412:	601a      	str	r2, [r3, #0]
}
 8001414:	46c0      	nop			@ (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	46c0      	nop			@ (mov r8, r8)
 800141c:	40007000 	.word	0x40007000

08001420 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b08a      	sub	sp, #40	@ 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d102      	bne.n	8001434 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	f000 fbaf 	bl	8001b92 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001434:	4bcf      	ldr	r3, [pc, #828]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	220c      	movs	r2, #12
 800143a:	4013      	ands	r3, r2
 800143c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800143e:	4bcd      	ldr	r3, [pc, #820]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001440:	68da      	ldr	r2, [r3, #12]
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	025b      	lsls	r3, r3, #9
 8001446:	4013      	ands	r3, r2
 8001448:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2201      	movs	r2, #1
 8001450:	4013      	ands	r3, r2
 8001452:	d100      	bne.n	8001456 <HAL_RCC_OscConfig+0x36>
 8001454:	e07e      	b.n	8001554 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	2b08      	cmp	r3, #8
 800145a:	d007      	beq.n	800146c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800145c:	6a3b      	ldr	r3, [r7, #32]
 800145e:	2b0c      	cmp	r3, #12
 8001460:	d112      	bne.n	8001488 <HAL_RCC_OscConfig+0x68>
 8001462:	69fa      	ldr	r2, [r7, #28]
 8001464:	2380      	movs	r3, #128	@ 0x80
 8001466:	025b      	lsls	r3, r3, #9
 8001468:	429a      	cmp	r2, r3
 800146a:	d10d      	bne.n	8001488 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800146c:	4bc1      	ldr	r3, [pc, #772]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	2380      	movs	r3, #128	@ 0x80
 8001472:	029b      	lsls	r3, r3, #10
 8001474:	4013      	ands	r3, r2
 8001476:	d100      	bne.n	800147a <HAL_RCC_OscConfig+0x5a>
 8001478:	e06b      	b.n	8001552 <HAL_RCC_OscConfig+0x132>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d167      	bne.n	8001552 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	f000 fb85 	bl	8001b92 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	429a      	cmp	r2, r3
 8001492:	d107      	bne.n	80014a4 <HAL_RCC_OscConfig+0x84>
 8001494:	4bb7      	ldr	r3, [pc, #732]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4bb6      	ldr	r3, [pc, #728]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800149a:	2180      	movs	r1, #128	@ 0x80
 800149c:	0249      	lsls	r1, r1, #9
 800149e:	430a      	orrs	r2, r1
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	e027      	b.n	80014f4 <HAL_RCC_OscConfig+0xd4>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	23a0      	movs	r3, #160	@ 0xa0
 80014aa:	02db      	lsls	r3, r3, #11
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d10e      	bne.n	80014ce <HAL_RCC_OscConfig+0xae>
 80014b0:	4bb0      	ldr	r3, [pc, #704]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4baf      	ldr	r3, [pc, #700]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014b6:	2180      	movs	r1, #128	@ 0x80
 80014b8:	02c9      	lsls	r1, r1, #11
 80014ba:	430a      	orrs	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	4bad      	ldr	r3, [pc, #692]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	4bac      	ldr	r3, [pc, #688]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014c4:	2180      	movs	r1, #128	@ 0x80
 80014c6:	0249      	lsls	r1, r1, #9
 80014c8:	430a      	orrs	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	e012      	b.n	80014f4 <HAL_RCC_OscConfig+0xd4>
 80014ce:	4ba9      	ldr	r3, [pc, #676]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	4ba8      	ldr	r3, [pc, #672]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014d4:	49a8      	ldr	r1, [pc, #672]	@ (8001778 <HAL_RCC_OscConfig+0x358>)
 80014d6:	400a      	ands	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	4ba6      	ldr	r3, [pc, #664]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	2380      	movs	r3, #128	@ 0x80
 80014e0:	025b      	lsls	r3, r3, #9
 80014e2:	4013      	ands	r3, r2
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4ba2      	ldr	r3, [pc, #648]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4ba1      	ldr	r3, [pc, #644]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80014ee:	49a3      	ldr	r1, [pc, #652]	@ (800177c <HAL_RCC_OscConfig+0x35c>)
 80014f0:	400a      	ands	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d015      	beq.n	8001528 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fc:	f7ff fa40 	bl	8000980 <HAL_GetTick>
 8001500:	0003      	movs	r3, r0
 8001502:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001504:	e009      	b.n	800151a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001506:	f7ff fa3b 	bl	8000980 <HAL_GetTick>
 800150a:	0002      	movs	r2, r0
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b64      	cmp	r3, #100	@ 0x64
 8001512:	d902      	bls.n	800151a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	f000 fb3c 	bl	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800151a:	4b96      	ldr	r3, [pc, #600]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	2380      	movs	r3, #128	@ 0x80
 8001520:	029b      	lsls	r3, r3, #10
 8001522:	4013      	ands	r3, r2
 8001524:	d0ef      	beq.n	8001506 <HAL_RCC_OscConfig+0xe6>
 8001526:	e015      	b.n	8001554 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001528:	f7ff fa2a 	bl	8000980 <HAL_GetTick>
 800152c:	0003      	movs	r3, r0
 800152e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001532:	f7ff fa25 	bl	8000980 <HAL_GetTick>
 8001536:	0002      	movs	r2, r0
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b64      	cmp	r3, #100	@ 0x64
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e326      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001544:	4b8b      	ldr	r3, [pc, #556]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	029b      	lsls	r3, r3, #10
 800154c:	4013      	ands	r3, r2
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x112>
 8001550:	e000      	b.n	8001554 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001552:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d100      	bne.n	8001560 <HAL_RCC_OscConfig+0x140>
 800155e:	e08b      	b.n	8001678 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	2b04      	cmp	r3, #4
 800156a:	d005      	beq.n	8001578 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800156c:	6a3b      	ldr	r3, [r7, #32]
 800156e:	2b0c      	cmp	r3, #12
 8001570:	d13e      	bne.n	80015f0 <HAL_RCC_OscConfig+0x1d0>
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d13b      	bne.n	80015f0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001578:	4b7e      	ldr	r3, [pc, #504]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2204      	movs	r2, #4
 800157e:	4013      	ands	r3, r2
 8001580:	d004      	beq.n	800158c <HAL_RCC_OscConfig+0x16c>
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d101      	bne.n	800158c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e302      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800158c:	4b79      	ldr	r3, [pc, #484]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	4a7b      	ldr	r2, [pc, #492]	@ (8001780 <HAL_RCC_OscConfig+0x360>)
 8001592:	4013      	ands	r3, r2
 8001594:	0019      	movs	r1, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	021a      	lsls	r2, r3, #8
 800159c:	4b75      	ldr	r3, [pc, #468]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800159e:	430a      	orrs	r2, r1
 80015a0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015a2:	4b74      	ldr	r3, [pc, #464]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2209      	movs	r2, #9
 80015a8:	4393      	bics	r3, r2
 80015aa:	0019      	movs	r1, r3
 80015ac:	4b71      	ldr	r3, [pc, #452]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015b4:	f000 fc40 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 80015b8:	0001      	movs	r1, r0
 80015ba:	4b6e      	ldr	r3, [pc, #440]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	091b      	lsrs	r3, r3, #4
 80015c0:	220f      	movs	r2, #15
 80015c2:	4013      	ands	r3, r2
 80015c4:	4a6f      	ldr	r2, [pc, #444]	@ (8001784 <HAL_RCC_OscConfig+0x364>)
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	000a      	movs	r2, r1
 80015ca:	40da      	lsrs	r2, r3
 80015cc:	4b6e      	ldr	r3, [pc, #440]	@ (8001788 <HAL_RCC_OscConfig+0x368>)
 80015ce:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80015d0:	4b6e      	ldr	r3, [pc, #440]	@ (800178c <HAL_RCC_OscConfig+0x36c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2513      	movs	r5, #19
 80015d6:	197c      	adds	r4, r7, r5
 80015d8:	0018      	movs	r0, r3
 80015da:	f7ff f98b 	bl	80008f4 <HAL_InitTick>
 80015de:	0003      	movs	r3, r0
 80015e0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80015e2:	197b      	adds	r3, r7, r5
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d046      	beq.n	8001678 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80015ea:	197b      	adds	r3, r7, r5
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	e2d0      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d027      	beq.n	8001646 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2209      	movs	r2, #9
 80015fc:	4393      	bics	r3, r2
 80015fe:	0019      	movs	r1, r3
 8001600:	4b5c      	ldr	r3, [pc, #368]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	430a      	orrs	r2, r1
 8001606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001608:	f7ff f9ba 	bl	8000980 <HAL_GetTick>
 800160c:	0003      	movs	r3, r0
 800160e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001612:	f7ff f9b5 	bl	8000980 <HAL_GetTick>
 8001616:	0002      	movs	r2, r0
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e2b6      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001624:	4b53      	ldr	r3, [pc, #332]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2204      	movs	r2, #4
 800162a:	4013      	ands	r3, r2
 800162c:	d0f1      	beq.n	8001612 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800162e:	4b51      	ldr	r3, [pc, #324]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4a53      	ldr	r2, [pc, #332]	@ (8001780 <HAL_RCC_OscConfig+0x360>)
 8001634:	4013      	ands	r3, r2
 8001636:	0019      	movs	r1, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	691b      	ldr	r3, [r3, #16]
 800163c:	021a      	lsls	r2, r3, #8
 800163e:	4b4d      	ldr	r3, [pc, #308]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001640:	430a      	orrs	r2, r1
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	e018      	b.n	8001678 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001646:	4b4b      	ldr	r3, [pc, #300]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	4b4a      	ldr	r3, [pc, #296]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800164c:	2101      	movs	r1, #1
 800164e:	438a      	bics	r2, r1
 8001650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001652:	f7ff f995 	bl	8000980 <HAL_GetTick>
 8001656:	0003      	movs	r3, r0
 8001658:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800165c:	f7ff f990 	bl	8000980 <HAL_GetTick>
 8001660:	0002      	movs	r2, r0
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e291      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800166e:	4b41      	ldr	r3, [pc, #260]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2204      	movs	r2, #4
 8001674:	4013      	ands	r3, r2
 8001676:	d1f1      	bne.n	800165c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2210      	movs	r2, #16
 800167e:	4013      	ands	r3, r2
 8001680:	d100      	bne.n	8001684 <HAL_RCC_OscConfig+0x264>
 8001682:	e0a1      	b.n	80017c8 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d140      	bne.n	800170c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800168a:	4b3a      	ldr	r3, [pc, #232]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	2380      	movs	r3, #128	@ 0x80
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4013      	ands	r3, r2
 8001694:	d005      	beq.n	80016a2 <HAL_RCC_OscConfig+0x282>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e277      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016a2:	4b34      	ldr	r3, [pc, #208]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	4a3a      	ldr	r2, [pc, #232]	@ (8001790 <HAL_RCC_OscConfig+0x370>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	0019      	movs	r1, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016b0:	4b30      	ldr	r3, [pc, #192]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80016b2:	430a      	orrs	r2, r1
 80016b4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	021b      	lsls	r3, r3, #8
 80016bc:	0a19      	lsrs	r1, r3, #8
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	061a      	lsls	r2, r3, #24
 80016c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80016c6:	430a      	orrs	r2, r1
 80016c8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ce:	0b5b      	lsrs	r3, r3, #13
 80016d0:	3301      	adds	r3, #1
 80016d2:	2280      	movs	r2, #128	@ 0x80
 80016d4:	0212      	lsls	r2, r2, #8
 80016d6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016d8:	4b26      	ldr	r3, [pc, #152]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	091b      	lsrs	r3, r3, #4
 80016de:	210f      	movs	r1, #15
 80016e0:	400b      	ands	r3, r1
 80016e2:	4928      	ldr	r1, [pc, #160]	@ (8001784 <HAL_RCC_OscConfig+0x364>)
 80016e4:	5ccb      	ldrb	r3, [r1, r3]
 80016e6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016e8:	4b27      	ldr	r3, [pc, #156]	@ (8001788 <HAL_RCC_OscConfig+0x368>)
 80016ea:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80016ec:	4b27      	ldr	r3, [pc, #156]	@ (800178c <HAL_RCC_OscConfig+0x36c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2513      	movs	r5, #19
 80016f2:	197c      	adds	r4, r7, r5
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff f8fd 	bl	80008f4 <HAL_InitTick>
 80016fa:	0003      	movs	r3, r0
 80016fc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80016fe:	197b      	adds	r3, r7, r5
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d060      	beq.n	80017c8 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001706:	197b      	adds	r3, r7, r5
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	e242      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69db      	ldr	r3, [r3, #28]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d03f      	beq.n	8001794 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001714:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800171a:	2180      	movs	r1, #128	@ 0x80
 800171c:	0049      	lsls	r1, r1, #1
 800171e:	430a      	orrs	r2, r1
 8001720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001722:	f7ff f92d 	bl	8000980 <HAL_GetTick>
 8001726:	0003      	movs	r3, r0
 8001728:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800172c:	f7ff f928 	bl	8000980 <HAL_GetTick>
 8001730:	0002      	movs	r2, r0
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e229      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800173e:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	2380      	movs	r3, #128	@ 0x80
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4013      	ands	r3, r2
 8001748:	d0f0      	beq.n	800172c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	4a10      	ldr	r2, [pc, #64]	@ (8001790 <HAL_RCC_OscConfig+0x370>)
 8001750:	4013      	ands	r3, r2
 8001752:	0019      	movs	r1, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001758:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800175a:	430a      	orrs	r2, r1
 800175c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800175e:	4b05      	ldr	r3, [pc, #20]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	0a19      	lsrs	r1, r3, #8
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	061a      	lsls	r2, r3, #24
 800176c:	4b01      	ldr	r3, [pc, #4]	@ (8001774 <HAL_RCC_OscConfig+0x354>)
 800176e:	430a      	orrs	r2, r1
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	e029      	b.n	80017c8 <HAL_RCC_OscConfig+0x3a8>
 8001774:	40021000 	.word	0x40021000
 8001778:	fffeffff 	.word	0xfffeffff
 800177c:	fffbffff 	.word	0xfffbffff
 8001780:	ffffe0ff 	.word	0xffffe0ff
 8001784:	08003430 	.word	0x08003430
 8001788:	20000000 	.word	0x20000000
 800178c:	20000004 	.word	0x20000004
 8001790:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001794:	4bbd      	ldr	r3, [pc, #756]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	4bbc      	ldr	r3, [pc, #752]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 800179a:	49bd      	ldr	r1, [pc, #756]	@ (8001a90 <HAL_RCC_OscConfig+0x670>)
 800179c:	400a      	ands	r2, r1
 800179e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff f8ee 	bl	8000980 <HAL_GetTick>
 80017a4:	0003      	movs	r3, r0
 80017a6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017aa:	f7ff f8e9 	bl	8000980 <HAL_GetTick>
 80017ae:	0002      	movs	r2, r0
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e1ea      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017bc:	4bb3      	ldr	r3, [pc, #716]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2380      	movs	r3, #128	@ 0x80
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4013      	ands	r3, r2
 80017c6:	d1f0      	bne.n	80017aa <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2208      	movs	r2, #8
 80017ce:	4013      	ands	r3, r2
 80017d0:	d036      	beq.n	8001840 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d019      	beq.n	800180e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017da:	4bac      	ldr	r3, [pc, #688]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80017dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017de:	4bab      	ldr	r3, [pc, #684]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80017e0:	2101      	movs	r1, #1
 80017e2:	430a      	orrs	r2, r1
 80017e4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e6:	f7ff f8cb 	bl	8000980 <HAL_GetTick>
 80017ea:	0003      	movs	r3, r0
 80017ec:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f0:	f7ff f8c6 	bl	8000980 <HAL_GetTick>
 80017f4:	0002      	movs	r2, r0
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e1c7      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001802:	4ba2      	ldr	r3, [pc, #648]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001806:	2202      	movs	r2, #2
 8001808:	4013      	ands	r3, r2
 800180a:	d0f1      	beq.n	80017f0 <HAL_RCC_OscConfig+0x3d0>
 800180c:	e018      	b.n	8001840 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800180e:	4b9f      	ldr	r3, [pc, #636]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001810:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001812:	4b9e      	ldr	r3, [pc, #632]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001814:	2101      	movs	r1, #1
 8001816:	438a      	bics	r2, r1
 8001818:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181a:	f7ff f8b1 	bl	8000980 <HAL_GetTick>
 800181e:	0003      	movs	r3, r0
 8001820:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001824:	f7ff f8ac 	bl	8000980 <HAL_GetTick>
 8001828:	0002      	movs	r2, r0
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e1ad      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001836:	4b95      	ldr	r3, [pc, #596]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800183a:	2202      	movs	r2, #2
 800183c:	4013      	ands	r3, r2
 800183e:	d1f1      	bne.n	8001824 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2204      	movs	r2, #4
 8001846:	4013      	ands	r3, r2
 8001848:	d100      	bne.n	800184c <HAL_RCC_OscConfig+0x42c>
 800184a:	e0ae      	b.n	80019aa <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800184c:	2027      	movs	r0, #39	@ 0x27
 800184e:	183b      	adds	r3, r7, r0
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001854:	4b8d      	ldr	r3, [pc, #564]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001856:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	055b      	lsls	r3, r3, #21
 800185c:	4013      	ands	r3, r2
 800185e:	d109      	bne.n	8001874 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001860:	4b8a      	ldr	r3, [pc, #552]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001862:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001864:	4b89      	ldr	r3, [pc, #548]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001866:	2180      	movs	r1, #128	@ 0x80
 8001868:	0549      	lsls	r1, r1, #21
 800186a:	430a      	orrs	r2, r1
 800186c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800186e:	183b      	adds	r3, r7, r0
 8001870:	2201      	movs	r2, #1
 8001872:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001874:	4b87      	ldr	r3, [pc, #540]	@ (8001a94 <HAL_RCC_OscConfig+0x674>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	2380      	movs	r3, #128	@ 0x80
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4013      	ands	r3, r2
 800187e:	d11a      	bne.n	80018b6 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001880:	4b84      	ldr	r3, [pc, #528]	@ (8001a94 <HAL_RCC_OscConfig+0x674>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4b83      	ldr	r3, [pc, #524]	@ (8001a94 <HAL_RCC_OscConfig+0x674>)
 8001886:	2180      	movs	r1, #128	@ 0x80
 8001888:	0049      	lsls	r1, r1, #1
 800188a:	430a      	orrs	r2, r1
 800188c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800188e:	f7ff f877 	bl	8000980 <HAL_GetTick>
 8001892:	0003      	movs	r3, r0
 8001894:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001898:	f7ff f872 	bl	8000980 <HAL_GetTick>
 800189c:	0002      	movs	r2, r0
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b64      	cmp	r3, #100	@ 0x64
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e173      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	4b7a      	ldr	r3, [pc, #488]	@ (8001a94 <HAL_RCC_OscConfig+0x674>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	2380      	movs	r3, #128	@ 0x80
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4013      	ands	r3, r2
 80018b4:	d0f0      	beq.n	8001898 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	2380      	movs	r3, #128	@ 0x80
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	429a      	cmp	r2, r3
 80018c0:	d107      	bne.n	80018d2 <HAL_RCC_OscConfig+0x4b2>
 80018c2:	4b72      	ldr	r3, [pc, #456]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80018c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018c6:	4b71      	ldr	r3, [pc, #452]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80018c8:	2180      	movs	r1, #128	@ 0x80
 80018ca:	0049      	lsls	r1, r1, #1
 80018cc:	430a      	orrs	r2, r1
 80018ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80018d0:	e031      	b.n	8001936 <HAL_RCC_OscConfig+0x516>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0x4d4>
 80018da:	4b6c      	ldr	r3, [pc, #432]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80018dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018de:	4b6b      	ldr	r3, [pc, #428]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80018e0:	496b      	ldr	r1, [pc, #428]	@ (8001a90 <HAL_RCC_OscConfig+0x670>)
 80018e2:	400a      	ands	r2, r1
 80018e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80018e6:	4b69      	ldr	r3, [pc, #420]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80018e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018ea:	4b68      	ldr	r3, [pc, #416]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80018ec:	496a      	ldr	r1, [pc, #424]	@ (8001a98 <HAL_RCC_OscConfig+0x678>)
 80018ee:	400a      	ands	r2, r1
 80018f0:	651a      	str	r2, [r3, #80]	@ 0x50
 80018f2:	e020      	b.n	8001936 <HAL_RCC_OscConfig+0x516>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	23a0      	movs	r3, #160	@ 0xa0
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d10e      	bne.n	800191e <HAL_RCC_OscConfig+0x4fe>
 8001900:	4b62      	ldr	r3, [pc, #392]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001902:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001904:	4b61      	ldr	r3, [pc, #388]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	00c9      	lsls	r1, r1, #3
 800190a:	430a      	orrs	r2, r1
 800190c:	651a      	str	r2, [r3, #80]	@ 0x50
 800190e:	4b5f      	ldr	r3, [pc, #380]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001910:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001912:	4b5e      	ldr	r3, [pc, #376]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001914:	2180      	movs	r1, #128	@ 0x80
 8001916:	0049      	lsls	r1, r1, #1
 8001918:	430a      	orrs	r2, r1
 800191a:	651a      	str	r2, [r3, #80]	@ 0x50
 800191c:	e00b      	b.n	8001936 <HAL_RCC_OscConfig+0x516>
 800191e:	4b5b      	ldr	r3, [pc, #364]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001920:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001922:	4b5a      	ldr	r3, [pc, #360]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001924:	495a      	ldr	r1, [pc, #360]	@ (8001a90 <HAL_RCC_OscConfig+0x670>)
 8001926:	400a      	ands	r2, r1
 8001928:	651a      	str	r2, [r3, #80]	@ 0x50
 800192a:	4b58      	ldr	r3, [pc, #352]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 800192c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800192e:	4b57      	ldr	r3, [pc, #348]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001930:	4959      	ldr	r1, [pc, #356]	@ (8001a98 <HAL_RCC_OscConfig+0x678>)
 8001932:	400a      	ands	r2, r1
 8001934:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d015      	beq.n	800196a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193e:	f7ff f81f 	bl	8000980 <HAL_GetTick>
 8001942:	0003      	movs	r3, r0
 8001944:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001946:	e009      	b.n	800195c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001948:	f7ff f81a 	bl	8000980 <HAL_GetTick>
 800194c:	0002      	movs	r2, r0
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	4a52      	ldr	r2, [pc, #328]	@ (8001a9c <HAL_RCC_OscConfig+0x67c>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e11a      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800195c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 800195e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001960:	2380      	movs	r3, #128	@ 0x80
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4013      	ands	r3, r2
 8001966:	d0ef      	beq.n	8001948 <HAL_RCC_OscConfig+0x528>
 8001968:	e014      	b.n	8001994 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196a:	f7ff f809 	bl	8000980 <HAL_GetTick>
 800196e:	0003      	movs	r3, r0
 8001970:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001972:	e009      	b.n	8001988 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001974:	f7ff f804 	bl	8000980 <HAL_GetTick>
 8001978:	0002      	movs	r2, r0
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	4a47      	ldr	r2, [pc, #284]	@ (8001a9c <HAL_RCC_OscConfig+0x67c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e104      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001988:	4b40      	ldr	r3, [pc, #256]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 800198a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800198c:	2380      	movs	r3, #128	@ 0x80
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4013      	ands	r3, r2
 8001992:	d1ef      	bne.n	8001974 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001994:	2327      	movs	r3, #39	@ 0x27
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d105      	bne.n	80019aa <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800199e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80019a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019a2:	4b3a      	ldr	r3, [pc, #232]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80019a4:	493e      	ldr	r1, [pc, #248]	@ (8001aa0 <HAL_RCC_OscConfig+0x680>)
 80019a6:	400a      	ands	r2, r1
 80019a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2220      	movs	r2, #32
 80019b0:	4013      	ands	r3, r2
 80019b2:	d049      	beq.n	8001a48 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d026      	beq.n	8001a0a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80019bc:	4b33      	ldr	r3, [pc, #204]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	4b32      	ldr	r3, [pc, #200]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80019c2:	2101      	movs	r1, #1
 80019c4:	430a      	orrs	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	4b30      	ldr	r3, [pc, #192]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80019ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019cc:	4b2f      	ldr	r3, [pc, #188]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 80019ce:	2101      	movs	r1, #1
 80019d0:	430a      	orrs	r2, r1
 80019d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80019d4:	4b33      	ldr	r3, [pc, #204]	@ (8001aa4 <HAL_RCC_OscConfig+0x684>)
 80019d6:	6a1a      	ldr	r2, [r3, #32]
 80019d8:	4b32      	ldr	r3, [pc, #200]	@ (8001aa4 <HAL_RCC_OscConfig+0x684>)
 80019da:	2180      	movs	r1, #128	@ 0x80
 80019dc:	0189      	lsls	r1, r1, #6
 80019de:	430a      	orrs	r2, r1
 80019e0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e2:	f7fe ffcd 	bl	8000980 <HAL_GetTick>
 80019e6:	0003      	movs	r3, r0
 80019e8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019ec:	f7fe ffc8 	bl	8000980 <HAL_GetTick>
 80019f0:	0002      	movs	r2, r0
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e0c9      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019fe:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2202      	movs	r2, #2
 8001a04:	4013      	ands	r3, r2
 8001a06:	d0f1      	beq.n	80019ec <HAL_RCC_OscConfig+0x5cc>
 8001a08:	e01e      	b.n	8001a48 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001a0a:	4b20      	ldr	r3, [pc, #128]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001a10:	2101      	movs	r1, #1
 8001a12:	438a      	bics	r2, r1
 8001a14:	609a      	str	r2, [r3, #8]
 8001a16:	4b23      	ldr	r3, [pc, #140]	@ (8001aa4 <HAL_RCC_OscConfig+0x684>)
 8001a18:	6a1a      	ldr	r2, [r3, #32]
 8001a1a:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <HAL_RCC_OscConfig+0x684>)
 8001a1c:	4922      	ldr	r1, [pc, #136]	@ (8001aa8 <HAL_RCC_OscConfig+0x688>)
 8001a1e:	400a      	ands	r2, r1
 8001a20:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a22:	f7fe ffad 	bl	8000980 <HAL_GetTick>
 8001a26:	0003      	movs	r3, r0
 8001a28:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a2c:	f7fe ffa8 	bl	8000980 <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e0a9      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a3e:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2202      	movs	r2, #2
 8001a44:	4013      	ands	r3, r2
 8001a46:	d1f1      	bne.n	8001a2c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d100      	bne.n	8001a52 <HAL_RCC_OscConfig+0x632>
 8001a50:	e09e      	b.n	8001b90 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a52:	6a3b      	ldr	r3, [r7, #32]
 8001a54:	2b0c      	cmp	r3, #12
 8001a56:	d100      	bne.n	8001a5a <HAL_RCC_OscConfig+0x63a>
 8001a58:	e077      	b.n	8001b4a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d158      	bne.n	8001b14 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a62:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4b09      	ldr	r3, [pc, #36]	@ (8001a8c <HAL_RCC_OscConfig+0x66c>)
 8001a68:	4910      	ldr	r1, [pc, #64]	@ (8001aac <HAL_RCC_OscConfig+0x68c>)
 8001a6a:	400a      	ands	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6e:	f7fe ff87 	bl	8000980 <HAL_GetTick>
 8001a72:	0003      	movs	r3, r0
 8001a74:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a76:	e01b      	b.n	8001ab0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a78:	f7fe ff82 	bl	8000980 <HAL_GetTick>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d914      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e083      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
 8001a8a:	46c0      	nop			@ (mov r8, r8)
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	fffffeff 	.word	0xfffffeff
 8001a94:	40007000 	.word	0x40007000
 8001a98:	fffffbff 	.word	0xfffffbff
 8001a9c:	00001388 	.word	0x00001388
 8001aa0:	efffffff 	.word	0xefffffff
 8001aa4:	40010000 	.word	0x40010000
 8001aa8:	ffffdfff 	.word	0xffffdfff
 8001aac:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ab0:	4b3a      	ldr	r3, [pc, #232]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	2380      	movs	r3, #128	@ 0x80
 8001ab6:	049b      	lsls	r3, r3, #18
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d1dd      	bne.n	8001a78 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001abc:	4b37      	ldr	r3, [pc, #220]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	4a37      	ldr	r2, [pc, #220]	@ (8001ba0 <HAL_RCC_OscConfig+0x780>)
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad4:	431a      	orrs	r2, r3
 8001ad6:	4b31      	ldr	r3, [pc, #196]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001adc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001ae2:	2180      	movs	r1, #128	@ 0x80
 8001ae4:	0449      	lsls	r1, r1, #17
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aea:	f7fe ff49 	bl	8000980 <HAL_GetTick>
 8001aee:	0003      	movs	r3, r0
 8001af0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001af4:	f7fe ff44 	bl	8000980 <HAL_GetTick>
 8001af8:	0002      	movs	r2, r0
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e045      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b06:	4b25      	ldr	r3, [pc, #148]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	2380      	movs	r3, #128	@ 0x80
 8001b0c:	049b      	lsls	r3, r3, #18
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0x6d4>
 8001b12:	e03d      	b.n	8001b90 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b14:	4b21      	ldr	r3, [pc, #132]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b20      	ldr	r3, [pc, #128]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001b1a:	4922      	ldr	r1, [pc, #136]	@ (8001ba4 <HAL_RCC_OscConfig+0x784>)
 8001b1c:	400a      	ands	r2, r1
 8001b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7fe ff2e 	bl	8000980 <HAL_GetTick>
 8001b24:	0003      	movs	r3, r0
 8001b26:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b2a:	f7fe ff29 	bl	8000980 <HAL_GetTick>
 8001b2e:	0002      	movs	r2, r0
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e02a      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b3c:	4b17      	ldr	r3, [pc, #92]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	2380      	movs	r3, #128	@ 0x80
 8001b42:	049b      	lsls	r3, r3, #18
 8001b44:	4013      	ands	r3, r2
 8001b46:	d1f0      	bne.n	8001b2a <HAL_RCC_OscConfig+0x70a>
 8001b48:	e022      	b.n	8001b90 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d101      	bne.n	8001b56 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e01d      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b56:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <HAL_RCC_OscConfig+0x77c>)
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5c:	69fa      	ldr	r2, [r7, #28]
 8001b5e:	2380      	movs	r3, #128	@ 0x80
 8001b60:	025b      	lsls	r3, r3, #9
 8001b62:	401a      	ands	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d10f      	bne.n	8001b8c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b6c:	69fa      	ldr	r2, [r7, #28]
 8001b6e:	23f0      	movs	r3, #240	@ 0xf0
 8001b70:	039b      	lsls	r3, r3, #14
 8001b72:	401a      	ands	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d107      	bne.n	8001b8c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b7c:	69fa      	ldr	r2, [r7, #28]
 8001b7e:	23c0      	movs	r3, #192	@ 0xc0
 8001b80:	041b      	lsls	r3, r3, #16
 8001b82:	401a      	ands	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d001      	beq.n	8001b90 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	0018      	movs	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	b00a      	add	sp, #40	@ 0x28
 8001b98:	bdb0      	pop	{r4, r5, r7, pc}
 8001b9a:	46c0      	nop			@ (mov r8, r8)
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	ff02ffff 	.word	0xff02ffff
 8001ba4:	feffffff 	.word	0xfeffffff

08001ba8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ba8:	b5b0      	push	{r4, r5, r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d101      	bne.n	8001bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e128      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bbc:	4b96      	ldr	r3, [pc, #600]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d91e      	bls.n	8001c08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bca:	4b93      	ldr	r3, [pc, #588]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	4393      	bics	r3, r2
 8001bd2:	0019      	movs	r1, r3
 8001bd4:	4b90      	ldr	r3, [pc, #576]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001bd6:	683a      	ldr	r2, [r7, #0]
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bdc:	f7fe fed0 	bl	8000980 <HAL_GetTick>
 8001be0:	0003      	movs	r3, r0
 8001be2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be4:	e009      	b.n	8001bfa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be6:	f7fe fecb 	bl	8000980 <HAL_GetTick>
 8001bea:	0002      	movs	r2, r0
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	4a8a      	ldr	r2, [pc, #552]	@ (8001e1c <HAL_RCC_ClockConfig+0x274>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e109      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfa:	4b87      	ldr	r3, [pc, #540]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	4013      	ands	r3, r2
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d1ee      	bne.n	8001be6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d009      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c12:	4b83      	ldr	r3, [pc, #524]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	22f0      	movs	r2, #240	@ 0xf0
 8001c18:	4393      	bics	r3, r2
 8001c1a:	0019      	movs	r1, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689a      	ldr	r2, [r3, #8]
 8001c20:	4b7f      	ldr	r3, [pc, #508]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c22:	430a      	orrs	r2, r1
 8001c24:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d100      	bne.n	8001c32 <HAL_RCC_ClockConfig+0x8a>
 8001c30:	e089      	b.n	8001d46 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d107      	bne.n	8001c4a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c3a:	4b79      	ldr	r3, [pc, #484]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	2380      	movs	r3, #128	@ 0x80
 8001c40:	029b      	lsls	r3, r3, #10
 8001c42:	4013      	ands	r3, r2
 8001c44:	d120      	bne.n	8001c88 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e0e1      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b03      	cmp	r3, #3
 8001c50:	d107      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c52:	4b73      	ldr	r3, [pc, #460]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	2380      	movs	r3, #128	@ 0x80
 8001c58:	049b      	lsls	r3, r3, #18
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d114      	bne.n	8001c88 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e0d5      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d106      	bne.n	8001c78 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2204      	movs	r2, #4
 8001c70:	4013      	ands	r3, r2
 8001c72:	d109      	bne.n	8001c88 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0ca      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c78:	4b69      	ldr	r3, [pc, #420]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	2380      	movs	r3, #128	@ 0x80
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	4013      	ands	r3, r2
 8001c82:	d101      	bne.n	8001c88 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0c2      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c88:	4b65      	ldr	r3, [pc, #404]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	4393      	bics	r3, r2
 8001c90:	0019      	movs	r1, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	4b62      	ldr	r3, [pc, #392]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c9c:	f7fe fe70 	bl	8000980 <HAL_GetTick>
 8001ca0:	0003      	movs	r3, r0
 8001ca2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d111      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cac:	e009      	b.n	8001cc2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cae:	f7fe fe67 	bl	8000980 <HAL_GetTick>
 8001cb2:	0002      	movs	r2, r0
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	4a58      	ldr	r2, [pc, #352]	@ (8001e1c <HAL_RCC_ClockConfig+0x274>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e0a5      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc2:	4b57      	ldr	r3, [pc, #348]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d1ef      	bne.n	8001cae <HAL_RCC_ClockConfig+0x106>
 8001cce:	e03a      	b.n	8001d46 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d111      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cd8:	e009      	b.n	8001cee <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cda:	f7fe fe51 	bl	8000980 <HAL_GetTick>
 8001cde:	0002      	movs	r2, r0
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	4a4d      	ldr	r2, [pc, #308]	@ (8001e1c <HAL_RCC_ClockConfig+0x274>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e08f      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cee:	4b4c      	ldr	r3, [pc, #304]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	220c      	movs	r2, #12
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b0c      	cmp	r3, #12
 8001cf8:	d1ef      	bne.n	8001cda <HAL_RCC_ClockConfig+0x132>
 8001cfa:	e024      	b.n	8001d46 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d11b      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d04:	e009      	b.n	8001d1a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d06:	f7fe fe3b 	bl	8000980 <HAL_GetTick>
 8001d0a:	0002      	movs	r2, r0
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	4a42      	ldr	r2, [pc, #264]	@ (8001e1c <HAL_RCC_ClockConfig+0x274>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e079      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d1a:	4b41      	ldr	r3, [pc, #260]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	220c      	movs	r2, #12
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d1ef      	bne.n	8001d06 <HAL_RCC_ClockConfig+0x15e>
 8001d26:	e00e      	b.n	8001d46 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d28:	f7fe fe2a 	bl	8000980 <HAL_GetTick>
 8001d2c:	0002      	movs	r2, r0
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	4a3a      	ldr	r2, [pc, #232]	@ (8001e1c <HAL_RCC_ClockConfig+0x274>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e068      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d3c:	4b38      	ldr	r3, [pc, #224]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	220c      	movs	r2, #12
 8001d42:	4013      	ands	r3, r2
 8001d44:	d1f0      	bne.n	8001d28 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d46:	4b34      	ldr	r3, [pc, #208]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d21e      	bcs.n	8001d92 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d54:	4b30      	ldr	r3, [pc, #192]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4393      	bics	r3, r2
 8001d5c:	0019      	movs	r1, r3
 8001d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d66:	f7fe fe0b 	bl	8000980 <HAL_GetTick>
 8001d6a:	0003      	movs	r3, r0
 8001d6c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6e:	e009      	b.n	8001d84 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d70:	f7fe fe06 	bl	8000980 <HAL_GetTick>
 8001d74:	0002      	movs	r2, r0
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	4a28      	ldr	r2, [pc, #160]	@ (8001e1c <HAL_RCC_ClockConfig+0x274>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e044      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d84:	4b24      	ldr	r3, [pc, #144]	@ (8001e18 <HAL_RCC_ClockConfig+0x270>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d1ee      	bne.n	8001d70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2204      	movs	r2, #4
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d009      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d9c:	4b20      	ldr	r3, [pc, #128]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	4a20      	ldr	r2, [pc, #128]	@ (8001e24 <HAL_RCC_ClockConfig+0x27c>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	0019      	movs	r1, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68da      	ldr	r2, [r3, #12]
 8001daa:	4b1d      	ldr	r3, [pc, #116]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001dac:	430a      	orrs	r2, r1
 8001dae:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2208      	movs	r2, #8
 8001db6:	4013      	ands	r3, r2
 8001db8:	d00a      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dba:	4b19      	ldr	r3, [pc, #100]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8001e28 <HAL_RCC_ClockConfig+0x280>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	0019      	movs	r1, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	00da      	lsls	r2, r3, #3
 8001dca:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dd0:	f000 f832 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8001dd4:	0001      	movs	r1, r0
 8001dd6:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <HAL_RCC_ClockConfig+0x278>)
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	091b      	lsrs	r3, r3, #4
 8001ddc:	220f      	movs	r2, #15
 8001dde:	4013      	ands	r3, r2
 8001de0:	4a12      	ldr	r2, [pc, #72]	@ (8001e2c <HAL_RCC_ClockConfig+0x284>)
 8001de2:	5cd3      	ldrb	r3, [r2, r3]
 8001de4:	000a      	movs	r2, r1
 8001de6:	40da      	lsrs	r2, r3
 8001de8:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <HAL_RCC_ClockConfig+0x288>)
 8001dea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dec:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <HAL_RCC_ClockConfig+0x28c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	250b      	movs	r5, #11
 8001df2:	197c      	adds	r4, r7, r5
 8001df4:	0018      	movs	r0, r3
 8001df6:	f7fe fd7d 	bl	80008f4 <HAL_InitTick>
 8001dfa:	0003      	movs	r3, r0
 8001dfc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001dfe:	197b      	adds	r3, r7, r5
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001e06:	197b      	adds	r3, r7, r5
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	e000      	b.n	8001e0e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	0018      	movs	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b004      	add	sp, #16
 8001e14:	bdb0      	pop	{r4, r5, r7, pc}
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	40022000 	.word	0x40022000
 8001e1c:	00001388 	.word	0x00001388
 8001e20:	40021000 	.word	0x40021000
 8001e24:	fffff8ff 	.word	0xfffff8ff
 8001e28:	ffffc7ff 	.word	0xffffc7ff
 8001e2c:	08003430 	.word	0x08003430
 8001e30:	20000000 	.word	0x20000000
 8001e34:	20000004 	.word	0x20000004

08001e38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e3e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	220c      	movs	r2, #12
 8001e48:	4013      	ands	r3, r2
 8001e4a:	2b0c      	cmp	r3, #12
 8001e4c:	d013      	beq.n	8001e76 <HAL_RCC_GetSysClockFreq+0x3e>
 8001e4e:	d85c      	bhi.n	8001f0a <HAL_RCC_GetSysClockFreq+0xd2>
 8001e50:	2b04      	cmp	r3, #4
 8001e52:	d002      	beq.n	8001e5a <HAL_RCC_GetSysClockFreq+0x22>
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d00b      	beq.n	8001e70 <HAL_RCC_GetSysClockFreq+0x38>
 8001e58:	e057      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e5a:	4b35      	ldr	r3, [pc, #212]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2210      	movs	r2, #16
 8001e60:	4013      	ands	r3, r2
 8001e62:	d002      	beq.n	8001e6a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001e64:	4b33      	ldr	r3, [pc, #204]	@ (8001f34 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e66:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001e68:	e05d      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001e6a:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x100>)
 8001e6c:	613b      	str	r3, [r7, #16]
      break;
 8001e6e:	e05a      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e70:	4b32      	ldr	r3, [pc, #200]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x104>)
 8001e72:	613b      	str	r3, [r7, #16]
      break;
 8001e74:	e057      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	0c9b      	lsrs	r3, r3, #18
 8001e7a:	220f      	movs	r2, #15
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	4a30      	ldr	r2, [pc, #192]	@ (8001f40 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e80:	5cd3      	ldrb	r3, [r2, r3]
 8001e82:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	0d9b      	lsrs	r3, r3, #22
 8001e88:	2203      	movs	r2, #3
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e90:	4b27      	ldr	r3, [pc, #156]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	025b      	lsls	r3, r3, #9
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d00f      	beq.n	8001ebc <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	000a      	movs	r2, r1
 8001ea0:	0152      	lsls	r2, r2, #5
 8001ea2:	1a52      	subs	r2, r2, r1
 8001ea4:	0193      	lsls	r3, r2, #6
 8001ea6:	1a9b      	subs	r3, r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	185b      	adds	r3, r3, r1
 8001eac:	025b      	lsls	r3, r3, #9
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f7fe f929 	bl	8000108 <__udivsi3>
 8001eb6:	0003      	movs	r3, r0
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	e023      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2210      	movs	r2, #16
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d00f      	beq.n	8001ee6 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001ec6:	68b9      	ldr	r1, [r7, #8]
 8001ec8:	000a      	movs	r2, r1
 8001eca:	0152      	lsls	r2, r2, #5
 8001ecc:	1a52      	subs	r2, r2, r1
 8001ece:	0193      	lsls	r3, r2, #6
 8001ed0:	1a9b      	subs	r3, r3, r2
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	185b      	adds	r3, r3, r1
 8001ed6:	021b      	lsls	r3, r3, #8
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	0018      	movs	r0, r3
 8001edc:	f7fe f914 	bl	8000108 <__udivsi3>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	e00e      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001ee6:	68b9      	ldr	r1, [r7, #8]
 8001ee8:	000a      	movs	r2, r1
 8001eea:	0152      	lsls	r2, r2, #5
 8001eec:	1a52      	subs	r2, r2, r1
 8001eee:	0193      	lsls	r3, r2, #6
 8001ef0:	1a9b      	subs	r3, r3, r2
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	185b      	adds	r3, r3, r1
 8001ef6:	029b      	lsls	r3, r3, #10
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	0018      	movs	r0, r3
 8001efc:	f7fe f904 	bl	8000108 <__udivsi3>
 8001f00:	0003      	movs	r3, r0
 8001f02:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	613b      	str	r3, [r7, #16]
      break;
 8001f08:	e00d      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	0b5b      	lsrs	r3, r3, #13
 8001f10:	2207      	movs	r2, #7
 8001f12:	4013      	ands	r3, r2
 8001f14:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	2280      	movs	r2, #128	@ 0x80
 8001f1c:	0212      	lsls	r2, r2, #8
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	0013      	movs	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
      break;
 8001f24:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f26:	693b      	ldr	r3, [r7, #16]
}
 8001f28:	0018      	movs	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	b006      	add	sp, #24
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	003d0900 	.word	0x003d0900
 8001f38:	00f42400 	.word	0x00f42400
 8001f3c:	007a1200 	.word	0x007a1200
 8001f40:	08003440 	.word	0x08003440

08001f44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e083      	b.n	800205e <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d109      	bne.n	8001f72 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	2382      	movs	r3, #130	@ 0x82
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d009      	beq.n	8001f7e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	61da      	str	r2, [r3, #28]
 8001f70:	e005      	b.n	8001f7e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2251      	movs	r2, #81	@ 0x51
 8001f88:	5c9b      	ldrb	r3, [r3, r2]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d107      	bne.n	8001fa0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2250      	movs	r2, #80	@ 0x50
 8001f94:	2100      	movs	r1, #0
 8001f96:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f7fe fb4e 	bl	800063c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2251      	movs	r2, #81	@ 0x51
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2140      	movs	r1, #64	@ 0x40
 8001fb4:	438a      	bics	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	2382      	movs	r3, #130	@ 0x82
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	401a      	ands	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6899      	ldr	r1, [r3, #8]
 8001fc6:	2384      	movs	r3, #132	@ 0x84
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	400b      	ands	r3, r1
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	68d9      	ldr	r1, [r3, #12]
 8001fd2:	2380      	movs	r3, #128	@ 0x80
 8001fd4:	011b      	lsls	r3, r3, #4
 8001fd6:	400b      	ands	r3, r1
 8001fd8:	431a      	orrs	r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	2102      	movs	r1, #2
 8001fe0:	400b      	ands	r3, r1
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	2101      	movs	r1, #1
 8001fea:	400b      	ands	r3, r1
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6999      	ldr	r1, [r3, #24]
 8001ff2:	2380      	movs	r3, #128	@ 0x80
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	400b      	ands	r3, r1
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	2138      	movs	r1, #56	@ 0x38
 8002000:	400b      	ands	r3, r1
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	2180      	movs	r1, #128	@ 0x80
 800200a:	400b      	ands	r3, r1
 800200c:	431a      	orrs	r2, r3
 800200e:	0011      	movs	r1, r2
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	019b      	lsls	r3, r3, #6
 8002018:	401a      	ands	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	0c1b      	lsrs	r3, r3, #16
 8002028:	2204      	movs	r2, #4
 800202a:	4013      	ands	r3, r2
 800202c:	0019      	movs	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002032:	2210      	movs	r2, #16
 8002034:	401a      	ands	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	69da      	ldr	r2, [r3, #28]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4907      	ldr	r1, [pc, #28]	@ (8002068 <HAL_SPI_Init+0x124>)
 800204a:	400a      	ands	r2, r1
 800204c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2251      	movs	r2, #81	@ 0x51
 8002058:	2101      	movs	r1, #1
 800205a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	0018      	movs	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	b002      	add	sp, #8
 8002064:	bd80      	pop	{r7, pc}
 8002066:	46c0      	nop			@ (mov r8, r8)
 8002068:	fffff7ff 	.word	0xfffff7ff

0800206c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	1dbb      	adds	r3, r7, #6
 8002078:	801a      	strh	r2, [r3, #0]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2251      	movs	r2, #81	@ 0x51
 800207e:	5c9b      	ldrb	r3, [r3, r2]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b01      	cmp	r3, #1
 8002084:	d001      	beq.n	800208a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8002086:	2302      	movs	r3, #2
 8002088:	e09b      	b.n	80021c2 <HAL_SPI_Transmit_DMA+0x156>
  }

  if ((pData == NULL) || (Size == 0U))
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <HAL_SPI_Transmit_DMA+0x2c>
 8002090:	1dbb      	adds	r3, r7, #6
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <HAL_SPI_Transmit_DMA+0x30>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e092      	b.n	80021c2 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2250      	movs	r2, #80	@ 0x50
 80020a0:	5c9b      	ldrb	r3, [r3, r2]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_SPI_Transmit_DMA+0x3e>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e08b      	b.n	80021c2 <HAL_SPI_Transmit_DMA+0x156>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2250      	movs	r2, #80	@ 0x50
 80020ae:	2101      	movs	r1, #1
 80020b0:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2251      	movs	r2, #81	@ 0x51
 80020b6:	2103      	movs	r1, #3
 80020b8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	1dba      	adds	r2, r7, #6
 80020ca:	8812      	ldrh	r2, [r2, #0]
 80020cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	1dba      	adds	r2, r7, #6
 80020d2:	8812      	ldrh	r2, [r2, #0]
 80020d4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2200      	movs	r2, #0
 80020e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2200      	movs	r2, #0
 80020e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	2380      	movs	r3, #128	@ 0x80
 80020fa:	021b      	lsls	r3, r3, #8
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d110      	bne.n	8002122 <HAL_SPI_Transmit_DMA+0xb6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2140      	movs	r1, #64	@ 0x40
 800210c:	438a      	bics	r2, r1
 800210e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2180      	movs	r1, #128	@ 0x80
 800211c:	01c9      	lsls	r1, r1, #7
 800211e:	430a      	orrs	r2, r1
 8002120:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002126:	4a29      	ldr	r2, [pc, #164]	@ (80021cc <HAL_SPI_Transmit_DMA+0x160>)
 8002128:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800212e:	4a28      	ldr	r2, [pc, #160]	@ (80021d0 <HAL_SPI_Transmit_DMA+0x164>)
 8002130:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002136:	4a27      	ldr	r2, [pc, #156]	@ (80021d4 <HAL_SPI_Transmit_DMA+0x168>)
 8002138:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800213e:	2200      	movs	r2, #0
 8002140:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	0019      	movs	r1, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	330c      	adds	r3, #12
 8002152:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002158:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800215a:	f7fe fd71 	bl	8000c40 <HAL_DMA_Start_IT>
 800215e:	1e03      	subs	r3, r0, #0
 8002160:	d00b      	beq.n	800217a <HAL_SPI_Transmit_DMA+0x10e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002166:	2210      	movs	r2, #16
 8002168:	431a      	orrs	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2250      	movs	r2, #80	@ 0x50
 8002172:	2100      	movs	r1, #0
 8002174:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e023      	b.n	80021c2 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2240      	movs	r2, #64	@ 0x40
 8002182:	4013      	ands	r3, r2
 8002184:	2b40      	cmp	r3, #64	@ 0x40
 8002186:	d007      	beq.n	8002198 <HAL_SPI_Transmit_DMA+0x12c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2140      	movs	r1, #64	@ 0x40
 8002194:	430a      	orrs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2250      	movs	r2, #80	@ 0x50
 800219c:	2100      	movs	r1, #0
 800219e:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2120      	movs	r1, #32
 80021ac:	430a      	orrs	r2, r1
 80021ae:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2102      	movs	r1, #2
 80021bc:	430a      	orrs	r2, r1
 80021be:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	0018      	movs	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b004      	add	sp, #16
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	46c0      	nop			@ (mov r8, r8)
 80021cc:	080029b7 	.word	0x080029b7
 80021d0:	080027c9 	.word	0x080027c9
 80021d4:	08002a11 	.word	0x08002a11

080021d8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	1dbb      	adds	r3, r7, #6
 80021e4:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2251      	movs	r2, #81	@ 0x51
 80021ea:	5c9b      	ldrb	r3, [r3, r2]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d001      	beq.n	80021f6 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 80021f2:	2302      	movs	r3, #2
 80021f4:	e0ae      	b.n	8002354 <HAL_SPI_Receive_DMA+0x17c>
  }

  if ((pData == NULL) || (Size == 0U))
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_SPI_Receive_DMA+0x2c>
 80021fc:	1dbb      	adds	r3, r7, #6
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e0a5      	b.n	8002354 <HAL_SPI_Receive_DMA+0x17c>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d112      	bne.n	8002236 <HAL_SPI_Receive_DMA+0x5e>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	2382      	movs	r3, #130	@ 0x82
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	429a      	cmp	r2, r3
 800221a:	d10c      	bne.n	8002236 <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2251      	movs	r2, #81	@ 0x51
 8002220:	2104      	movs	r1, #4
 8002222:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8002224:	1dbb      	adds	r3, r7, #6
 8002226:	881b      	ldrh	r3, [r3, #0]
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	68b9      	ldr	r1, [r7, #8]
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f000 f89d 	bl	800236c <HAL_SPI_TransmitReceive_DMA>
 8002232:	0003      	movs	r3, r0
 8002234:	e08e      	b.n	8002354 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2250      	movs	r2, #80	@ 0x50
 800223a:	5c9b      	ldrb	r3, [r3, r2]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_SPI_Receive_DMA+0x6c>
 8002240:	2302      	movs	r3, #2
 8002242:	e087      	b.n	8002354 <HAL_SPI_Receive_DMA+0x17c>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2250      	movs	r2, #80	@ 0x50
 8002248:	2101      	movs	r1, #1
 800224a:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2251      	movs	r2, #81	@ 0x51
 8002250:	2104      	movs	r1, #4
 8002252:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	1dba      	adds	r2, r7, #6
 8002264:	8812      	ldrh	r2, [r2, #0]
 8002266:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	1dba      	adds	r2, r7, #6
 800226c:	8812      	ldrh	r2, [r2, #0]
 800226e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	2380      	movs	r3, #128	@ 0x80
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	429a      	cmp	r2, r3
 8002292:	d10f      	bne.n	80022b4 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2140      	movs	r1, #64	@ 0x40
 80022a0:	438a      	bics	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	492b      	ldr	r1, [pc, #172]	@ (800235c <HAL_SPI_Receive_DMA+0x184>)
 80022b0:	400a      	ands	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b8:	4a29      	ldr	r2, [pc, #164]	@ (8002360 <HAL_SPI_Receive_DMA+0x188>)
 80022ba:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c0:	4a28      	ldr	r2, [pc, #160]	@ (8002364 <HAL_SPI_Receive_DMA+0x18c>)
 80022c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c8:	4a27      	ldr	r2, [pc, #156]	@ (8002368 <HAL_SPI_Receive_DMA+0x190>)
 80022ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d0:	2200      	movs	r2, #0
 80022d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	330c      	adds	r3, #12
 80022de:	0019      	movs	r1, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022e4:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022ea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80022ec:	f7fe fca8 	bl	8000c40 <HAL_DMA_Start_IT>
 80022f0:	1e03      	subs	r3, r0, #0
 80022f2:	d00b      	beq.n	800230c <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f8:	2210      	movs	r2, #16
 80022fa:	431a      	orrs	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2250      	movs	r2, #80	@ 0x50
 8002304:	2100      	movs	r1, #0
 8002306:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e023      	b.n	8002354 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2240      	movs	r2, #64	@ 0x40
 8002314:	4013      	ands	r3, r2
 8002316:	2b40      	cmp	r3, #64	@ 0x40
 8002318:	d007      	beq.n	800232a <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2140      	movs	r1, #64	@ 0x40
 8002326:	430a      	orrs	r2, r1
 8002328:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2250      	movs	r2, #80	@ 0x50
 800232e:	2100      	movs	r1, #0
 8002330:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2120      	movs	r1, #32
 800233e:	430a      	orrs	r2, r1
 8002340:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2101      	movs	r1, #1
 800234e:	430a      	orrs	r2, r1
 8002350:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b004      	add	sp, #16
 800235a:	bd80      	pop	{r7, pc}
 800235c:	ffffbfff 	.word	0xffffbfff
 8002360:	080029d5 	.word	0x080029d5
 8002364:	08002875 	.word	0x08002875
 8002368:	08002a11 	.word	0x08002a11

0800236c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	001a      	movs	r2, r3
 800237a:	1cbb      	adds	r3, r7, #2
 800237c:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800237e:	2017      	movs	r0, #23
 8002380:	183b      	adds	r3, r7, r0
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	2151      	movs	r1, #81	@ 0x51
 8002386:	5c52      	ldrb	r2, [r2, r1]
 8002388:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002390:	0001      	movs	r1, r0
 8002392:	187b      	adds	r3, r7, r1
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d00e      	beq.n	80023b8 <HAL_SPI_TransmitReceive_DMA+0x4c>
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	2382      	movs	r3, #130	@ 0x82
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d107      	bne.n	80023b4 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d103      	bne.n	80023b4 <HAL_SPI_TransmitReceive_DMA+0x48>
 80023ac:	187b      	adds	r3, r7, r1
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d001      	beq.n	80023b8 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80023b4:	2302      	movs	r3, #2
 80023b6:	e0d2      	b.n	800255e <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d006      	beq.n	80023cc <HAL_SPI_TransmitReceive_DMA+0x60>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_SPI_TransmitReceive_DMA+0x60>
 80023c4:	1cbb      	adds	r3, r7, #2
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e0c6      	b.n	800255e <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2250      	movs	r2, #80	@ 0x50
 80023d4:	5c9b      	ldrb	r3, [r3, r2]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d101      	bne.n	80023de <HAL_SPI_TransmitReceive_DMA+0x72>
 80023da:	2302      	movs	r3, #2
 80023dc:	e0bf      	b.n	800255e <HAL_SPI_TransmitReceive_DMA+0x1f2>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2250      	movs	r2, #80	@ 0x50
 80023e2:	2101      	movs	r1, #1
 80023e4:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2251      	movs	r2, #81	@ 0x51
 80023ea:	5c9b      	ldrb	r3, [r3, r2]
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	d003      	beq.n	80023fa <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2251      	movs	r2, #81	@ 0x51
 80023f6:	2105      	movs	r1, #5
 80023f8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	68ba      	ldr	r2, [r7, #8]
 8002404:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1cba      	adds	r2, r7, #2
 800240a:	8812      	ldrh	r2, [r2, #0]
 800240c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	1cba      	adds	r2, r7, #2
 8002412:	8812      	ldrh	r2, [r2, #0]
 8002414:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1cba      	adds	r2, r7, #2
 8002420:	8812      	ldrh	r2, [r2, #0]
 8002422:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1cba      	adds	r2, r7, #2
 8002428:	8812      	ldrh	r2, [r2, #0]
 800242a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2251      	movs	r2, #81	@ 0x51
 800243c:	5c9b      	ldrb	r3, [r3, r2]
 800243e:	b2db      	uxtb	r3, r3
 8002440:	2b04      	cmp	r3, #4
 8002442:	d108      	bne.n	8002456 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002448:	4a47      	ldr	r2, [pc, #284]	@ (8002568 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800244a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002450:	4a46      	ldr	r2, [pc, #280]	@ (800256c <HAL_SPI_TransmitReceive_DMA+0x200>)
 8002452:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002454:	e007      	b.n	8002466 <HAL_SPI_TransmitReceive_DMA+0xfa>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800245a:	4a45      	ldr	r2, [pc, #276]	@ (8002570 <HAL_SPI_TransmitReceive_DMA+0x204>)
 800245c:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002462:	4a44      	ldr	r2, [pc, #272]	@ (8002574 <HAL_SPI_TransmitReceive_DMA+0x208>)
 8002464:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246a:	4a43      	ldr	r2, [pc, #268]	@ (8002578 <HAL_SPI_TransmitReceive_DMA+0x20c>)
 800246c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002472:	2200      	movs	r2, #0
 8002474:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	330c      	adds	r3, #12
 8002480:	0019      	movs	r1, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002486:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800248c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800248e:	f7fe fbd7 	bl	8000c40 <HAL_DMA_Start_IT>
 8002492:	1e03      	subs	r3, r0, #0
 8002494:	d00b      	beq.n	80024ae <HAL_SPI_TransmitReceive_DMA+0x142>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800249a:	2210      	movs	r2, #16
 800249c:	431a      	orrs	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2250      	movs	r2, #80	@ 0x50
 80024a6:	2100      	movs	r1, #0
 80024a8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e057      	b.n	800255e <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2101      	movs	r1, #1
 80024ba:	430a      	orrs	r2, r1
 80024bc:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024c2:	2200      	movs	r2, #0
 80024c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024ca:	2200      	movs	r2, #0
 80024cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024d2:	2200      	movs	r2, #0
 80024d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024da:	2200      	movs	r2, #0
 80024dc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	0019      	movs	r1, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	330c      	adds	r3, #12
 80024ee:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024f4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80024f6:	f7fe fba3 	bl	8000c40 <HAL_DMA_Start_IT>
 80024fa:	1e03      	subs	r3, r0, #0
 80024fc:	d00b      	beq.n	8002516 <HAL_SPI_TransmitReceive_DMA+0x1aa>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002502:	2210      	movs	r2, #16
 8002504:	431a      	orrs	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2250      	movs	r2, #80	@ 0x50
 800250e:	2100      	movs	r1, #0
 8002510:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e023      	b.n	800255e <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2240      	movs	r2, #64	@ 0x40
 800251e:	4013      	ands	r3, r2
 8002520:	2b40      	cmp	r3, #64	@ 0x40
 8002522:	d007      	beq.n	8002534 <HAL_SPI_TransmitReceive_DMA+0x1c8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2140      	movs	r1, #64	@ 0x40
 8002530:	430a      	orrs	r2, r1
 8002532:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2250      	movs	r2, #80	@ 0x50
 8002538:	2100      	movs	r1, #0
 800253a:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2120      	movs	r1, #32
 8002548:	430a      	orrs	r2, r1
 800254a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2102      	movs	r1, #2
 8002558:	430a      	orrs	r2, r1
 800255a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b006      	add	sp, #24
 8002564:	bd80      	pop	{r7, pc}
 8002566:	46c0      	nop			@ (mov r8, r8)
 8002568:	080029d5 	.word	0x080029d5
 800256c:	08002875 	.word	0x08002875
 8002570:	080029f3 	.word	0x080029f3
 8002574:	08002923 	.word	0x08002923
 8002578:	08002a11 	.word	0x08002a11

0800257c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	099b      	lsrs	r3, r3, #6
 8002598:	001a      	movs	r2, r3
 800259a:	2301      	movs	r3, #1
 800259c:	4013      	ands	r3, r2
 800259e:	d10f      	bne.n	80025c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	2201      	movs	r2, #1
 80025a4:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80025a6:	d00b      	beq.n	80025c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	099b      	lsrs	r3, r3, #6
 80025ac:	001a      	movs	r2, r3
 80025ae:	2301      	movs	r3, #1
 80025b0:	4013      	ands	r3, r2
 80025b2:	d005      	beq.n	80025c0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	0010      	movs	r0, r2
 80025bc:	4798      	blx	r3
    return;
 80025be:	e0d5      	b.n	800276c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	085b      	lsrs	r3, r3, #1
 80025c4:	001a      	movs	r2, r3
 80025c6:	2301      	movs	r3, #1
 80025c8:	4013      	ands	r3, r2
 80025ca:	d00b      	beq.n	80025e4 <HAL_SPI_IRQHandler+0x68>
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	09db      	lsrs	r3, r3, #7
 80025d0:	001a      	movs	r2, r3
 80025d2:	2301      	movs	r3, #1
 80025d4:	4013      	ands	r3, r2
 80025d6:	d005      	beq.n	80025e4 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	0010      	movs	r0, r2
 80025e0:	4798      	blx	r3
    return;
 80025e2:	e0c3      	b.n	800276c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	095b      	lsrs	r3, r3, #5
 80025e8:	001a      	movs	r2, r3
 80025ea:	2301      	movs	r3, #1
 80025ec:	4013      	ands	r3, r2
 80025ee:	d10c      	bne.n	800260a <HAL_SPI_IRQHandler+0x8e>
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	099b      	lsrs	r3, r3, #6
 80025f4:	001a      	movs	r2, r3
 80025f6:	2301      	movs	r3, #1
 80025f8:	4013      	ands	r3, r2
 80025fa:	d106      	bne.n	800260a <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	0a1b      	lsrs	r3, r3, #8
 8002600:	001a      	movs	r2, r3
 8002602:	2301      	movs	r3, #1
 8002604:	4013      	ands	r3, r2
 8002606:	d100      	bne.n	800260a <HAL_SPI_IRQHandler+0x8e>
 8002608:	e0b0      	b.n	800276c <HAL_SPI_IRQHandler+0x1f0>
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	095b      	lsrs	r3, r3, #5
 800260e:	001a      	movs	r2, r3
 8002610:	2301      	movs	r3, #1
 8002612:	4013      	ands	r3, r2
 8002614:	d100      	bne.n	8002618 <HAL_SPI_IRQHandler+0x9c>
 8002616:	e0a9      	b.n	800276c <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	099b      	lsrs	r3, r3, #6
 800261c:	001a      	movs	r2, r3
 800261e:	2301      	movs	r3, #1
 8002620:	4013      	ands	r3, r2
 8002622:	d023      	beq.n	800266c <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2251      	movs	r2, #81	@ 0x51
 8002628:	5c9b      	ldrb	r3, [r3, r2]
 800262a:	b2db      	uxtb	r3, r3
 800262c:	2b03      	cmp	r3, #3
 800262e:	d011      	beq.n	8002654 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002634:	2204      	movs	r2, #4
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	e00b      	b.n	800266c <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002654:	2300      	movs	r3, #0
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	693b      	ldr	r3, [r7, #16]
        return;
 800266a:	e07f      	b.n	800276c <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	001a      	movs	r2, r3
 8002672:	2301      	movs	r3, #1
 8002674:	4013      	ands	r3, r2
 8002676:	d014      	beq.n	80026a2 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800267c:	2201      	movs	r2, #1
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2140      	movs	r1, #64	@ 0x40
 800269c:	438a      	bics	r2, r1
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	0a1b      	lsrs	r3, r3, #8
 80026a6:	001a      	movs	r2, r3
 80026a8:	2301      	movs	r3, #1
 80026aa:	4013      	ands	r3, r2
 80026ac:	d00c      	beq.n	80026c8 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b2:	2208      	movs	r2, #8
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80026ba:	2300      	movs	r3, #0
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d04c      	beq.n	800276a <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	21e0      	movs	r1, #224	@ 0xe0
 80026dc:	438a      	bics	r2, r1
 80026de:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2251      	movs	r2, #81	@ 0x51
 80026e4:	2101      	movs	r1, #1
 80026e6:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	2202      	movs	r2, #2
 80026ec:	4013      	ands	r3, r2
 80026ee:	d103      	bne.n	80026f8 <HAL_SPI_IRQHandler+0x17c>
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	2201      	movs	r2, #1
 80026f4:	4013      	ands	r3, r2
 80026f6:	d032      	beq.n	800275e <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2103      	movs	r1, #3
 8002704:	438a      	bics	r2, r1
 8002706:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800270c:	2b00      	cmp	r3, #0
 800270e:	d010      	beq.n	8002732 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002714:	4a17      	ldr	r2, [pc, #92]	@ (8002774 <HAL_SPI_IRQHandler+0x1f8>)
 8002716:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271c:	0018      	movs	r0, r3
 800271e:	f7fe faf5 	bl	8000d0c <HAL_DMA_Abort_IT>
 8002722:	1e03      	subs	r3, r0, #0
 8002724:	d005      	beq.n	8002732 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272a:	2240      	movs	r2, #64	@ 0x40
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002736:	2b00      	cmp	r3, #0
 8002738:	d016      	beq.n	8002768 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800273e:	4a0d      	ldr	r2, [pc, #52]	@ (8002774 <HAL_SPI_IRQHandler+0x1f8>)
 8002740:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002746:	0018      	movs	r0, r3
 8002748:	f7fe fae0 	bl	8000d0c <HAL_DMA_Abort_IT>
 800274c:	1e03      	subs	r3, r0, #0
 800274e:	d00b      	beq.n	8002768 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002754:	2240      	movs	r2, #64	@ 0x40
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800275c:	e004      	b.n	8002768 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	0018      	movs	r0, r3
 8002762:	f000 f829 	bl	80027b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002766:	e000      	b.n	800276a <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8002768:	46c0      	nop			@ (mov r8, r8)
    return;
 800276a:	46c0      	nop			@ (mov r8, r8)
  }
}
 800276c:	46bd      	mov	sp, r7
 800276e:	b008      	add	sp, #32
 8002770:	bd80      	pop	{r7, pc}
 8002772:	46c0      	nop			@ (mov r8, r8)
 8002774:	08002a53 	.word	0x08002a53

08002778 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8002780:	46c0      	nop			@ (mov r8, r8)
 8002782:	46bd      	mov	sp, r7
 8002784:	b002      	add	sp, #8
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002790:	46c0      	nop			@ (mov r8, r8)
 8002792:	46bd      	mov	sp, r7
 8002794:	b002      	add	sp, #8
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80027a0:	46c0      	nop			@ (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b002      	add	sp, #8
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80027b0:	46c0      	nop			@ (mov r8, r8)
 80027b2:	46bd      	mov	sp, r7
 80027b4:	b002      	add	sp, #8
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80027c0:	46c0      	nop			@ (mov r8, r8)
 80027c2:	46bd      	mov	sp, r7
 80027c4:	b002      	add	sp, #8
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027d6:	f7fe f8d3 	bl	8000980 <HAL_GetTick>
 80027da:	0003      	movs	r3, r0
 80027dc:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2220      	movs	r2, #32
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b20      	cmp	r3, #32
 80027ea:	d03c      	beq.n	8002866 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2120      	movs	r1, #32
 80027f8:	438a      	bics	r2, r1
 80027fa:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2102      	movs	r1, #2
 8002808:	438a      	bics	r2, r1
 800280a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2164      	movs	r1, #100	@ 0x64
 8002812:	0018      	movs	r0, r3
 8002814:	f000 fa2a 	bl	8002c6c <SPI_EndRxTxTransaction>
 8002818:	1e03      	subs	r3, r0, #0
 800281a:	d005      	beq.n	8002828 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002820:	2220      	movs	r2, #32
 8002822:	431a      	orrs	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10a      	bne.n	8002846 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2200      	movs	r2, #0
 800284a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	2251      	movs	r2, #81	@ 0x51
 8002850:	2101      	movs	r1, #1
 8002852:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002858:	2b00      	cmp	r3, #0
 800285a:	d004      	beq.n	8002866 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	0018      	movs	r0, r3
 8002860:	f7ff ffaa 	bl	80027b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002864:	e003      	b.n	800286e <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	0018      	movs	r0, r3
 800286a:	f7fd fe8f 	bl	800058c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800286e:	46bd      	mov	sp, r7
 8002870:	b006      	add	sp, #24
 8002872:	bd80      	pop	{r7, pc}

08002874 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002880:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002882:	f7fe f87d 	bl	8000980 <HAL_GetTick>
 8002886:	0003      	movs	r3, r0
 8002888:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2220      	movs	r2, #32
 8002892:	4013      	ands	r3, r2
 8002894:	2b20      	cmp	r3, #32
 8002896:	d03d      	beq.n	8002914 <SPI_DMAReceiveCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2120      	movs	r1, #32
 80028a4:	438a      	bics	r2, r1
 80028a6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10e      	bne.n	80028ce <SPI_DMAReceiveCplt+0x5a>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	2382      	movs	r3, #130	@ 0x82
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d108      	bne.n	80028ce <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2103      	movs	r1, #3
 80028c8:	438a      	bics	r2, r1
 80028ca:	605a      	str	r2, [r3, #4]
 80028cc:	e007      	b.n	80028de <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2101      	movs	r1, #1
 80028da:	438a      	bics	r2, r1
 80028dc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2164      	movs	r1, #100	@ 0x64
 80028e4:	0018      	movs	r0, r3
 80028e6:	f000 f957 	bl	8002b98 <SPI_EndRxTransaction>
 80028ea:	1e03      	subs	r3, r0, #0
 80028ec:	d002      	beq.n	80028f4 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2251      	movs	r2, #81	@ 0x51
 80028fe:	2101      	movs	r1, #1
 8002900:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002906:	2b00      	cmp	r3, #0
 8002908:	d004      	beq.n	8002914 <SPI_DMAReceiveCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	0018      	movs	r0, r3
 800290e:	f7ff ff53 	bl	80027b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002912:	e003      	b.n	800291c <SPI_DMAReceiveCplt+0xa8>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	0018      	movs	r0, r3
 8002918:	f7fd fe4c 	bl	80005b4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800291c:	46bd      	mov	sp, r7
 800291e:	b004      	add	sp, #16
 8002920:	bd80      	pop	{r7, pc}

08002922 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b084      	sub	sp, #16
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292e:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002930:	f7fe f826 	bl	8000980 <HAL_GetTick>
 8002934:	0003      	movs	r3, r0
 8002936:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2220      	movs	r2, #32
 8002940:	4013      	ands	r3, r2
 8002942:	2b20      	cmp	r3, #32
 8002944:	d030      	beq.n	80029a8 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2120      	movs	r1, #32
 8002952:	438a      	bics	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2164      	movs	r1, #100	@ 0x64
 800295c:	0018      	movs	r0, r3
 800295e:	f000 f985 	bl	8002c6c <SPI_EndRxTxTransaction>
 8002962:	1e03      	subs	r3, r0, #0
 8002964:	d005      	beq.n	8002972 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800296a:	2220      	movs	r2, #32
 800296c:	431a      	orrs	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2103      	movs	r1, #3
 800297e:	438a      	bics	r2, r1
 8002980:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2251      	movs	r2, #81	@ 0x51
 8002992:	2101      	movs	r1, #1
 8002994:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299a:	2b00      	cmp	r3, #0
 800299c:	d004      	beq.n	80029a8 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7ff ff09 	bl	80027b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80029a6:	e003      	b.n	80029b0 <SPI_DMATransmitReceiveCplt+0x8e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	0018      	movs	r0, r3
 80029ac:	f7ff fee4 	bl	8002778 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b004      	add	sp, #16
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	0018      	movs	r0, r3
 80029c8:	f7ff fede 	bl	8002788 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80029cc:	46c0      	nop			@ (mov r8, r8)
 80029ce:	46bd      	mov	sp, r7
 80029d0:	b004      	add	sp, #16
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	0018      	movs	r0, r3
 80029e6:	f7ff fed7 	bl	8002798 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b004      	add	sp, #16
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b084      	sub	sp, #16
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fe:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f7ff fed0 	bl	80027a8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a08:	46c0      	nop			@ (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b004      	add	sp, #16
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2103      	movs	r1, #3
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a32:	2210      	movs	r2, #16
 8002a34:	431a      	orrs	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2251      	movs	r2, #81	@ 0x51
 8002a3e:	2101      	movs	r1, #1
 8002a40:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f7ff feb7 	bl	80027b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b004      	add	sp, #16
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f7ff fea2 	bl	80027b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a74:	46c0      	nop			@ (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b004      	add	sp, #16
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	1dfb      	adds	r3, r7, #7
 8002a8a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002a8c:	f7fd ff78 	bl	8000980 <HAL_GetTick>
 8002a90:	0002      	movs	r2, r0
 8002a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a94:	1a9b      	subs	r3, r3, r2
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	18d3      	adds	r3, r2, r3
 8002a9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002a9c:	f7fd ff70 	bl	8000980 <HAL_GetTick>
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002aa4:	4b3a      	ldr	r3, [pc, #232]	@ (8002b90 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	015b      	lsls	r3, r3, #5
 8002aaa:	0d1b      	lsrs	r3, r3, #20
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	4353      	muls	r3, r2
 8002ab0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ab2:	e059      	b.n	8002b68 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	d056      	beq.n	8002b68 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002aba:	f7fd ff61 	bl	8000980 <HAL_GetTick>
 8002abe:	0002      	movs	r2, r0
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	69fa      	ldr	r2, [r7, #28]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d902      	bls.n	8002ad0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d142      	bne.n	8002b56 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	21e0      	movs	r1, #224	@ 0xe0
 8002adc:	438a      	bics	r2, r1
 8002ade:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	2382      	movs	r3, #130	@ 0x82
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d113      	bne.n	8002b14 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	2380      	movs	r3, #128	@ 0x80
 8002af2:	021b      	lsls	r3, r3, #8
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d005      	beq.n	8002b04 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	2380      	movs	r3, #128	@ 0x80
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d107      	bne.n	8002b14 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2140      	movs	r1, #64	@ 0x40
 8002b10:	438a      	bics	r2, r1
 8002b12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	019b      	lsls	r3, r3, #6
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d110      	bne.n	8002b42 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	491a      	ldr	r1, [pc, #104]	@ (8002b94 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002b2c:	400a      	ands	r2, r1
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2180      	movs	r1, #128	@ 0x80
 8002b3c:	0189      	lsls	r1, r1, #6
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2251      	movs	r2, #81	@ 0x51
 8002b46:	2101      	movs	r1, #1
 8002b48:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2250      	movs	r2, #80	@ 0x50
 8002b4e:	2100      	movs	r1, #0
 8002b50:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e018      	b.n	8002b88 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d102      	bne.n	8002b62 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
 8002b60:	e002      	b.n	8002b68 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	3b01      	subs	r3, #1
 8002b66:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	4013      	ands	r3, r2
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	425a      	negs	r2, r3
 8002b78:	4153      	adcs	r3, r2
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	001a      	movs	r2, r3
 8002b7e:	1dfb      	adds	r3, r7, #7
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d196      	bne.n	8002ab4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	0018      	movs	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	b008      	add	sp, #32
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	20000000 	.word	0x20000000
 8002b94:	ffffdfff 	.word	0xffffdfff

08002b98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	2382      	movs	r3, #130	@ 0x82
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d113      	bne.n	8002bd8 <SPI_EndRxTransaction+0x40>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	2380      	movs	r3, #128	@ 0x80
 8002bb6:	021b      	lsls	r3, r3, #8
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d005      	beq.n	8002bc8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	2380      	movs	r3, #128	@ 0x80
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d107      	bne.n	8002bd8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2140      	movs	r1, #64	@ 0x40
 8002bd4:	438a      	bics	r2, r1
 8002bd6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	2382      	movs	r3, #130	@ 0x82
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d12b      	bne.n	8002c3c <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	2380      	movs	r3, #128	@ 0x80
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d012      	beq.n	8002c16 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	0013      	movs	r3, r2
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2180      	movs	r1, #128	@ 0x80
 8002bfe:	f7ff ff3d 	bl	8002a7c <SPI_WaitFlagStateUntilTimeout>
 8002c02:	1e03      	subs	r3, r0, #0
 8002c04:	d02d      	beq.n	8002c62 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e026      	b.n	8002c64 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	9300      	str	r3, [sp, #0]
 8002c1e:	0013      	movs	r3, r2
 8002c20:	2200      	movs	r2, #0
 8002c22:	2101      	movs	r1, #1
 8002c24:	f7ff ff2a 	bl	8002a7c <SPI_WaitFlagStateUntilTimeout>
 8002c28:	1e03      	subs	r3, r0, #0
 8002c2a:	d01a      	beq.n	8002c62 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c30:	2220      	movs	r2, #32
 8002c32:	431a      	orrs	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e013      	b.n	8002c64 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	0013      	movs	r3, r2
 8002c46:	2200      	movs	r2, #0
 8002c48:	2101      	movs	r1, #1
 8002c4a:	f7ff ff17 	bl	8002a7c <SPI_WaitFlagStateUntilTimeout>
 8002c4e:	1e03      	subs	r3, r0, #0
 8002c50:	d007      	beq.n	8002c62 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c56:	2220      	movs	r2, #32
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e000      	b.n	8002c64 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	0018      	movs	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b004      	add	sp, #16
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af02      	add	r7, sp, #8
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	0013      	movs	r3, r2
 8002c82:	2201      	movs	r2, #1
 8002c84:	2102      	movs	r1, #2
 8002c86:	f7ff fef9 	bl	8002a7c <SPI_WaitFlagStateUntilTimeout>
 8002c8a:	1e03      	subs	r3, r0, #0
 8002c8c:	d007      	beq.n	8002c9e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c92:	2220      	movs	r2, #32
 8002c94:	431a      	orrs	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e037      	b.n	8002d0e <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d18 <SPI_EndRxTxTransaction+0xac>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	491e      	ldr	r1, [pc, #120]	@ (8002d1c <SPI_EndRxTxTransaction+0xb0>)
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7fd fa2f 	bl	8000108 <__udivsi3>
 8002caa:	0003      	movs	r3, r0
 8002cac:	001a      	movs	r2, r3
 8002cae:	0013      	movs	r3, r2
 8002cb0:	015b      	lsls	r3, r3, #5
 8002cb2:	1a9b      	subs	r3, r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	189b      	adds	r3, r3, r2
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	2382      	movs	r3, #130	@ 0x82
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d112      	bne.n	8002cee <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cc8:	68ba      	ldr	r2, [r7, #8]
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	0013      	movs	r3, r2
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2180      	movs	r1, #128	@ 0x80
 8002cd6:	f7ff fed1 	bl	8002a7c <SPI_WaitFlagStateUntilTimeout>
 8002cda:	1e03      	subs	r3, r0, #0
 8002cdc:	d016      	beq.n	8002d0c <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e00f      	b.n	8002d0e <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00a      	beq.n	8002d0a <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2280      	movs	r2, #128	@ 0x80
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b80      	cmp	r3, #128	@ 0x80
 8002d06:	d0f2      	beq.n	8002cee <SPI_EndRxTxTransaction+0x82>
 8002d08:	e000      	b.n	8002d0c <SPI_EndRxTxTransaction+0xa0>
        break;
 8002d0a:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b006      	add	sp, #24
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	016e3600 	.word	0x016e3600

08002d20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e032      	b.n	8002d98 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2239      	movs	r2, #57	@ 0x39
 8002d36:	5c9b      	ldrb	r3, [r3, r2]
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d107      	bne.n	8002d4e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2238      	movs	r2, #56	@ 0x38
 8002d42:	2100      	movs	r1, #0
 8002d44:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f7fd fd1f 	bl	800078c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2239      	movs	r2, #57	@ 0x39
 8002d52:	2102      	movs	r1, #2
 8002d54:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	0019      	movs	r1, r3
 8002d60:	0010      	movs	r0, r2
 8002d62:	f000 f911 	bl	8002f88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223e      	movs	r2, #62	@ 0x3e
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	223a      	movs	r2, #58	@ 0x3a
 8002d72:	2101      	movs	r1, #1
 8002d74:	5499      	strb	r1, [r3, r2]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	223b      	movs	r2, #59	@ 0x3b
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	5499      	strb	r1, [r3, r2]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	223c      	movs	r2, #60	@ 0x3c
 8002d82:	2101      	movs	r1, #1
 8002d84:	5499      	strb	r1, [r3, r2]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	223d      	movs	r2, #61	@ 0x3d
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2239      	movs	r2, #57	@ 0x39
 8002d92:	2101      	movs	r1, #1
 8002d94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	0018      	movs	r0, r3
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b002      	add	sp, #8
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d021      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d01d      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2203      	movs	r2, #3
 8002dce:	4252      	negs	r2, r2
 8002dd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2203      	movs	r2, #3
 8002de0:	4013      	ands	r3, r2
 8002de2:	d004      	beq.n	8002dee <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f000 f8b6 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002dec:	e007      	b.n	8002dfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	0018      	movs	r0, r3
 8002df2:	f000 f8a9 	bl	8002f48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f000 f8b5 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2204      	movs	r2, #4
 8002e08:	4013      	ands	r3, r2
 8002e0a:	d022      	beq.n	8002e52 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2204      	movs	r2, #4
 8002e10:	4013      	ands	r3, r2
 8002e12:	d01e      	beq.n	8002e52 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2205      	movs	r2, #5
 8002e1a:	4252      	negs	r2, r2
 8002e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2202      	movs	r2, #2
 8002e22:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	699a      	ldr	r2, [r3, #24]
 8002e2a:	23c0      	movs	r3, #192	@ 0xc0
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d004      	beq.n	8002e3c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f000 f88f 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002e3a:	e007      	b.n	8002e4c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f000 f882 	bl	8002f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	0018      	movs	r0, r3
 8002e48:	f000 f88e 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2208      	movs	r2, #8
 8002e56:	4013      	ands	r3, r2
 8002e58:	d021      	beq.n	8002e9e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d01d      	beq.n	8002e9e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2209      	movs	r2, #9
 8002e68:	4252      	negs	r2, r2
 8002e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2204      	movs	r2, #4
 8002e70:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	69db      	ldr	r3, [r3, #28]
 8002e78:	2203      	movs	r2, #3
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d004      	beq.n	8002e88 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	0018      	movs	r0, r3
 8002e82:	f000 f869 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002e86:	e007      	b.n	8002e98 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	f000 f85c 	bl	8002f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	0018      	movs	r0, r3
 8002e94:	f000 f868 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	2210      	movs	r2, #16
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d022      	beq.n	8002eec <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2210      	movs	r2, #16
 8002eaa:	4013      	ands	r3, r2
 8002eac:	d01e      	beq.n	8002eec <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2211      	movs	r2, #17
 8002eb4:	4252      	negs	r2, r2
 8002eb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2208      	movs	r2, #8
 8002ebc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	69da      	ldr	r2, [r3, #28]
 8002ec4:	23c0      	movs	r3, #192	@ 0xc0
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d004      	beq.n	8002ed6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f000 f842 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002ed4:	e007      	b.n	8002ee6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f000 f835 	bl	8002f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f000 f841 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	d00c      	beq.n	8002f0e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d008      	beq.n	8002f0e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2202      	movs	r2, #2
 8002f02:	4252      	negs	r2, r2
 8002f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f000 f815 	bl	8002f38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2240      	movs	r2, #64	@ 0x40
 8002f12:	4013      	ands	r3, r2
 8002f14:	d00c      	beq.n	8002f30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2240      	movs	r2, #64	@ 0x40
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d008      	beq.n	8002f30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2241      	movs	r2, #65	@ 0x41
 8002f24:	4252      	negs	r2, r2
 8002f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 f824 	bl	8002f78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b004      	add	sp, #16
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002f40:	46c0      	nop			@ (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b002      	add	sp, #8
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f50:	46c0      	nop			@ (mov r8, r8)
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b002      	add	sp, #8
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f60:	46c0      	nop			@ (mov r8, r8)
 8002f62:	46bd      	mov	sp, r7
 8002f64:	b002      	add	sp, #8
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f70:	46c0      	nop			@ (mov r8, r8)
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b002      	add	sp, #8
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f80:	46c0      	nop			@ (mov r8, r8)
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b002      	add	sp, #8
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	2380      	movs	r3, #128	@ 0x80
 8002f9c:	05db      	lsls	r3, r3, #23
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d007      	beq.n	8002fb2 <TIM_Base_SetConfig+0x2a>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a22      	ldr	r2, [pc, #136]	@ (8003030 <TIM_Base_SetConfig+0xa8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d003      	beq.n	8002fb2 <TIM_Base_SetConfig+0x2a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a21      	ldr	r2, [pc, #132]	@ (8003034 <TIM_Base_SetConfig+0xac>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d108      	bne.n	8002fc4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2270      	movs	r2, #112	@ 0x70
 8002fb6:	4393      	bics	r3, r2
 8002fb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	2380      	movs	r3, #128	@ 0x80
 8002fc8:	05db      	lsls	r3, r3, #23
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d007      	beq.n	8002fde <TIM_Base_SetConfig+0x56>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a17      	ldr	r2, [pc, #92]	@ (8003030 <TIM_Base_SetConfig+0xa8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d003      	beq.n	8002fde <TIM_Base_SetConfig+0x56>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a16      	ldr	r2, [pc, #88]	@ (8003034 <TIM_Base_SetConfig+0xac>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d108      	bne.n	8002ff0 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4a15      	ldr	r2, [pc, #84]	@ (8003038 <TIM_Base_SetConfig+0xb0>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2280      	movs	r2, #128	@ 0x80
 8002ff4:	4393      	bics	r3, r2
 8002ff6:	001a      	movs	r2, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2204      	movs	r2, #4
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68fa      	ldr	r2, [r7, #12]
 8003026:	601a      	str	r2, [r3, #0]
}
 8003028:	46c0      	nop			@ (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	b004      	add	sp, #16
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40010800 	.word	0x40010800
 8003034:	40011400 	.word	0x40011400
 8003038:	fffffcff 	.word	0xfffffcff

0800303c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2238      	movs	r2, #56	@ 0x38
 800304a:	5c9b      	ldrb	r3, [r3, r2]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003050:	2302      	movs	r3, #2
 8003052:	e042      	b.n	80030da <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2238      	movs	r2, #56	@ 0x38
 8003058:	2101      	movs	r1, #1
 800305a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2239      	movs	r2, #57	@ 0x39
 8003060:	2102      	movs	r1, #2
 8003062:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2270      	movs	r2, #112	@ 0x70
 8003078:	4393      	bics	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	2380      	movs	r3, #128	@ 0x80
 8003094:	05db      	lsls	r3, r3, #23
 8003096:	429a      	cmp	r2, r3
 8003098:	d009      	beq.n	80030ae <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a11      	ldr	r2, [pc, #68]	@ (80030e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d004      	beq.n	80030ae <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a0f      	ldr	r2, [pc, #60]	@ (80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10c      	bne.n	80030c8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	2280      	movs	r2, #128	@ 0x80
 80030b2:	4393      	bics	r3, r2
 80030b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2239      	movs	r2, #57	@ 0x39
 80030cc:	2101      	movs	r1, #1
 80030ce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2238      	movs	r2, #56	@ 0x38
 80030d4:	2100      	movs	r1, #0
 80030d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	0018      	movs	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	b004      	add	sp, #16
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	46c0      	nop			@ (mov r8, r8)
 80030e4:	40010800 	.word	0x40010800
 80030e8:	40011400 	.word	0x40011400

080030ec <lis3mdl_process>:
#include <stdio.h>
#include <string.h>
#include "lis3mdl.h"
#include "lis3mdl_registers.h"

LIS3MDL_Process_Status_t lis3mdl_process(LIS3MDL_Device *devices, uint8_t num_of_devices, uint8_t *spi_cplt_flag){
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	607a      	str	r2, [r7, #4]
 80030f6:	230b      	movs	r3, #11
 80030f8:	18fb      	adds	r3, r7, r3
 80030fa:	1c0a      	adds	r2, r1, #0
 80030fc:	701a      	strb	r2, [r3, #0]
	if(devices == NULL)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <lis3mdl_process+0x1c>
		return LIS3MDL_PROCESS_ERROR;
 8003104:	2303      	movs	r3, #3
 8003106:	e0f3      	b.n	80032f0 <lis3mdl_process+0x204>

	static int dev_index = 0;
	if(dev_index == 0){
 8003108:	4b7b      	ldr	r3, [pc, #492]	@ (80032f8 <lis3mdl_process+0x20c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10a      	bne.n	8003126 <lis3mdl_process+0x3a>
		dev_index = get_first_non_idling_device_index(devices, num_of_devices);
 8003110:	230b      	movs	r3, #11
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	781a      	ldrb	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	0011      	movs	r1, r2
 800311a:	0018      	movs	r0, r3
 800311c:	f000 f8f2 	bl	8003304 <get_first_non_idling_device_index>
 8003120:	0002      	movs	r2, r0
 8003122:	4b75      	ldr	r3, [pc, #468]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003124:	601a      	str	r2, [r3, #0]
	}

	if(dev_index < 0)
 8003126:	4b74      	ldr	r3, [pc, #464]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	da01      	bge.n	8003132 <lis3mdl_process+0x46>
		return LIS3MDL_PROCESS_ALL_DEVICES_IDLING;
 800312e:	2301      	movs	r3, #1
 8003130:	e0de      	b.n	80032f0 <lis3mdl_process+0x204>

	static uint8_t spi_transaction_started = 0;

	if(spi_transaction_started){
 8003132:	4b72      	ldr	r3, [pc, #456]	@ (80032fc <lis3mdl_process+0x210>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d055      	beq.n	80031e6 <lis3mdl_process+0xfa>
		if(!*spi_cplt_flag)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <lis3mdl_process+0x5a>
			return LIS3MDL_PROCESS_WAITING_FOR_SPI_CPLT;
 8003142:	2302      	movs	r3, #2
 8003144:	e0d4      	b.n	80032f0 <lis3mdl_process+0x204>
		*spi_cplt_flag = 0;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	701a      	strb	r2, [r3, #0]

		if(lis3mdl_change_state_due_to_spi_cplt(&devices[dev_index].state) == LIS3MDL_STATE_CHANGE_INVALID_CHANGE)
 800314c:	4b6a      	ldr	r3, [pc, #424]	@ (80032f8 <lis3mdl_process+0x20c>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	001a      	movs	r2, r3
 8003152:	0013      	movs	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	189b      	adds	r3, r3, r2
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	001a      	movs	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	189b      	adds	r3, r3, r2
 8003160:	3312      	adds	r3, #18
 8003162:	0018      	movs	r0, r3
 8003164:	f000 f8fa 	bl	800335c <lis3mdl_change_state_due_to_spi_cplt>
 8003168:	0003      	movs	r3, r0
 800316a:	2b01      	cmp	r3, #1
 800316c:	d101      	bne.n	8003172 <lis3mdl_process+0x86>
			return LIS3MDL_PROCESS_ERROR;
 800316e:	2303      	movs	r3, #3
 8003170:	e0be      	b.n	80032f0 <lis3mdl_process+0x204>

		if(devices[dev_index].state != LIS3MDL_WRITING_DATA && devices[dev_index].state != LIS3MDL_READING_DATA)
 8003172:	4b61      	ldr	r3, [pc, #388]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	001a      	movs	r2, r3
 8003178:	0013      	movs	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	189b      	adds	r3, r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	001a      	movs	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	189b      	adds	r3, r3, r2
 8003186:	7c9b      	ldrb	r3, [r3, #18]
 8003188:	2b07      	cmp	r3, #7
 800318a:	d024      	beq.n	80031d6 <lis3mdl_process+0xea>
 800318c:	4b5a      	ldr	r3, [pc, #360]	@ (80032f8 <lis3mdl_process+0x20c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	001a      	movs	r2, r3
 8003192:	0013      	movs	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	189b      	adds	r3, r3, r2
 8003198:	011b      	lsls	r3, r3, #4
 800319a:	001a      	movs	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	189b      	adds	r3, r3, r2
 80031a0:	7c9b      	ldrb	r3, [r3, #18]
 80031a2:	2b06      	cmp	r3, #6
 80031a4:	d017      	beq.n	80031d6 <lis3mdl_process+0xea>
			devices[dev_index].cs_gpio_port_handle->BSRR = devices[dev_index].cs_pin; // Pulling CS High
 80031a6:	4b54      	ldr	r3, [pc, #336]	@ (80032f8 <lis3mdl_process+0x20c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	001a      	movs	r2, r3
 80031ac:	0013      	movs	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	189b      	adds	r3, r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	001a      	movs	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	189b      	adds	r3, r3, r2
 80031ba:	8d19      	ldrh	r1, [r3, #40]	@ 0x28
 80031bc:	4b4e      	ldr	r3, [pc, #312]	@ (80032f8 <lis3mdl_process+0x20c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	001a      	movs	r2, r3
 80031c2:	0013      	movs	r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	189b      	adds	r3, r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	001a      	movs	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	189b      	adds	r3, r3, r2
 80031d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d2:	000a      	movs	r2, r1
 80031d4:	619a      	str	r2, [r3, #24]

		spi_transaction_started = 0;
 80031d6:	4b49      	ldr	r3, [pc, #292]	@ (80032fc <lis3mdl_process+0x210>)
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
		dev_index = 0;
 80031dc:	4b46      	ldr	r3, [pc, #280]	@ (80032f8 <lis3mdl_process+0x20c>)
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]
		return LIS3MDL_PROCESS_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	e084      	b.n	80032f0 <lis3mdl_process+0x204>
	}

	// If spi_transaction was not started
	devices[dev_index].cs_gpio_port_handle->BSRR = (devices[dev_index].cs_pin) << 16; // Pulling CS Low
 80031e6:	4b44      	ldr	r3, [pc, #272]	@ (80032f8 <lis3mdl_process+0x20c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	001a      	movs	r2, r3
 80031ec:	0013      	movs	r3, r2
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	189b      	adds	r3, r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	001a      	movs	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	189b      	adds	r3, r3, r2
 80031fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fc:	0019      	movs	r1, r3
 80031fe:	4b3e      	ldr	r3, [pc, #248]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	001a      	movs	r2, r3
 8003204:	0013      	movs	r3, r2
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	189b      	adds	r3, r3, r2
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	001a      	movs	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	189b      	adds	r3, r3, r2
 8003212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003214:	040a      	lsls	r2, r1, #16
 8003216:	619a      	str	r2, [r3, #24]
	spi_transaction_started = 1;
 8003218:	4b38      	ldr	r3, [pc, #224]	@ (80032fc <lis3mdl_process+0x210>)
 800321a:	2201      	movs	r2, #1
 800321c:	701a      	strb	r2, [r3, #0]
	switch(devices[dev_index].state){
 800321e:	4b36      	ldr	r3, [pc, #216]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	001a      	movs	r2, r3
 8003224:	0013      	movs	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	189b      	adds	r3, r3, r2
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	001a      	movs	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	189b      	adds	r3, r3, r2
 8003232:	7c9b      	ldrb	r3, [r3, #18]
 8003234:	2b07      	cmp	r3, #7
 8003236:	d85a      	bhi.n	80032ee <lis3mdl_process+0x202>
 8003238:	009a      	lsls	r2, r3, #2
 800323a:	4b31      	ldr	r3, [pc, #196]	@ (8003300 <lis3mdl_process+0x214>)
 800323c:	18d3      	adds	r3, r2, r3
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	469f      	mov	pc, r3
	case LIS3MDL_INITIALIZING_OFFSET_REGS:
		// Start the SPI DMA for setting offsets
		return LIS3MDL_PROCESS_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	e054      	b.n	80032f0 <lis3mdl_process+0x204>
	case LIS3MDL_INITIALIZING_CTRL_REGS:
		// Start the SPI DMA for setting CTRL regs
		return LIS3MDL_PROCESS_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	e052      	b.n	80032f0 <lis3mdl_process+0x204>
	case LIS3MDL_INITIALIZING_INT_REGS:
		// Start the SPI DMA for setting INT regs
		return LIS3MDL_PROCESS_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	e050      	b.n	80032f0 <lis3mdl_process+0x204>
	case LIS3MDL_SENDING_ADDRESS_TO_WRITE_TO:
		// Start the SPI DMA
		return LIS3MDL_PROCESS_OK;
 800324e:	2300      	movs	r3, #0
 8003250:	e04e      	b.n	80032f0 <lis3mdl_process+0x204>
	case LIS3MDL_SENDING_ADDRESS_TO_READ_FROM:
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,&devices[dev_index].reg_addr, 1) != HAL_OK)
 8003252:	4b29      	ldr	r3, [pc, #164]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	001a      	movs	r2, r3
 8003258:	0013      	movs	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	189b      	adds	r3, r3, r2
 800325e:	011b      	lsls	r3, r3, #4
 8003260:	001a      	movs	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	189b      	adds	r3, r3, r2
 8003266:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003268:	4b23      	ldr	r3, [pc, #140]	@ (80032f8 <lis3mdl_process+0x20c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	001a      	movs	r2, r3
 800326e:	0013      	movs	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	189b      	adds	r3, r3, r2
 8003274:	011b      	lsls	r3, r3, #4
 8003276:	001a      	movs	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	189b      	adds	r3, r3, r2
 800327c:	3313      	adds	r3, #19
 800327e:	2201      	movs	r2, #1
 8003280:	0019      	movs	r1, r3
 8003282:	f7fe fef3 	bl	800206c <HAL_SPI_Transmit_DMA>
 8003286:	1e03      	subs	r3, r0, #0
 8003288:	d001      	beq.n	800328e <lis3mdl_process+0x1a2>
			return LIS3MDL_PROCESS_ERROR;
 800328a:	2303      	movs	r3, #3
 800328c:	e030      	b.n	80032f0 <lis3mdl_process+0x204>
		return LIS3MDL_PROCESS_OK;
 800328e:	2300      	movs	r3, #0
 8003290:	e02e      	b.n	80032f0 <lis3mdl_process+0x204>
	case LIS3MDL_WRITING_DATA:
		// Start the SPI DMA
		return LIS3MDL_PROCESS_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	e02c      	b.n	80032f0 <lis3mdl_process+0x204>
	case LIS3MDL_READING_DATA:
		if(HAL_SPI_Receive_DMA(devices[dev_index].hspi,devices[dev_index].rx, devices[dev_index].data_size) != HAL_OK)
 8003296:	4b18      	ldr	r3, [pc, #96]	@ (80032f8 <lis3mdl_process+0x20c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	001a      	movs	r2, r3
 800329c:	0013      	movs	r3, r2
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	189b      	adds	r3, r3, r2
 80032a2:	011b      	lsls	r3, r3, #4
 80032a4:	001a      	movs	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	189b      	adds	r3, r3, r2
 80032aa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80032ac:	4b12      	ldr	r3, [pc, #72]	@ (80032f8 <lis3mdl_process+0x20c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	001a      	movs	r2, r3
 80032b2:	0013      	movs	r3, r2
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	189b      	adds	r3, r3, r2
 80032b8:	011b      	lsls	r3, r3, #4
 80032ba:	001a      	movs	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	189b      	adds	r3, r3, r2
 80032c0:	331a      	adds	r3, #26
 80032c2:	0019      	movs	r1, r3
 80032c4:	4b0c      	ldr	r3, [pc, #48]	@ (80032f8 <lis3mdl_process+0x20c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	001a      	movs	r2, r3
 80032ca:	0013      	movs	r3, r2
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	189b      	adds	r3, r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	001a      	movs	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	189b      	adds	r3, r3, r2
 80032d8:	2220      	movs	r2, #32
 80032da:	5c9b      	ldrb	r3, [r3, r2]
 80032dc:	001a      	movs	r2, r3
 80032de:	f7fe ff7b 	bl	80021d8 <HAL_SPI_Receive_DMA>
 80032e2:	1e03      	subs	r3, r0, #0
 80032e4:	d001      	beq.n	80032ea <lis3mdl_process+0x1fe>
			return LIS3MDL_PROCESS_ERROR;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e002      	b.n	80032f0 <lis3mdl_process+0x204>
		return LIS3MDL_PROCESS_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e000      	b.n	80032f0 <lis3mdl_process+0x204>
	default:
		return LIS3MDL_PROCESS_ERROR;
 80032ee:	2303      	movs	r3, #3
	}

	return LIS3MDL_PROCESS_ERROR;
}
 80032f0:	0018      	movs	r0, r3
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b004      	add	sp, #16
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	20000168 	.word	0x20000168
 80032fc:	2000016c 	.word	0x2000016c
 8003300:	0800344c 	.word	0x0800344c

08003304 <get_first_non_idling_device_index>:

int get_first_non_idling_device_index(LIS3MDL_Device *devices, uint8_t num_of_devices){
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	000a      	movs	r2, r1
 800330e:	1cfb      	adds	r3, r7, #3
 8003310:	701a      	strb	r2, [r3, #0]
	if(devices == NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d102      	bne.n	800331e <get_first_non_idling_device_index+0x1a>
		return -1;
 8003318:	2301      	movs	r3, #1
 800331a:	425b      	negs	r3, r3
 800331c:	e019      	b.n	8003352 <get_first_non_idling_device_index+0x4e>

	for(int i=0; i<num_of_devices; i++){
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	e00f      	b.n	8003344 <get_first_non_idling_device_index+0x40>
		if(devices[i].state != LIS3MDL_IDLE)
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	0013      	movs	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	189b      	adds	r3, r3, r2
 800332c:	011b      	lsls	r3, r3, #4
 800332e:	001a      	movs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	189b      	adds	r3, r3, r2
 8003334:	7c9b      	ldrb	r3, [r3, #18]
 8003336:	2b03      	cmp	r3, #3
 8003338:	d001      	beq.n	800333e <get_first_non_idling_device_index+0x3a>
			return i;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	e009      	b.n	8003352 <get_first_non_idling_device_index+0x4e>
	for(int i=0; i<num_of_devices; i++){
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	3301      	adds	r3, #1
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	1cfb      	adds	r3, r7, #3
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	429a      	cmp	r2, r3
 800334c:	dbea      	blt.n	8003324 <get_first_non_idling_device_index+0x20>
	}

	return -1;
 800334e:	2301      	movs	r3, #1
 8003350:	425b      	negs	r3, r3
}
 8003352:	0018      	movs	r0, r3
 8003354:	46bd      	mov	sp, r7
 8003356:	b004      	add	sp, #16
 8003358:	bd80      	pop	{r7, pc}
	...

0800335c <lis3mdl_change_state_due_to_spi_cplt>:
 *      Author: arvyd
 */

#include "lis3mdl_state_machine.h"

LIS3MDL_State_Change_Error_t lis3mdl_change_state_due_to_spi_cplt(LIS3MDL_State_t *state){
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
	switch(*state){
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b07      	cmp	r3, #7
 800336a:	d820      	bhi.n	80033ae <lis3mdl_change_state_due_to_spi_cplt+0x52>
 800336c:	009a      	lsls	r2, r3, #2
 800336e:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <lis3mdl_change_state_due_to_spi_cplt+0x60>)
 8003370:	18d3      	adds	r3, r2, r3
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	469f      	mov	pc, r3
	case LIS3MDL_INITIALIZING_OFFSET_REGS:
		*state = LIS3MDL_INITIALIZING_CTRL_REGS;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	701a      	strb	r2, [r3, #0]
		break;
 800337c:	e019      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	case LIS3MDL_INITIALIZING_CTRL_REGS:
		*state = LIS3MDL_INITIALIZING_INT_REGS;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2202      	movs	r2, #2
 8003382:	701a      	strb	r2, [r3, #0]
		break;
 8003384:	e015      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	case LIS3MDL_INITIALIZING_INT_REGS:
		*state = LIS3MDL_IDLE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2203      	movs	r2, #3
 800338a:	701a      	strb	r2, [r3, #0]
		break;
 800338c:	e011      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	case LIS3MDL_SENDING_ADDRESS_TO_READ_FROM:
		*state = LIS3MDL_READING_DATA;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2206      	movs	r2, #6
 8003392:	701a      	strb	r2, [r3, #0]
		break;
 8003394:	e00d      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	case LIS3MDL_SENDING_ADDRESS_TO_WRITE_TO:
		*state = LIS3MDL_WRITING_DATA;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2207      	movs	r2, #7
 800339a:	701a      	strb	r2, [r3, #0]
		break;
 800339c:	e009      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	case LIS3MDL_WRITING_DATA:
		*state = LIS3MDL_IDLE;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2203      	movs	r2, #3
 80033a2:	701a      	strb	r2, [r3, #0]
		break;
 80033a4:	e005      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	case LIS3MDL_READING_DATA:
		*state = LIS3MDL_IDLE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2203      	movs	r2, #3
 80033aa:	701a      	strb	r2, [r3, #0]
		break;
 80033ac:	e001      	b.n	80033b2 <lis3mdl_change_state_due_to_spi_cplt+0x56>

	default:
		return LIS3MDL_STATE_CHANGE_INVALID_CHANGE;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <lis3mdl_change_state_due_to_spi_cplt+0x58>
	}

	return LIS3MDL_STATE_CHANGE_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	0800346c 	.word	0x0800346c

080033c0 <memset>:
 80033c0:	0003      	movs	r3, r0
 80033c2:	1882      	adds	r2, r0, r2
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d100      	bne.n	80033ca <memset+0xa>
 80033c8:	4770      	bx	lr
 80033ca:	7019      	strb	r1, [r3, #0]
 80033cc:	3301      	adds	r3, #1
 80033ce:	e7f9      	b.n	80033c4 <memset+0x4>

080033d0 <__libc_init_array>:
 80033d0:	b570      	push	{r4, r5, r6, lr}
 80033d2:	2600      	movs	r6, #0
 80033d4:	4c0c      	ldr	r4, [pc, #48]	@ (8003408 <__libc_init_array+0x38>)
 80033d6:	4d0d      	ldr	r5, [pc, #52]	@ (800340c <__libc_init_array+0x3c>)
 80033d8:	1b64      	subs	r4, r4, r5
 80033da:	10a4      	asrs	r4, r4, #2
 80033dc:	42a6      	cmp	r6, r4
 80033de:	d109      	bne.n	80033f4 <__libc_init_array+0x24>
 80033e0:	2600      	movs	r6, #0
 80033e2:	f000 f819 	bl	8003418 <_init>
 80033e6:	4c0a      	ldr	r4, [pc, #40]	@ (8003410 <__libc_init_array+0x40>)
 80033e8:	4d0a      	ldr	r5, [pc, #40]	@ (8003414 <__libc_init_array+0x44>)
 80033ea:	1b64      	subs	r4, r4, r5
 80033ec:	10a4      	asrs	r4, r4, #2
 80033ee:	42a6      	cmp	r6, r4
 80033f0:	d105      	bne.n	80033fe <__libc_init_array+0x2e>
 80033f2:	bd70      	pop	{r4, r5, r6, pc}
 80033f4:	00b3      	lsls	r3, r6, #2
 80033f6:	58eb      	ldr	r3, [r5, r3]
 80033f8:	4798      	blx	r3
 80033fa:	3601      	adds	r6, #1
 80033fc:	e7ee      	b.n	80033dc <__libc_init_array+0xc>
 80033fe:	00b3      	lsls	r3, r6, #2
 8003400:	58eb      	ldr	r3, [r5, r3]
 8003402:	4798      	blx	r3
 8003404:	3601      	adds	r6, #1
 8003406:	e7f2      	b.n	80033ee <__libc_init_array+0x1e>
 8003408:	0800348c 	.word	0x0800348c
 800340c:	0800348c 	.word	0x0800348c
 8003410:	08003490 	.word	0x08003490
 8003414:	0800348c 	.word	0x0800348c

08003418 <_init>:
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341e:	bc08      	pop	{r3}
 8003420:	469e      	mov	lr, r3
 8003422:	4770      	bx	lr

08003424 <_fini>:
 8003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003426:	46c0      	nop			@ (mov r8, r8)
 8003428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800342a:	bc08      	pop	{r3}
 800342c:	469e      	mov	lr, r3
 800342e:	4770      	bx	lr
