INTSTYLE=ise
INFILE=D:\cern\glib\tries\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\ise_project\glib_gbt_example_design.ncd
OUTFILE=D:\cern\glib\tries\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\ise_project\glib_gbt_example_design.bit
FAMILY=Virtex6
PART=xc6vlx130t-1ff1156
WORKINGDIR=D:\cern\glib\tries\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\ise_project
LICENSE=ISE
USER_INFO=__0_0_0
