$comment
	File created using the following command:
		vcd file Elevador_BetaV4.msim.vcd -direction
$end
$date
	Tue May 23 22:59:57 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Elevador_BetaV4_vlg_vec_tst $end
$var reg 5 ! BC [4:0] $end
$var reg 5 " BE [4:0] $end
$var reg 1 # CLK $end
$var wire 1 $ FIFO [2] $end
$var wire 1 % FIFO [1] $end
$var wire 1 & FIFO [0] $end
$var wire 1 ' Igual $end
$var wire 1 ( Maior $end
$var wire 1 ) Menor $end
$var wire 1 * OA $end
$var wire 1 + OB $end
$var wire 1 , OC $end
$var wire 1 - OD $end
$var wire 1 . OE $end
$var wire 1 / OF $end
$var wire 1 0 OG $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 BE[2]~input_o $end
$var wire 1 8 BE[0]~input_o $end
$var wire 1 9 Menor~output_o $end
$var wire 1 : FIFO[2]~output_o $end
$var wire 1 ; FIFO[1]~output_o $end
$var wire 1 < FIFO[0]~output_o $end
$var wire 1 = Igual~output_o $end
$var wire 1 > Maior~output_o $end
$var wire 1 ? OA~output_o $end
$var wire 1 @ OB~output_o $end
$var wire 1 A OC~output_o $end
$var wire 1 B OD~output_o $end
$var wire 1 C OE~output_o $end
$var wire 1 D OF~output_o $end
$var wire 1 E OG~output_o $end
$var wire 1 F CLK~input_o $end
$var wire 1 G CLK~inputclkctrl_outclk $end
$var wire 1 H BE[3]~input_o $end
$var wire 1 I inst1|inst6|inst7~combout $end
$var wire 1 J inst1|inst6|inst~q $end
$var wire 1 K inst1|inst6|inst8~0_combout $end
$var wire 1 L inst1|inst6|inst1~q $end
$var wire 1 M BE[1]~input_o $end
$var wire 1 N inst1|inst8|inst7~combout $end
$var wire 1 O inst1|inst8|inst~q $end
$var wire 1 P inst1|inst8|inst8~0_combout $end
$var wire 1 Q inst1|inst8|inst1~q $end
$var wire 1 R BE[4]~input_o $end
$var wire 1 S inst1|inst5|inst7~combout $end
$var wire 1 T inst1|inst5|inst~q $end
$var wire 1 U inst1|inst5|inst8~0_combout $end
$var wire 1 V inst1|inst5|inst1~q $end
$var wire 1 W BC[0]~input_o $end
$var wire 1 X inst1|inst|inst7~combout $end
$var wire 1 Y inst1|inst|inst~q $end
$var wire 1 Z inst1|inst|inst8~0_combout $end
$var wire 1 [ inst1|inst|inst1~q $end
$var wire 1 \ BC[4]~input_o $end
$var wire 1 ] inst1|inst4|inst7~combout $end
$var wire 1 ^ inst1|inst4|inst~q $end
$var wire 1 _ inst1|inst4|inst8~0_combout $end
$var wire 1 ` inst1|inst4|inst1~q $end
$var wire 1 a BC[1]~input_o $end
$var wire 1 b inst1|inst1|inst7~combout $end
$var wire 1 c inst1|inst1|inst~q $end
$var wire 1 d inst1|inst1|inst8~0_combout $end
$var wire 1 e inst1|inst1|inst1~q $end
$var wire 1 f BC[2]~input_o $end
$var wire 1 g inst1|inst2|inst7~combout $end
$var wire 1 h inst1|inst2|inst~q $end
$var wire 1 i inst1|inst2|inst8~0_combout $end
$var wire 1 j inst1|inst2|inst1~q $end
$var wire 1 k BC[3]~input_o $end
$var wire 1 l inst1|inst3|inst7~combout $end
$var wire 1 m inst1|inst3|inst~q $end
$var wire 1 n inst1|inst3|inst8~0_combout $end
$var wire 1 o inst1|inst3|inst1~q $end
$var wire 1 p inst6|inst6|inst|$00000|auto_generated|result_node[1]~16_combout $end
$var wire 1 q inst6|inst6|inst|$00000|auto_generated|result_node[1]~17_combout $end
$var wire 1 r inst6|inst6|inst|$00000|auto_generated|result_node[1]~15_combout $end
$var wire 1 s inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout $end
$var wire 1 t inst|inst1|SA1~0_combout $end
$var wire 1 u inst6|inst6|inst|$00000|auto_generated|result_node[0]~12_combout $end
$var wire 1 v inst6|inst6|inst|$00000|auto_generated|result_node[0]~13_combout $end
$var wire 1 w inst6|inst6|inst|$00000|auto_generated|result_node[0]~14_combout $end
$var wire 1 x inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout $end
$var wire 1 y inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT $end
$var wire 1 z inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout $end
$var wire 1 { inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT $end
$var wire 1 | inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout $end
$var wire 1 } inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT $end
$var wire 1 ~ inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout $end
$var wire 1 !! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout $end
$var wire 1 "! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT $end
$var wire 1 #! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout $end
$var wire 1 $! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT $end
$var wire 1 %! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout $end
$var wire 1 &! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT $end
$var wire 1 '! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout $end
$var wire 1 (! inst6|inst6|inst|$00000|auto_generated|result_node[2]~11_combout $end
$var wire 1 )! inst6|inst6|inst|$00000|auto_generated|result_node[2]~18_combout $end
$var wire 1 *! inst6|inst6|inst|$00000|auto_generated|result_node[2]~19_combout $end
$var wire 1 +! inst2|sub|113~0_combout $end
$var wire 1 ,! inst2|sub|88~5_combout $end
$var wire 1 -! inst2|sub|88~4_combout $end
$var wire 1 .! inst2|sub|84~combout $end
$var wire 1 /! inst|inst1|fstate.A4~2_combout $end
$var wire 1 0! inst|inst1|fstate.A4~q $end
$var wire 1 1! inst14|86~0_combout $end
$var wire 1 2! inst2|sub|109~0_combout $end
$var wire 1 3! inst2|sub|109~1_combout $end
$var wire 1 4! inst|inst1|fstate.B~0_combout $end
$var wire 1 5! inst|inst1|fstate.B~q $end
$var wire 1 6! inst|inst1|Selector0~0_combout $end
$var wire 1 7! inst|inst1|Selector0~1_combout $end
$var wire 1 8! inst|inst1|fstate.T~q $end
$var wire 1 9! inst|inst1|Selector1~0_combout $end
$var wire 1 :! inst|inst1|Selector1~1_combout $end
$var wire 1 ;! inst|inst1|fstate.A1~q $end
$var wire 1 <! inst|inst1|Selector2~0_combout $end
$var wire 1 =! inst|inst1|Selector2~1_combout $end
$var wire 1 >! inst|inst1|fstate.A2~q $end
$var wire 1 ?! inst|inst1|Selector3~0_combout $end
$var wire 1 @! inst|inst1|Selector3~1_combout $end
$var wire 1 A! inst|inst1|fstate.A3~q $end
$var wire 1 B! inst|inst1|WideOr5~0_combout $end
$var wire 1 C! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT $end
$var wire 1 D! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout $end
$var wire 1 E! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT $end
$var wire 1 F! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout $end
$var wire 1 G! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT $end
$var wire 1 H! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout $end
$var wire 1 I! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout $end
$var wire 1 J! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout $end
$var wire 1 K! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout $end
$var wire 1 L! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q $end
$var wire 1 M! inst8|myFIFO|auto_generated|dpfifo|valid_rreq~0_combout $end
$var wire 1 N! inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout $end
$var wire 1 O! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout $end
$var wire 1 P! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout $end
$var wire 1 Q! inst6|inst2~combout $end
$var wire 1 R! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout $end
$var wire 1 S! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q $end
$var wire 1 T! inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout $end
$var wire 1 U! inst2|sub|85~combout $end
$var wire 1 V! inst14|81~combout $end
$var wire 1 W! inst14|82~4_combout $end
$var wire 1 X! inst14|5~5_combout $end
$var wire 1 Y! inst14|84~4_combout $end
$var wire 1 Z! inst14|85~combout $end
$var wire 1 [! inst14|86~1_combout $end
$var wire 1 \! inst14|5~4_combout $end
$var wire 1 ]! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] $end
$var wire 1 ^! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1] $end
$var wire 1 _! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] $end
$var wire 1 `! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $end
$var wire 1 a! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $end
$var wire 1 b! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $end
$var wire 1 c! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $end
$var wire 1 d! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $end
$var wire 1 e! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] $end
$var wire 1 f! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] $end
$var wire 1 g! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $end
$var wire 1 h! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $end
$var wire 1 i! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] $end
$var wire 1 j! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] $end
$var wire 1 k! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $end
$var wire 1 l! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 m! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 n! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 o! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 p! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 q! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 r! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 s! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 t! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 u! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 v! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 w! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 x! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 y! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 z! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 {! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 |! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 }! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 ~! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 !" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 "" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 #" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 $" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 %" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 &" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 '" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 (" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 )" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 *" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 +" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 ," inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 -" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 ." inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 /" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 0" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 1" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
b0 "
0#
0&
0%
0$
1'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
12
x3
14
15
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
0v
0w
1x
0y
0z
1{
0|
0}
0~
1!!
0"!
0#!
1$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
11!
12!
13!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
1C!
1D!
0E!
1F!
1G!
1H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
1Y!
0Z!
0[!
1\!
0_!
0^!
0]!
0c!
0b!
0a!
0`!
0g!
0f!
0e!
0d!
0k!
0j!
0i!
0h!
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
$end
#20000
1#
b0 !
1F
0\
1G
0_
1`
1)!
1u
1]
1*!
1v
1T!
1Q!
1w
1K!
1N!
0G!
1E!
0C!
0H!
0F!
0D!
#40000
b1 !
b100 "
0#
17
1W
0F
0G
1Z
#60000
b0 !
b0 "
1#
07
0W
1F
1G
0Z
1c!
1L!
1k!
0`
1^
1[
0I!
1C!
1M!
1J!
1y
0)!
0s
0x
0]
1X
0J!
0N!
0*!
1D!
1z
#80000
b1000 !
0#
1k
0F
0G
1n
#100000
b0 !
1#
0k
1F
1G
0n
1g!
1j!
0k!
1o
0^
0[
1Y
1"!
0!!
0{
0y
1)!
0u
0z
1x
1l
0X
1{
1*!
0v
1#!
1|
1z
0w
0|
#100001
11"
1/"
1_!
1]!
1:
1<
0U!
0M!
1-!
02!
1&
1$
14!
03!
0=
19
1N!
1J!
1)
0'
1.!
17!
1>
1U!
1(
09
0)
#120000
0#
0F
0G
#130000
b1 "
18
#140000
1#
1F
1G
0c!
1b!
18!
15!
1k!
0o
1m
0Y
1I!
0C!
0E!
0B!
1y
0)!
1s
0D!
1[!
1:!
07!
0x
0l
1D
1E!
0Y!
0,!
0{
0*!
1/
1D!
1F!
1Z!
1V!
0z
1?
1C
1B
0T!
0Q!
1-
1.
1*
0F!
1|
0N!
1C!
0D!
#150000
b0 "
08
#160000
0#
0F
0G
#180000
1#
1F
1G
1;!
08!
0m
1Y!
1B!
1t
0\!
0V!
1=!
0:!
0?
0E
0B
0-
00
0*
0Z!
1X!
1A
0C
0.
1,
#200000
0#
0F
0G
#220000
1#
1F
1G
1>!
0;!
0B!
1@!
0=!
1Z!
0X!
0A
1C
1.
0,
#240000
0#
0F
0G
#260000
1#
1F
1G
1A!
0>!
1B!
01!
0Y!
0t
1/!
0[!
1V!
0@!
1?
0D
1B
1,!
12!
0-!
1-
0/
1*
1-!
0.!
0>
0U!
1<!
0(
1.!
0/!
1>
19
1U!
0<!
1)
1(
1=!
1/!
09
0)
0=!
#280000
0#
0F
0G
#300000
1#
1F
1G
0A!
10!
0B!
1Y!
1M!
0,!
1W!
0V!
13!
1=
0?
1@
0B
1N!
0-!
0-
1+
0*
1'
0.!
0>
0(
#320000
0#
0F
0G
#340000
1#
1F
1G
1c!
0b!
1f!
0g!
0I!
0C!
0E!
0$!
0"!
1!!
0s
1D!
0#!
0J!
1E!
1G!
1$!
0D!
1F!
1%!
1#!
0G!
0K!
0F!
1H!
0%!
0H!
#340001
0/"
0]!
0:
02!
0$
0U!
0M!
03!
0=
19
0N!
1J!
1?!
1)
0'
0/!
1K!
1@!
#360000
0#
0F
0G
#380000
1#
1F
1G
1A!
00!
1B!
0?!
1<!
0Y!
1,!
0W!
1V!
0@!
1=!
1?
0@
1B
1-
0+
1*
#400000
0#
0F
0G
#420000
1#
1F
1G
0A!
1>!
0B!
0<!
11!
1Y!
19!
0,!
1t
1[!
0Z!
1W!
1@
0C
1D
0B
0-
1/
0.
1+
1Z!
0W!
0V!
0=!
1:!
0?
0@
1C
1.
0+
0*
#440000
0#
0F
0G
#460000
1#
1F
1G
0>!
1;!
09!
1B!
16!
0:!
0Z!
1X!
17!
1A
0C
0.
1,
#480000
0#
0F
0G
#500000
1#
1F
1G
0;!
18!
0B!
1,!
0t
1\!
0X!
0A
1E
0Y!
0,!
1-!
12!
10
0,
1Z!
1V!
1?
1C
1B
0-!
1U!
1M!
1-
1.
1*
1.!
13!
1=
1>
09
1N!
0J!
0)
1(
1'
0.!
0>
0(
0K!
#520000
0#
0F
0G
#540000
1#
1F
1G
0c!
0L!
1g!
1I!
1C!
0M!
1"!
0!!
1s
0E!
0N!
0$!
1D!
0#!
1G!
1F!
1%!
1H!
#540001
01"
1/"
0_!
1]!
1:
0<
0U!
1-!
02!
0&
1$
03!
0=
19
1)
0'
1.!
1>
1U!
06!
1(
1:!
09
0)
07!
#560000
0#
0F
0G
#580000
1#
1F
1G
1;!
08!
1Y!
1B!
1t
0\!
0V!
1=!
0:!
0?
0E
0B
0-
00
0*
0Z!
1X!
1A
0C
0.
1,
#600000
0#
0F
0G
#620000
1#
1F
1G
1>!
0;!
0B!
1@!
0=!
1Z!
0X!
0A
1C
1.
0,
#640000
0#
0F
0G
#660000
1#
1F
1G
1A!
0>!
1B!
01!
0Y!
0t
1/!
0[!
1V!
0@!
1?
0D
1B
1,!
12!
0-!
1-
0/
1*
13!
0.!
0>
1=
1?!
1'
0(
0/!
1@!
#680000
0#
0F
0G
#700000
1#
1F
1G
#720000
0#
0F
0G
#740000
1#
1F
1G
#760000
0#
0F
0G
#780000
1#
1F
1G
#800000
0#
0F
0G
#820000
1#
1F
1G
#840000
0#
0F
0G
#860000
1#
1F
1G
#880000
0#
0F
0G
#900000
1#
1F
1G
#920000
0#
0F
0G
#940000
1#
1F
1G
#960000
0#
0F
0G
#980000
1#
1F
1G
#1000000
