library ieee;
use ieee.std_logic_1164.all;

ENTITY TOP IS 
PORT(
	clk : IN STD_LOGIC;
	switchCarta: in std_logic_vector(5 downto 0);
	switchRESET: in std_logic;
	LED: OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
	display0: out std_logic_vector (7 downto 0); --cartas
	display1: out std_logic_vector (7 downto 0);
	display2: out std_logic_vector (7 downto 0);
	display3: out std_logic_vector (7 downto 0);
	display4: out std_logic_vector (7 downto 0);
	display5: out std_logic_vector (7 downto 0));
END ENTITY;

ARCHITECTURE arqTOP OF TOP IS
BEGIN
END ARCHITECTURE;