#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct  6 20:09:27 2019
# Process ID: 2594
# Current directory: /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_zynq_ultra_ps_e_0_7_synth_1
# Command line: vivado -log design_1_zynq_ultra_ps_e_0_7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_7.tcl
# Log file: /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_zynq_ultra_ps_e_0_7_synth_1/design_1_zynq_ultra_ps_e_0_7.vds
# Journal file: /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_zynq_ultra_ps_e_0_7_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_zynq_ultra_ps_e_0_7.tcl -notrace
