
.model matrix_multiplication 

.inputs matrix_multiplication^clk matrix_multiplication^reset matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c matrix_multiplication^start_mat_mul 

.outputs matrix_multiplication^data_from_out_mat~0 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 matrix_multiplication^data_from_out_mat~3 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 matrix_multiplication^data_from_out_mat~6 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul 


.names gnd 

.names unconn 

.names vcc 
1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 \
 b_data[0]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_data_in[0]=gnd \
 b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd \
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd \
 b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd \
 b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd \
 b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd \
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd \
 b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd \
 b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd \
 b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~0 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~932 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~932 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~0 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~868 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~868 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~0 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~804 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~804 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~740 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~740 matrix_multiplication^c_data_quad1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~0_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~669 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~669 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~605 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~605 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~541 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~1 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~933 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~933 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~1 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~869 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~869 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~1 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~805 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~805 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~741 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~741 matrix_multiplication^c_data_quad1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~1_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~1 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~670 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~670 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~606 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~606 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~542 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~2 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~934 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~934 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~2 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~870 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~870 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~2 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~806 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~806 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~752 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~752 matrix_multiplication^c_data_quad1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~2_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~671 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~671 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~607 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~607 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~543 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~3 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~935 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~935 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~3 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~871 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~871 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~3 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~807 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~807 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~763 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~763 matrix_multiplication^c_data_quad1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~3_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~3 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~672 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~672 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~608 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~608 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~544 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~4 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~936 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~936 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~4 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~872 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~872 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~4 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~808 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~808 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~774 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~774 matrix_multiplication^c_data_quad1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~4_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~673 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~673 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~609 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~609 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~545 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~5 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~937 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~937 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~5 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~873 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~873 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~5 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~809 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~809 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~785 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~785 matrix_multiplication^c_data_quad1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~5_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~674 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~674 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~610 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~610 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~546 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~6 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~938 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~938 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~6 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~874 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~874 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~6 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~810 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~810 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~796 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~796 matrix_multiplication^c_data_quad1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~6_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~675 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~675 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~611 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~611 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~547 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~7 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~7 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~939 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~939 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~7 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~875 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~875 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~7 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~811 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~811 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~801 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~801 matrix_multiplication^c_data_quad1_reg~7_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~7_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~676 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~676 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~612 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~612 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~548 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~8 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~8 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~940 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~940 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~8 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~876 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~876 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~8 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~812 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~812 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~802 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~802 matrix_multiplication^c_data_quad1_reg~8_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~8_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~677 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~677 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~613 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~613 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~549 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~9 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~9 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~941 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~941 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~9 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~877 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~877 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~9 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~813 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~813 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~803 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~803 matrix_multiplication^c_data_quad1_reg~9_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~9_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~9 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~678 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~678 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~614 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~614 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~550 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~10 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~10 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~942 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~942 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~10 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~878 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~878 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~10 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~814 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~814 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~742 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~742 matrix_multiplication^c_data_quad1_reg~10_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~10_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~10 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~679 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~679 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~615 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~615 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~551 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~11 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~11 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~943 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~943 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~11 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~879 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~879 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~11 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~815 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~815 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~743 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~743 matrix_multiplication^c_data_quad1_reg~11_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~11_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~11 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~680 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~680 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~616 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~616 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~552 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~12 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~12 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~944 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~944 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~12 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~880 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~880 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~12 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~816 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~816 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~744 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~744 matrix_multiplication^c_data_quad1_reg~12_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~12_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~12 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~681 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~681 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~617 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~617 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~553 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~13 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~13 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~945 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~945 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~13 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~881 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~881 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~13 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~817 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~817 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~745 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~745 matrix_multiplication^c_data_quad1_reg~13_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~13_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~13 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~682 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~682 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~618 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~618 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~554 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~14 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~14 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~946 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~946 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~14 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~882 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~882 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~14 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~818 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~818 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~746 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~746 matrix_multiplication^c_data_quad1_reg~14_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~14_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~14 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~683 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~683 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~619 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~619 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~555 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~15 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~15 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~947 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~947 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~15 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~883 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~883 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~15 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~819 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~819 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~747 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~747 matrix_multiplication^c_data_quad1_reg~15_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~15_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~15 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~684 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~684 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~620 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~620 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~556 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~16 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~16 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~948 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~948 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~16 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~884 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~884 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~16 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~820 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~820 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~748 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~748 matrix_multiplication^c_data_quad1_reg~16_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~16_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~16 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~685 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~685 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~621 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~621 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~557 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~17 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~17 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~949 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~949 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~17 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~885 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~885 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~17 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~821 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~821 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~749 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~749 matrix_multiplication^c_data_quad1_reg~17_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~17_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~17 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~686 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~686 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~622 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~622 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~558 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~18 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~18 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~950 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~950 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~18 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~886 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~886 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~18 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~822 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~822 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~750 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~750 matrix_multiplication^c_data_quad1_reg~18_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~18_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~18 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~687 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~687 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~623 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~623 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~559 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~19 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~19 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~951 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~951 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~19 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~887 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~887 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~19 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~823 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~823 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~751 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~751 matrix_multiplication^c_data_quad1_reg~19_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~19_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~19 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~688 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~688 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~624 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~624 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~560 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~20 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~20 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~952 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~952 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~20 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~888 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~888 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~20 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~824 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~824 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~753 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~753 matrix_multiplication^c_data_quad1_reg~20_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~20_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~20 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~689 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~689 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~625 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~625 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~561 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~21 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~21 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~953 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~953 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~21 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~889 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~889 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~21 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~825 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~825 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~754 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~754 matrix_multiplication^c_data_quad1_reg~21_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~21_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~21 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~690 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~690 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~626 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~626 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~562 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~22 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~22 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~954 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~954 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~22 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~890 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~890 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~22 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~826 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~826 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~755 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~755 matrix_multiplication^c_data_quad1_reg~22_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~22_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~22 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~691 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~691 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~627 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~627 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~563 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~23 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~23 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~955 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~955 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~23 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~891 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~891 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~23 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~827 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~827 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~756 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~756 matrix_multiplication^c_data_quad1_reg~23_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~23_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~23 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~692 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~692 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~628 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~628 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~564 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~24 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~24 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~956 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~956 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~24 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~892 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~892 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~24 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~828 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~828 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~757 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~757 matrix_multiplication^c_data_quad1_reg~24_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~24_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~24 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~693 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~693 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~629 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~629 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~565 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~25 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~25 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~957 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~957 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~25 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~893 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~893 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~25 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~829 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~829 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~758 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~758 matrix_multiplication^c_data_quad1_reg~25_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~25_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~25 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~694 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~694 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~630 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~630 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~566 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~26 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~26 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~958 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~958 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~26 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~894 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~894 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~26 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~830 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~830 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~759 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~759 matrix_multiplication^c_data_quad1_reg~26_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~26_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~26 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~695 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~695 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~631 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~631 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~567 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~27 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~27 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~959 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~959 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~27 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~895 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~895 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~27 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~831 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~831 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~760 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~760 matrix_multiplication^c_data_quad1_reg~27_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~27_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~27 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~696 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~696 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~632 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~632 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~568 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~28 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~28 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~960 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~960 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~28 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~896 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~896 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~28 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~832 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~832 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~761 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~761 matrix_multiplication^c_data_quad1_reg~28_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~28_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~28 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~697 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~697 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~633 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~633 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~569 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~29 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~29 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~961 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~961 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~29 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~897 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~897 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~29 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~833 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~833 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~762 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~762 matrix_multiplication^c_data_quad1_reg~29_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~29_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~29 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~698 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~698 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~634 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~634 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~570 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~30 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~30 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~962 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~962 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~30 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~898 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~898 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~30 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~834 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~834 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~764 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~764 matrix_multiplication^c_data_quad1_reg~30_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~30_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~30 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~699 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~699 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~635 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~635 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~571 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~31 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~31 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~963 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~963 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~31 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~899 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~899 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~31 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~835 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~835 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~765 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~765 matrix_multiplication^c_data_quad1_reg~31_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~31_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~31 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~700 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~700 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~636 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~636 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~572 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~32 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~32 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~964 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~964 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~32 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~900 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~900 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~32 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~836 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~836 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~766 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~766 matrix_multiplication^c_data_quad1_reg~32_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~32_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~32 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~701 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~701 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~637 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~637 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~573 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~33 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~33 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~965 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~965 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~33 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~901 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~901 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~33 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~837 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~837 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~767 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~767 matrix_multiplication^c_data_quad1_reg~33_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~33_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~33 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~702 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~702 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~638 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~638 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~574 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~34 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~34 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~966 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~966 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~34 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~902 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~902 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~34 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~838 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~838 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~768 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~768 matrix_multiplication^c_data_quad1_reg~34_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~34_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~34 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~703 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~703 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~639 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~639 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~575 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~35 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~35 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~967 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~967 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~35 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~903 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~903 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~35 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~839 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~839 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~769 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~769 matrix_multiplication^c_data_quad1_reg~35_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~35_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~35 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~704 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~704 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~640 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~640 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~576 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~36 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~36 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~968 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~968 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~36 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~904 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~904 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~36 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~840 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~840 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~770 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~770 matrix_multiplication^c_data_quad1_reg~36_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~36_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~36 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~705 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~705 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~641 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~641 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~577 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~37 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~37 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~969 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~969 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~37 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~905 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~905 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~37 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~841 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~841 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~771 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~771 matrix_multiplication^c_data_quad1_reg~37_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~37_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~37 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~706 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~706 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~642 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~642 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~578 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~38 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~38 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~970 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~970 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~38 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~906 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~906 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~38 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~842 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~842 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~772 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~772 matrix_multiplication^c_data_quad1_reg~38_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~38_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~707 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~707 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~643 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~643 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~579 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~39 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~39 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~971 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~971 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~39 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~907 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~907 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~39 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~843 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~843 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~773 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~773 matrix_multiplication^c_data_quad1_reg~39_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~39_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~708 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~708 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~644 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~644 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~580 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~40 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~40 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~972 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~972 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~40 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~908 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~908 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~40 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~844 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~844 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~775 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~775 matrix_multiplication^c_data_quad1_reg~40_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~40_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~709 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~709 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~645 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~645 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~581 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~41 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~41 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~973 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~973 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~41 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~909 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~909 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~41 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~845 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~845 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~776 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~776 matrix_multiplication^c_data_quad1_reg~41_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~41_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~710 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~710 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~646 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~646 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~582 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~42 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~42 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~974 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~974 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~42 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~910 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~910 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~42 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~846 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~846 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~777 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~777 matrix_multiplication^c_data_quad1_reg~42_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~42_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~711 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~711 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~647 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~647 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~583 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~43 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~43 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~975 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~975 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~43 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~911 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~911 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~43 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~847 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~847 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~778 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~778 matrix_multiplication^c_data_quad1_reg~43_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~43_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~712 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~712 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~648 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~648 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~584 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~44 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~44 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~976 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~976 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~44 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~912 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~912 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~44 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~848 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~848 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~779 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~779 matrix_multiplication^c_data_quad1_reg~44_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~44_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~713 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~713 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~649 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~649 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~585 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~45 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~45 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~977 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~977 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~45 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~913 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~913 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~45 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~849 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~849 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~780 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~780 matrix_multiplication^c_data_quad1_reg~45_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~45_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~714 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~714 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~650 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~650 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~586 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~46 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~46 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~978 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~978 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~46 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~914 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~914 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~46 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~850 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~850 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~781 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~781 matrix_multiplication^c_data_quad1_reg~46_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~46_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~715 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~715 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~651 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~651 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~587 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~47 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~47 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~979 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~979 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~47 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~915 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~915 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~47 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~851 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~851 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~782 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~782 matrix_multiplication^c_data_quad1_reg~47_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~47_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~716 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~716 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~652 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~652 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~588 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~48 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~48 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~980 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~980 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~48 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~916 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~916 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~48 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~852 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~852 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~783 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~783 matrix_multiplication^c_data_quad1_reg~48_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~48_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~717 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~717 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~653 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~653 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~589 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~49 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~49 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~981 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~981 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~49 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~917 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~917 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~49 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~853 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~853 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~784 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~784 matrix_multiplication^c_data_quad1_reg~49_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~49_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~718 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~718 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~654 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~654 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~590 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~50 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~50 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~982 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~982 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~50 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~918 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~918 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~50 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~854 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~854 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~786 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~786 matrix_multiplication^c_data_quad1_reg~50_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~50_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~719 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~719 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~655 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~655 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~591 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~51 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~51 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~983 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~983 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~51 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~919 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~919 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~51 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~855 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~855 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~787 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~787 matrix_multiplication^c_data_quad1_reg~51_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~51_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~720 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~720 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~656 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~656 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~592 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~52 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~52 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~984 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~984 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~52 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~920 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~920 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~52 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~856 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~856 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~788 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~788 matrix_multiplication^c_data_quad1_reg~52_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~52_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~721 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~721 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~657 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~657 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~593 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~53 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~53 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~985 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~985 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~53 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~921 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~921 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~53 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~857 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~857 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~789 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~789 matrix_multiplication^c_data_quad1_reg~53_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~53_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~722 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~722 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~658 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~658 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~594 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~54 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~54 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~986 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~986 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~54 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~922 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~922 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~54 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~858 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~858 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~790 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~790 matrix_multiplication^c_data_quad1_reg~54_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~54_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~723 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~723 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~659 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~659 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~595 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~55 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~55 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~987 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~987 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~55 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~923 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~923 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~55 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~859 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~859 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~791 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~791 matrix_multiplication^c_data_quad1_reg~55_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~55_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~724 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~724 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~660 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~660 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~596 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~56 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~56 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~988 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~988 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~56 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~924 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~924 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~56 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~860 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~860 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~792 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~792 matrix_multiplication^c_data_quad1_reg~56_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~56_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~725 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~725 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~661 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~661 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~597 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~57 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~57 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~989 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~989 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~57 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~925 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~925 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~57 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~861 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~861 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~793 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~793 matrix_multiplication^c_data_quad1_reg~57_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~57_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~726 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~726 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~662 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~662 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~598 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~58 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~58 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~990 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~990 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~58 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~926 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~926 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~58 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~862 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~862 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~794 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~794 matrix_multiplication^c_data_quad1_reg~58_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~58_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~727 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~727 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~663 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~663 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~599 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~59 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~59 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~991 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~991 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~59 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~927 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~927 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~59 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~863 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~863 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~795 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~795 matrix_multiplication^c_data_quad1_reg~59_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~59_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~728 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~728 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~664 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~664 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~600 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~60 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~60 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~992 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~992 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~60 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~928 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~928 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~60 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~864 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~864 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~797 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~797 matrix_multiplication^c_data_quad1_reg~60_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~60_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~729 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~729 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~665 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~665 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~601 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~61 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~61 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~993 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~993 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~61 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~929 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~929 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~61 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~865 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~865 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~798 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~798 matrix_multiplication^c_data_quad1_reg~61_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~61_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~730 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~730 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~666 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~666 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~602 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~62 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~62 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~994 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~994 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~62 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~930 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~930 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~62 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~866 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~866 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~799 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~799 matrix_multiplication^c_data_quad1_reg~62_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~62_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~731 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~731 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~667 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~667 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~603 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_data~63 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~63 \
 matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~995 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~229^LOGICAL_OR~995 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~63 \
 matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~931 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~230^LOGICAL_OR~931 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~63 \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~867 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^BITWISE_OR~231^LOGICAL_OR~867 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~800 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~800 matrix_multiplication^c_data_quad1_reg~63_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad1_reg~63_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~732 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~150^LOGICAL_OR~732 \
 matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~668 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~151^LOGICAL_OR~668 \
 matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~604 
1- 1 
-1 1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_data_out~63 \
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd \
 b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd \
 b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd \
 b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd \
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd \
 b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd \
 b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd \
 b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd \
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd \
 b_data_in[63]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^a_data_out~63 \
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd \
 b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd \
 b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd \
 b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd \
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd \
 b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd \
 b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd \
 b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd \
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd \
 b_data_in[63]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~0 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1195 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1195 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~0 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1131 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1131 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~0 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1067 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1067 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1003 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1003 matrix_multiplication^c_data_quad2_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~0_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~1 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1196 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1196 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~1 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1132 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1132 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~1 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1068 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1068 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1004 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1004 matrix_multiplication^c_data_quad2_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~1_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~2 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1197 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1197 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~2 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1133 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1133 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~2 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1069 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1069 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1015 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1015 matrix_multiplication^c_data_quad2_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~2_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~2 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~3 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1198 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1198 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~3 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1134 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1134 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~3 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1070 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1070 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1026 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1026 matrix_multiplication^c_data_quad2_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~3_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~3 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~4 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1199 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1199 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~4 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1135 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1135 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~4 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1071 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1071 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1037 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1037 matrix_multiplication^c_data_quad2_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~4_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~4 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~5 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1200 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1200 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~5 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1136 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1136 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~5 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1072 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1072 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1048 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1048 matrix_multiplication^c_data_quad2_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~5_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~6 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1201 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1201 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~6 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1137 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1137 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~6 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1073 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1073 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1059 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1059 matrix_multiplication^c_data_quad2_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~6_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~7 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~7 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1202 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1202 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~7 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1138 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1138 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~7 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1074 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1074 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1064 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1064 matrix_multiplication^c_data_quad2_reg~7_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~7_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~7 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~8 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~8 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1203 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1203 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~8 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1139 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1139 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~8 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1075 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1075 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1065 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1065 matrix_multiplication^c_data_quad2_reg~8_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~8_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~8 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~9 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~9 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1204 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1204 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~9 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1140 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1140 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~9 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1076 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1076 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1066 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1066 matrix_multiplication^c_data_quad2_reg~9_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~9_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~9 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~10 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~10 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1205 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1205 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~10 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1141 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1141 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~10 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1077 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1077 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1005 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1005 matrix_multiplication^c_data_quad2_reg~10_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~10_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~10 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~11 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~11 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1206 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1206 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~11 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1142 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1142 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~11 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1078 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1078 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1006 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1006 matrix_multiplication^c_data_quad2_reg~11_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~11_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~11 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~12 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~12 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1207 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1207 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~12 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1143 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1143 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~12 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1079 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1079 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1007 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1007 matrix_multiplication^c_data_quad2_reg~12_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~12_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~12 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~13 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~13 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1208 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1208 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~13 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1144 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1144 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~13 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1080 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1080 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1008 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1008 matrix_multiplication^c_data_quad2_reg~13_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~13_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~13 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~14 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~14 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1209 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1209 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~14 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1145 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1145 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~14 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1081 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1081 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1009 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1009 matrix_multiplication^c_data_quad2_reg~14_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~14_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~14 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~15 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~15 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1210 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1210 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~15 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1146 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1146 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~15 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1082 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1082 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1010 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1010 matrix_multiplication^c_data_quad2_reg~15_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~15_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~15 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~16 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~16 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1211 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1211 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~16 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1147 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1147 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~16 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1083 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1083 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1011 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1011 matrix_multiplication^c_data_quad2_reg~16_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~16_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~16 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~17 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~17 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1212 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1212 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~17 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1148 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1148 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~17 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1084 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1084 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1012 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1012 matrix_multiplication^c_data_quad2_reg~17_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~17_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~17 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~18 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~18 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1213 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1213 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~18 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1149 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1149 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~18 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1085 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1085 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1013 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1013 matrix_multiplication^c_data_quad2_reg~18_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~18_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~18 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~19 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~19 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1214 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1214 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~19 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1150 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1150 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~19 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1086 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1086 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1014 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1014 matrix_multiplication^c_data_quad2_reg~19_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~19_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~19 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~20 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~20 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1215 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1215 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~20 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1151 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1151 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~20 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1087 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1087 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1016 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1016 matrix_multiplication^c_data_quad2_reg~20_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~20_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~20 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~21 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~21 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1216 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1216 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~21 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1152 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1152 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~21 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1088 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1088 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1017 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1017 matrix_multiplication^c_data_quad2_reg~21_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~21_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~21 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~22 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~22 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1217 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1217 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~22 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1153 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1153 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~22 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1089 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1089 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1018 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1018 matrix_multiplication^c_data_quad2_reg~22_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~22_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~22 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~23 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~23 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1218 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1218 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~23 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1154 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1154 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~23 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1090 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1090 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1019 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1019 matrix_multiplication^c_data_quad2_reg~23_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~23_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~23 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~24 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~24 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1219 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1219 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~24 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1155 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1155 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~24 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1091 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1091 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1020 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1020 matrix_multiplication^c_data_quad2_reg~24_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~24_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~24 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~25 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~25 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1220 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1220 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~25 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1156 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1156 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~25 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1092 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1092 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1021 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1021 matrix_multiplication^c_data_quad2_reg~25_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~25_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~25 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~26 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~26 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1221 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1221 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~26 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1157 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1157 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~26 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1093 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1093 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1022 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1022 matrix_multiplication^c_data_quad2_reg~26_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~26_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~26 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~27 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~27 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1222 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1222 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~27 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1158 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1158 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~27 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1094 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1094 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1023 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1023 matrix_multiplication^c_data_quad2_reg~27_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~27_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~27 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~28 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~28 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1223 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1223 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~28 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1159 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1159 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~28 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1095 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1095 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1024 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1024 matrix_multiplication^c_data_quad2_reg~28_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~28_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~29 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~29 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1224 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1224 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~29 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1160 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1160 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~29 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1096 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1096 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1025 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1025 matrix_multiplication^c_data_quad2_reg~29_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~29_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~29 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~30 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~30 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1225 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1225 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~30 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1161 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1161 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~30 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1097 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1097 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1027 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1027 matrix_multiplication^c_data_quad2_reg~30_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~30_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~31 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~31 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1226 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1226 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~31 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1162 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1162 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~31 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1098 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1098 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1028 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1028 matrix_multiplication^c_data_quad2_reg~31_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~31_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~31 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~32 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~32 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1227 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1227 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~32 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1163 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1163 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~32 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1099 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1099 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1029 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1029 matrix_multiplication^c_data_quad2_reg~32_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~32_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~32 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~33 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~33 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1228 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1228 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~33 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1164 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1164 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~33 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1100 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1100 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1030 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1030 matrix_multiplication^c_data_quad2_reg~33_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~33_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~33 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~34 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~34 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1229 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1229 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~34 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1165 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1165 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~34 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1101 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1101 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1031 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1031 matrix_multiplication^c_data_quad2_reg~34_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~34_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~34 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~35 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~35 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1230 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1230 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~35 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1166 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1166 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~35 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1102 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1102 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1032 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1032 matrix_multiplication^c_data_quad2_reg~35_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~35_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~35 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~36 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~36 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1231 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1231 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~36 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1167 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1167 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~36 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1103 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1103 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1033 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1033 matrix_multiplication^c_data_quad2_reg~36_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~36_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~36 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~37 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~37 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1232 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1232 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~37 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1168 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1168 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~37 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1104 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1104 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1034 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1034 matrix_multiplication^c_data_quad2_reg~37_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~37_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~38 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~38 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1233 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1233 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~38 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1169 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1169 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~38 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1105 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1105 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1035 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1035 matrix_multiplication^c_data_quad2_reg~38_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~38_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~38 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~39 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~39 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1234 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1234 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~39 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1170 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1170 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~39 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1106 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1106 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1036 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1036 matrix_multiplication^c_data_quad2_reg~39_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~39_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~39 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~40 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~40 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1235 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1235 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~40 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1171 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1171 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~40 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1107 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1107 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1038 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1038 matrix_multiplication^c_data_quad2_reg~40_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~40_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~40 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~41 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~41 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1236 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1236 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~41 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1172 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1172 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~41 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1108 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1108 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1039 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1039 matrix_multiplication^c_data_quad2_reg~41_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~41_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~41 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~42 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~42 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1237 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1237 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~42 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1173 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1173 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~42 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1109 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1109 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1040 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1040 matrix_multiplication^c_data_quad2_reg~42_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~42_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~42 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~43 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~43 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1238 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1238 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~43 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1174 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1174 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~43 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1110 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1110 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1041 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1041 matrix_multiplication^c_data_quad2_reg~43_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~43_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~43 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~44 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~44 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1239 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1239 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~44 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1175 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1175 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~44 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1111 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1111 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1042 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1042 matrix_multiplication^c_data_quad2_reg~44_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~44_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~44 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~45 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~45 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1240 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1240 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~45 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1176 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1176 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~45 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1112 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1112 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1043 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1043 matrix_multiplication^c_data_quad2_reg~45_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~45_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~45 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~46 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~46 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1241 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1241 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~46 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1177 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1177 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~46 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1113 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1113 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1044 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1044 matrix_multiplication^c_data_quad2_reg~46_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~46_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~46 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~47 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~47 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1242 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1242 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~47 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1178 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1178 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~47 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1114 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1114 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1045 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1045 matrix_multiplication^c_data_quad2_reg~47_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~47_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~47 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~48 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~48 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1243 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1243 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~48 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1179 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1179 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~48 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1115 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1115 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1046 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1046 matrix_multiplication^c_data_quad2_reg~48_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~48_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~48 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~49 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~49 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1244 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1244 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~49 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1180 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1180 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~49 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1116 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1116 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1047 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1047 matrix_multiplication^c_data_quad2_reg~49_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~49_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~49 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~50 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~50 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1245 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1245 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~50 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1181 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1181 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~50 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1117 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1117 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1049 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1049 matrix_multiplication^c_data_quad2_reg~50_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~50_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~50 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~51 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~51 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1246 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1246 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~51 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1182 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1182 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~51 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1118 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1118 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1050 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1050 matrix_multiplication^c_data_quad2_reg~51_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~51_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~51 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~52 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~52 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1247 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1247 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~52 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1183 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1183 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~52 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1119 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1119 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1051 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1051 matrix_multiplication^c_data_quad2_reg~52_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~52_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~52 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~53 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~53 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1248 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1248 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~53 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1184 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1184 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~53 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1120 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1120 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1052 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1052 matrix_multiplication^c_data_quad2_reg~53_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~53_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~53 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~54 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~54 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1249 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1249 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~54 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1185 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1185 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~54 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1121 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1121 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1053 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1053 matrix_multiplication^c_data_quad2_reg~54_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~54_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~54 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~55 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~55 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1250 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1250 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~55 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1186 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1186 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~55 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1122 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1122 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1054 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1054 matrix_multiplication^c_data_quad2_reg~55_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~55_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~55 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~56 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~56 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1251 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1251 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~56 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1187 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1187 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~56 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1123 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1123 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1055 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1055 matrix_multiplication^c_data_quad2_reg~56_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~56_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~56 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~57 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~57 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1252 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1252 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~57 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1188 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1188 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~57 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1124 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1124 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1056 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1056 matrix_multiplication^c_data_quad2_reg~57_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~57_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~57 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~58 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~58 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1253 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1253 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~58 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1189 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1189 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~58 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1125 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1125 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1057 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1057 matrix_multiplication^c_data_quad2_reg~58_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~58_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~58 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~59 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~59 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1254 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1254 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~59 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1190 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1190 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~59 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1126 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1126 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1058 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1058 matrix_multiplication^c_data_quad2_reg~59_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~59_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~59 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~60 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~60 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1255 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1255 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~60 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1191 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1191 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~60 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1127 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1127 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1060 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1060 matrix_multiplication^c_data_quad2_reg~60_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~60_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~60 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~61 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~61 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1256 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1256 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~61 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1192 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1192 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~61 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1128 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1128 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1061 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1061 matrix_multiplication^c_data_quad2_reg~61_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~61_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~61 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~62 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~62 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1257 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1257 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~62 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1193 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1193 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~62 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1129 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1129 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1062 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1062 matrix_multiplication^c_data_quad2_reg~62_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~62_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_data~63 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~63 \
 matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1258 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~310^LOGICAL_OR~1258 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~63 \
 matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1194 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~311^LOGICAL_OR~1194 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~63 \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1130 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^BITWISE_OR~312^LOGICAL_OR~1130 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1063 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1063 matrix_multiplication^c_data_quad2_reg~63_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad2_reg~63_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~63 \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^a_data_out~63 \
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd \
 b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd \
 b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd \
 b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd \
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd \
 b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd \
 b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd \
 b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd \
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd \
 b_data_in[63]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~0 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1458 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1458 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~0 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1394 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1394 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~0 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1330 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1330 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1266 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1266 matrix_multiplication^c_data_quad4_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~0_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~1 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1459 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1459 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~1 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1395 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1395 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~1 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1331 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1331 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1267 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1267 matrix_multiplication^c_data_quad4_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~1_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~2 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1460 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1460 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~2 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1396 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1396 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~2 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1332 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1332 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1278 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1278 matrix_multiplication^c_data_quad4_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~2_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~2 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~3 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1461 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1461 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~3 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1397 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1397 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~3 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1333 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1333 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1289 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1289 matrix_multiplication^c_data_quad4_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~3_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~3 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~4 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1462 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1462 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~4 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1398 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1398 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~4 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1334 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1334 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1300 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1300 matrix_multiplication^c_data_quad4_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~4_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~5 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1463 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1463 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~5 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1399 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1399 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~5 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1335 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1335 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1311 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1311 matrix_multiplication^c_data_quad4_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~5_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~5 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~6 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1464 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1464 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~6 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1400 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1400 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~6 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1336 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1336 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1322 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1322 matrix_multiplication^c_data_quad4_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~6_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~7 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~7 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1465 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1465 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~7 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1401 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1401 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~7 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1337 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1337 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1327 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1327 matrix_multiplication^c_data_quad4_reg~7_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~7_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~7 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~8 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~8 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1466 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1466 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~8 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1402 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1402 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~8 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1338 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1338 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1328 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1328 matrix_multiplication^c_data_quad4_reg~8_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~8_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~8 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~9 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~9 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1467 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1467 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~9 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1403 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1403 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~9 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1339 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1339 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1329 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1329 matrix_multiplication^c_data_quad4_reg~9_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~9_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~9 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~10 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~10 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1468 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1468 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~10 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1404 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1404 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~10 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1340 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1340 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1268 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1268 matrix_multiplication^c_data_quad4_reg~10_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~10_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~11 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~11 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1469 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1469 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~11 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1405 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1405 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~11 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1341 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1341 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1269 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1269 matrix_multiplication^c_data_quad4_reg~11_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~11_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~11 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~12 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~12 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1470 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1470 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~12 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1406 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1406 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~12 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1342 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1342 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1270 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1270 matrix_multiplication^c_data_quad4_reg~12_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~12_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~12 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~13 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~13 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1471 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1471 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~13 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1407 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1407 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~13 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1343 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1343 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1271 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1271 matrix_multiplication^c_data_quad4_reg~13_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~13_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~14 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~14 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1472 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1472 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~14 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1408 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1408 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~14 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1344 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1344 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1272 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1272 matrix_multiplication^c_data_quad4_reg~14_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~14_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~14 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~15 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~15 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1473 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1473 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~15 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1409 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1409 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~15 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1345 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1345 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1273 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1273 matrix_multiplication^c_data_quad4_reg~15_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~15_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~15 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~16 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~16 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1474 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1474 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~16 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1410 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1410 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~16 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1346 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1346 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1274 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1274 matrix_multiplication^c_data_quad4_reg~16_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~16_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~16 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~17 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~17 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1475 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1475 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~17 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1411 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1411 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~17 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1347 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1347 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1275 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1275 matrix_multiplication^c_data_quad4_reg~17_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~17_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~17 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~18 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~18 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1476 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1476 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~18 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1412 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1412 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~18 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1348 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1348 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1276 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1276 matrix_multiplication^c_data_quad4_reg~18_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~18_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~18 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~19 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~19 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1477 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1477 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~19 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1413 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1413 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~19 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1349 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1349 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1277 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1277 matrix_multiplication^c_data_quad4_reg~19_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~19_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~20 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~20 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1478 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1478 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~20 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1414 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1414 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~20 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1350 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1350 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1279 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1279 matrix_multiplication^c_data_quad4_reg~20_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~20_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~20 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~21 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~21 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1479 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1479 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~21 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1415 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1415 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~21 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1351 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1351 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1280 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1280 matrix_multiplication^c_data_quad4_reg~21_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~21_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~21 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~22 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~22 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1480 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1480 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~22 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1416 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1416 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~22 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1352 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1352 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1281 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1281 matrix_multiplication^c_data_quad4_reg~22_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~22_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~23 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~23 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1481 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1481 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~23 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1417 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1417 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~23 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1353 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1353 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1282 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1282 matrix_multiplication^c_data_quad4_reg~23_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~23_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~24 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~24 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1482 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1482 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~24 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1418 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1418 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~24 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1354 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1354 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1283 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1283 matrix_multiplication^c_data_quad4_reg~24_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~24_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~24 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~25 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~25 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1483 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1483 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~25 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1419 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1419 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~25 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1355 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1355 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1284 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1284 matrix_multiplication^c_data_quad4_reg~25_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~25_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~25 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~26 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~26 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1484 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1484 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~26 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1420 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1420 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~26 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1356 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1356 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1285 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1285 matrix_multiplication^c_data_quad4_reg~26_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~26_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~26 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~27 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~27 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1485 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1485 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~27 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1421 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1421 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~27 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1357 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1357 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1286 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1286 matrix_multiplication^c_data_quad4_reg~27_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~27_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~27 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~28 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~28 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1486 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1486 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~28 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1422 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1422 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~28 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1358 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1358 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1287 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1287 matrix_multiplication^c_data_quad4_reg~28_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~28_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~28 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~29 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~29 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1487 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1487 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~29 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1423 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1423 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~29 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1359 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1359 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1288 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1288 matrix_multiplication^c_data_quad4_reg~29_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~29_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~29 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~30 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~30 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1488 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1488 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~30 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1424 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1424 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~30 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1360 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1360 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1290 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1290 matrix_multiplication^c_data_quad4_reg~30_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~30_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~30 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~31 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~31 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1489 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1489 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~31 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1425 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1425 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~31 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1361 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1361 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1291 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1291 matrix_multiplication^c_data_quad4_reg~31_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~31_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~32 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~32 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1490 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1490 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~32 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1426 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1426 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~32 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1362 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1362 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1292 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1292 matrix_multiplication^c_data_quad4_reg~32_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~32_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~33 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~33 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1491 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1491 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~33 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1427 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1427 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~33 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1363 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1363 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1293 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1293 matrix_multiplication^c_data_quad4_reg~33_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~33_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~33 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~34 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~34 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1492 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1492 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~34 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1428 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1428 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~34 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1364 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1364 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1294 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1294 matrix_multiplication^c_data_quad4_reg~34_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~34_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~34 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~35 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~35 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1493 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1493 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~35 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1429 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1429 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~35 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1365 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1365 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1295 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1295 matrix_multiplication^c_data_quad4_reg~35_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~35_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~35 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~36 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~36 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1494 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1494 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~36 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1430 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1430 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~36 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1366 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1366 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1296 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1296 matrix_multiplication^c_data_quad4_reg~36_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~36_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~36 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~37 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~37 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1495 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1495 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~37 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1431 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1431 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~37 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1367 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1367 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1297 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1297 matrix_multiplication^c_data_quad4_reg~37_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~37_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~37 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~38 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~38 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1496 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1496 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~38 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1432 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1432 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~38 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1368 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1368 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1298 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1298 matrix_multiplication^c_data_quad4_reg~38_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~38_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~39 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~39 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1497 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1497 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~39 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1433 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1433 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~39 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1369 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1369 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1299 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1299 matrix_multiplication^c_data_quad4_reg~39_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~39_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~39 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~40 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~40 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1498 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1498 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~40 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1434 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1434 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~40 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1370 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1370 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1301 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1301 matrix_multiplication^c_data_quad4_reg~40_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~40_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~40 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~41 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~41 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1499 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1499 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~41 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1435 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1435 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~41 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1371 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1371 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1302 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1302 matrix_multiplication^c_data_quad4_reg~41_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~41_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~41 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~42 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~42 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1500 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1500 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~42 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1436 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1436 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~42 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1372 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1372 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1303 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1303 matrix_multiplication^c_data_quad4_reg~42_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~42_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~42 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~43 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~43 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1501 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1501 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~43 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1437 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1437 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~43 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1373 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1373 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1304 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1304 matrix_multiplication^c_data_quad4_reg~43_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~43_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~43 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~44 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~44 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1502 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1502 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~44 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1438 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1438 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~44 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1374 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1374 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1305 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1305 matrix_multiplication^c_data_quad4_reg~44_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~44_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~45 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~45 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1503 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1503 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~45 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1439 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1439 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~45 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1375 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1375 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1306 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1306 matrix_multiplication^c_data_quad4_reg~45_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~45_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~45 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~46 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~46 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1504 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1504 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~46 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1440 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1440 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~46 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1376 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1376 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1307 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1307 matrix_multiplication^c_data_quad4_reg~46_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~46_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~47 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~47 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1505 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1505 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~47 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1441 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1441 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~47 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1377 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1377 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1308 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1308 matrix_multiplication^c_data_quad4_reg~47_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~47_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~47 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~48 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~48 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1506 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1506 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~48 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1442 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1442 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~48 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1378 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1378 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1309 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1309 matrix_multiplication^c_data_quad4_reg~48_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~48_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~48 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~49 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~49 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1507 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1507 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~49 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1443 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1443 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~49 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1379 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1379 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1310 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1310 matrix_multiplication^c_data_quad4_reg~49_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~49_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~49 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~50 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~50 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1508 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1508 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~50 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1444 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1444 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~50 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1380 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1380 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1312 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1312 matrix_multiplication^c_data_quad4_reg~50_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~50_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~50 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~51 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~51 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1509 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1509 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~51 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1445 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1445 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~51 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1381 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1381 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1313 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1313 matrix_multiplication^c_data_quad4_reg~51_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~51_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~51 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~52 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~52 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1510 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1510 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~52 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1446 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1446 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~52 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1382 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1382 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1314 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1314 matrix_multiplication^c_data_quad4_reg~52_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~52_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~52 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~53 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~53 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1511 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1511 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~53 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1447 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1447 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~53 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1383 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1383 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1315 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1315 matrix_multiplication^c_data_quad4_reg~53_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~53_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~53 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~54 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~54 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1512 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1512 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~54 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1448 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1448 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~54 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1384 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1384 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1316 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1316 matrix_multiplication^c_data_quad4_reg~54_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~54_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~54 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~55 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~55 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1513 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1513 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~55 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1449 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1449 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~55 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1385 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1385 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1317 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1317 matrix_multiplication^c_data_quad4_reg~55_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~55_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~55 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~56 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~56 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1514 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1514 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~56 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1450 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1450 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~56 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1386 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1386 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1318 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1318 matrix_multiplication^c_data_quad4_reg~56_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~56_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~56 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~57 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~57 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1515 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1515 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~57 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1451 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1451 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~57 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1387 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1387 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1319 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1319 matrix_multiplication^c_data_quad4_reg~57_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~57_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~57 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~58 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~58 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1516 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1516 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~58 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1452 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1452 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~58 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1388 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1388 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1320 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1320 matrix_multiplication^c_data_quad4_reg~58_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~58_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~58 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~59 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~59 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1517 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1517 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~59 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1453 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1453 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~59 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1389 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1389 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1321 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1321 matrix_multiplication^c_data_quad4_reg~59_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~59_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~59 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~60 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~60 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1518 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1518 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~60 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1454 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1454 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~60 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1390 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1390 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1323 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1323 matrix_multiplication^c_data_quad4_reg~60_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~60_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~60 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~61 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~61 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1519 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1519 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~61 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1455 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1455 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~61 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1391 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1391 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1324 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1324 matrix_multiplication^c_data_quad4_reg~61_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~61_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~61 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~62 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~62 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1520 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1520 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~62 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1456 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1456 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~62 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1392 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1392 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1325 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1325 matrix_multiplication^c_data_quad4_reg~62_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~62_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~63 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_data~63 \
 matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1521 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~472^LOGICAL_OR~1521 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~63 \
 matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1457 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~473^LOGICAL_OR~1457 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~63 \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1393 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^BITWISE_OR~474^LOGICAL_OR~1393 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1326 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1326 matrix_multiplication^c_data_quad4_reg~63_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad4_reg~63_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~6 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1536 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1529 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1529 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1522 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1522 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1259 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1259 matrix_multiplication^c_addr_muxed_quad4_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1537 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~1 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1530 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1530 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1523 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1523 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1260 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1260 matrix_multiplication^c_addr_muxed_quad4_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1538 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~2 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1531 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1531 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1524 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1524 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1261 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1261 matrix_multiplication^c_addr_muxed_quad4_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1539 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~3 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1532 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1532 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1525 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1525 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1262 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1262 matrix_multiplication^c_addr_muxed_quad4_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1540 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~4 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1533 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1533 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1526 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1526 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1263 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1263 matrix_multiplication^c_addr_muxed_quad4_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1541 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~5 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1534 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1534 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1527 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1527 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1264 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1264 matrix_multiplication^c_addr_muxed_quad4_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1542 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~6 \
 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1535 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^BITWISE_OR~464^LOGICAL_OR~1535 \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1528 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 gnd \
 matrix_multiplication^MULTI_PORT_MUX~460^MUX_2~1528 matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1265 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~539^MUX_2~1265 matrix_multiplication^c_addr_muxed_quad4_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1543 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1543 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1536 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~1 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1544 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1544 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~1 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1537 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~2 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1545 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1545 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~2 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1538 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~3 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1546 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1546 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~3 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1539 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~4 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1547 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1547 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~4 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1540 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~5 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1548 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1548 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~5 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1541 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~6 \
 matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1549 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~462^LOGICAL_OR~1549 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~6 \
 matrix_multiplication^BITWISE_OR~463^LOGICAL_OR~1542 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1585 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1557 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1557 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1550 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1550 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~996 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~996 matrix_multiplication^c_addr_muxed_quad2_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1586 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~1 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1558 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1558 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1551 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1551 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~997 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~997 matrix_multiplication^c_addr_muxed_quad2_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1587 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~2 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1559 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1559 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1552 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1552 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~998 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~998 matrix_multiplication^c_addr_muxed_quad2_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1588 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~3 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1560 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1560 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1553 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1553 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~999 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~999 matrix_multiplication^c_addr_muxed_quad2_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1589 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~4 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1561 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1561 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1554 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1554 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1000 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1000 matrix_multiplication^c_addr_muxed_quad2_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1590 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~5 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1562 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1562 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1555 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1555 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1001 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1001 matrix_multiplication^c_addr_muxed_quad2_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1591 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~6 \
 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1563 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^BITWISE_OR~302^LOGICAL_OR~1563 \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1556 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 gnd \
 matrix_multiplication^MULTI_PORT_MUX~298^MUX_2~1556 matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1002 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~377^MUX_2~1002 matrix_multiplication^c_addr_muxed_quad2_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1578 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1578 matrix_multiplication^b_addr_03_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_03_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1571 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1571 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1564 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1564 matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_03_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1579 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1579 matrix_multiplication^b_addr_03_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_03_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1572 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1572 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1565 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1565 matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1580 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1580 matrix_multiplication^b_addr_03_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_03_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1573 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1573 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1566 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1566 matrix_multiplication^b_addr_muxed_03_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1581 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1581 matrix_multiplication^b_addr_03_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_03_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1574 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1574 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1567 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1567 matrix_multiplication^b_addr_muxed_03_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1582 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1582 matrix_multiplication^b_addr_03_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_03_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1575 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1575 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1568 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1568 matrix_multiplication^b_addr_muxed_03_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1583 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1583 matrix_multiplication^b_addr_03_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_03_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1576 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1576 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1569 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1569 matrix_multiplication^b_addr_muxed_03_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1584 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1584 matrix_multiplication^b_addr_03_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_03_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1577 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 gnd \
 matrix_multiplication^MULTI_PORT_MUX~141^MUX_2~1577 matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1570 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~139^MUX_2~1570 matrix_multiplication^b_addr_muxed_03_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1592 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1592 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1585 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~1 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1593 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1593 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~1 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1586 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~2 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1594 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1594 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~2 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1587 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~3 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1595 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1595 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~3 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1588 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~4 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1596 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1596 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~4 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1589 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~5 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1597 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1597 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~5 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1590 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~6 \
 matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1598 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~300^LOGICAL_OR~1598 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~6 \
 matrix_multiplication^BITWISE_OR~301^LOGICAL_OR~1591 
1- 1 
-1 1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_12^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_22^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~6 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1613 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1613 matrix_multiplication^b_addr_02_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_02_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1606 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1606 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1599 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1599 matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1614 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1614 matrix_multiplication^b_addr_02_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_02_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1607 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1607 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1600 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1600 matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1615 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1615 matrix_multiplication^b_addr_02_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_02_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1608 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1608 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1601 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1601 matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1616 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1616 matrix_multiplication^b_addr_02_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_02_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1609 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1609 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1602 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1602 matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1617 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1617 matrix_multiplication^b_addr_02_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_02_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1610 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1610 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1603 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1603 matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1618 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1618 matrix_multiplication^b_addr_02_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_02_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1611 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1611 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1604 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1604 matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_02^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1619 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~124^MUX_2~1619 matrix_multiplication^b_addr_02_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_02_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1612 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1612 matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1605 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~126^MUX_2~1605 matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~0 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1819 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1819 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~0 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1755 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1755 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~0 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1691 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1691 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1627 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1627 matrix_multiplication^c_data_quad3_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~0_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~1 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1820 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1820 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~1 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1756 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1756 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~1 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1692 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1692 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1628 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1628 matrix_multiplication^c_data_quad3_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~1_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~2 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1821 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1821 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~2 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1757 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1757 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~2 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1693 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1693 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1639 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1639 matrix_multiplication^c_data_quad3_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~2_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~2 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~3 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1822 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1822 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~3 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1758 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1758 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~3 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1694 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1694 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1650 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1650 matrix_multiplication^c_data_quad3_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~3_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~3 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~4 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1823 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1823 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~4 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1759 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1759 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~4 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1695 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1695 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1661 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1661 matrix_multiplication^c_data_quad3_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~4_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~4 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~5 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1824 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1824 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~5 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1760 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1760 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~5 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1696 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1696 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1672 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1672 matrix_multiplication^c_data_quad3_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~5_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~5 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~6 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1825 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1825 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~6 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1761 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1761 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~6 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1697 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1697 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1683 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1683 matrix_multiplication^c_data_quad3_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~6_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~7 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~7 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1826 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1826 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~7 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1762 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1762 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~7 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1698 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1698 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1688 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1688 matrix_multiplication^c_data_quad3_reg~7_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~7_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~7 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~8 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~8 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1827 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1827 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~8 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1763 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1763 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~8 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1699 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1699 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1689 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1689 matrix_multiplication^c_data_quad3_reg~8_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~8_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~8 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~9 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~9 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1828 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1828 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~9 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1764 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1764 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~9 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1700 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1700 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1690 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1690 matrix_multiplication^c_data_quad3_reg~9_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~9_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~9 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~10 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~10 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1829 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1829 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~10 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1765 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1765 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~10 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1701 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1701 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1629 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1629 matrix_multiplication^c_data_quad3_reg~10_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~10_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~10 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~11 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~11 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1830 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1830 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~11 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1766 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1766 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~11 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1702 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1702 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1630 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1630 matrix_multiplication^c_data_quad3_reg~11_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~11_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~11 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~12 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~12 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1831 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1831 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~12 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1767 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1767 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~12 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1703 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1703 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1631 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1631 matrix_multiplication^c_data_quad3_reg~12_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~12_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~12 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~13 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~13 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1832 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1832 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~13 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1768 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1768 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~13 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1704 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1704 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1632 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1632 matrix_multiplication^c_data_quad3_reg~13_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~13_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~13 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~14 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~14 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1833 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1833 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~14 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1769 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1769 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~14 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1705 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1705 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1633 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1633 matrix_multiplication^c_data_quad3_reg~14_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~14_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~15 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~15 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1834 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1834 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~15 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1770 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1770 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~15 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1706 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1706 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1634 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1634 matrix_multiplication^c_data_quad3_reg~15_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~15_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~15 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~16 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~16 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1835 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1835 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~16 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1771 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1771 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~16 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1707 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1707 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1635 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1635 matrix_multiplication^c_data_quad3_reg~16_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~16_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~16 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~17 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~17 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1836 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1836 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~17 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1772 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1772 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~17 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1708 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1708 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1636 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1636 matrix_multiplication^c_data_quad3_reg~17_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~17_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~17 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~18 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~18 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1837 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1837 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~18 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1773 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1773 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~18 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1709 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1709 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1637 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1637 matrix_multiplication^c_data_quad3_reg~18_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~18_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~18 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~19 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~19 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1838 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1838 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~19 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1774 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1774 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~19 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1710 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1710 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1638 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1638 matrix_multiplication^c_data_quad3_reg~19_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~19_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~19 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~20 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~20 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1839 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1839 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~20 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1775 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1775 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~20 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1711 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1711 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1640 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1640 matrix_multiplication^c_data_quad3_reg~20_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~20_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~20 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~21 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~21 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1840 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1840 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~21 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1776 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1776 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~21 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1712 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1712 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1641 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1641 matrix_multiplication^c_data_quad3_reg~21_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~21_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~21 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~22 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~22 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1841 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1841 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~22 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1777 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1777 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~22 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1713 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1713 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1642 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1642 matrix_multiplication^c_data_quad3_reg~22_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~22_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~22 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~23 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~23 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1842 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1842 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~23 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1778 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1778 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~23 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1714 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1714 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1643 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1643 matrix_multiplication^c_data_quad3_reg~23_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~23_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~23 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~24 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~24 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1843 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1843 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~24 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1779 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1779 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~24 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1715 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1715 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1644 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1644 matrix_multiplication^c_data_quad3_reg~24_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~24_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~24 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~25 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~25 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1844 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1844 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~25 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1780 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1780 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~25 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1716 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1716 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1645 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1645 matrix_multiplication^c_data_quad3_reg~25_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~25_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~25 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~26 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~26 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1845 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1845 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~26 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1781 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1781 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~26 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1717 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1717 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1646 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1646 matrix_multiplication^c_data_quad3_reg~26_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~26_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~27 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~27 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1846 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1846 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~27 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1782 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1782 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~27 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1718 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1718 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1647 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1647 matrix_multiplication^c_data_quad3_reg~27_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~27_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~27 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~28 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~28 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1847 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1847 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~28 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1783 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1783 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~28 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1719 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1719 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1648 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1648 matrix_multiplication^c_data_quad3_reg~28_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~28_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~28 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~29 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~29 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1848 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1848 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~29 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1784 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1784 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~29 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1720 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1720 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1649 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1649 matrix_multiplication^c_data_quad3_reg~29_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~29_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~29 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~30 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~30 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1849 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1849 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~30 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1785 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1785 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~30 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1721 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1721 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1651 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1651 matrix_multiplication^c_data_quad3_reg~30_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~30_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~30 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~31 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~31 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1850 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1850 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~31 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1786 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1786 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~31 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1722 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1722 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1652 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1652 matrix_multiplication^c_data_quad3_reg~31_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~31_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~31 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~32 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~32 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1851 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1851 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~32 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1787 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1787 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~32 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1723 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1723 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1653 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1653 matrix_multiplication^c_data_quad3_reg~32_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~32_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~32 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~33 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~33 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1852 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1852 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~33 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1788 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1788 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~33 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1724 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1724 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1654 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1654 matrix_multiplication^c_data_quad3_reg~33_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~33_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~33 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~34 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~34 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1853 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1853 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~34 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1789 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1789 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~34 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1725 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1725 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1655 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1655 matrix_multiplication^c_data_quad3_reg~34_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~34_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~34 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~35 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~35 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1854 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1854 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~35 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1790 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1790 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~35 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1726 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1726 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1656 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1656 matrix_multiplication^c_data_quad3_reg~35_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~35_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~35 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~36 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~36 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1855 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1855 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~36 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1791 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1791 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~36 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1727 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1727 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1657 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1657 matrix_multiplication^c_data_quad3_reg~36_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~36_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~36 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~37 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~37 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1856 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1856 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~37 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1792 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1792 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~37 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1728 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1728 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1658 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1658 matrix_multiplication^c_data_quad3_reg~37_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~37_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~37 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~38 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~38 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1857 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1857 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~38 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1793 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1793 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~38 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1729 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1729 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1659 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1659 matrix_multiplication^c_data_quad3_reg~38_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~38_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~38 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~39 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~39 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1858 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1858 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~39 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1794 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1794 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~39 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1730 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1730 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1660 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1660 matrix_multiplication^c_data_quad3_reg~39_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~39_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~39 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~40 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~40 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1859 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1859 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~40 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1795 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1795 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~40 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1731 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1731 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1662 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1662 matrix_multiplication^c_data_quad3_reg~40_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~40_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~40 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~41 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~41 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1860 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1860 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~41 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1796 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1796 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~41 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1732 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1732 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1663 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1663 matrix_multiplication^c_data_quad3_reg~41_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~41_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~41 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~42 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~42 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1861 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1861 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~42 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1797 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1797 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~42 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1733 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1733 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1664 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1664 matrix_multiplication^c_data_quad3_reg~42_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~42_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~42 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~43 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~43 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1862 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1862 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~43 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1798 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1798 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~43 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1734 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1734 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1665 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1665 matrix_multiplication^c_data_quad3_reg~43_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~43_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~43 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~44 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~44 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1863 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1863 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~44 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1799 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1799 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~44 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1735 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1735 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1666 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1666 matrix_multiplication^c_data_quad3_reg~44_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~44_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~44 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~45 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~45 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1864 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1864 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~45 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1800 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1800 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~45 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1736 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1736 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1667 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1667 matrix_multiplication^c_data_quad3_reg~45_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~45_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~45 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~46 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~46 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1865 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1865 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~46 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1801 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1801 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~46 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1737 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1737 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1668 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1668 matrix_multiplication^c_data_quad3_reg~46_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~46_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~46 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~47 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~47 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1866 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1866 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~47 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1802 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1802 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~47 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1738 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1738 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1669 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1669 matrix_multiplication^c_data_quad3_reg~47_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~47_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~47 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~48 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~48 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1867 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1867 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~48 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1803 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1803 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~48 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1739 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1739 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1670 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1670 matrix_multiplication^c_data_quad3_reg~48_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~48_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~49 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~49 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1868 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1868 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~49 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1804 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1804 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~49 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1740 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1740 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1671 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1671 matrix_multiplication^c_data_quad3_reg~49_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~49_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~49 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~50 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~50 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1869 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1869 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~50 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1805 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1805 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~50 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1741 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1741 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1673 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1673 matrix_multiplication^c_data_quad3_reg~50_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~50_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~50 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~51 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~51 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1870 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1870 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~51 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1806 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1806 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~51 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1742 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1742 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1674 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1674 matrix_multiplication^c_data_quad3_reg~51_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~51_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~51 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~52 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~52 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1871 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1871 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~52 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1807 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1807 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~52 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1743 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1743 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1675 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1675 matrix_multiplication^c_data_quad3_reg~52_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~52_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~52 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~53 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~53 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1872 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1872 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~53 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1808 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1808 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~53 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1744 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1744 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1676 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1676 matrix_multiplication^c_data_quad3_reg~53_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~53_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~53 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~54 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~54 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1873 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1873 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~54 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1809 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1809 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~54 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1745 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1745 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1677 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1677 matrix_multiplication^c_data_quad3_reg~54_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~54_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~54 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~55 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~55 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1874 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1874 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~55 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1810 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1810 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~55 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1746 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1746 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1678 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1678 matrix_multiplication^c_data_quad3_reg~55_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~55_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~55 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~56 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~56 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1875 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1875 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~56 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1811 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1811 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~56 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1747 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1747 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1679 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1679 matrix_multiplication^c_data_quad3_reg~56_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~56_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~56 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~57 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~57 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1876 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1876 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~57 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1812 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1812 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~57 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1748 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1748 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1680 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1680 matrix_multiplication^c_data_quad3_reg~57_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~57_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~57 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~58 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~58 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1877 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1877 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~58 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1813 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1813 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~58 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1749 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1749 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1681 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1681 matrix_multiplication^c_data_quad3_reg~58_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~58_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~58 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~59 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~59 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1878 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1878 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~59 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1814 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1814 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~59 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1750 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1750 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1682 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1682 matrix_multiplication^c_data_quad3_reg~59_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~59_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~59 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~60 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~60 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1879 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1879 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~60 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1815 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1815 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~60 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1751 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1751 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1684 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1684 matrix_multiplication^c_data_quad3_reg~60_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~60_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~60 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~61 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~61 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1880 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1880 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~61 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1816 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1816 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~61 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1752 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1752 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1685 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1685 matrix_multiplication^c_data_quad3_reg~61_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~61_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~61 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~62 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~62 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1881 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1881 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~62 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1817 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1817 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~62 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1753 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1753 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1686 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1686 matrix_multiplication^c_data_quad3_reg~62_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~62_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~63 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_data~63 \
 matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1882 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~391^LOGICAL_OR~1882 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~63 \
 matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1818 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~392^LOGICAL_OR~1818 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~63 \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1754 
1- 1 
-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^BITWISE_OR~393^LOGICAL_OR~1754 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1687 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1687 matrix_multiplication^c_data_quad3_reg~63_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^c_data_quad3_reg~63_FF_NODE we=matrix_multiplication^we_c \
 addr[0]=matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~6 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1897 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1890 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1890 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1883 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1883 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1620 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1620 matrix_multiplication^c_addr_muxed_quad3_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1898 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~1 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1891 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1891 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1884 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1884 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1621 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1621 matrix_multiplication^c_addr_muxed_quad3_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1899 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~2 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1892 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1892 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1885 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1885 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1622 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1622 matrix_multiplication^c_addr_muxed_quad3_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1900 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~3 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1893 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1893 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1886 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1886 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1623 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1623 matrix_multiplication^c_addr_muxed_quad3_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1901 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~4 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1894 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1894 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1887 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1887 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1624 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1624 matrix_multiplication^c_addr_muxed_quad3_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1902 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~5 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1895 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1895 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1888 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1888 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1625 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1625 matrix_multiplication^c_addr_muxed_quad3_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1903 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~6 \
 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1896 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^BITWISE_OR~383^LOGICAL_OR~1896 \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1889 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 gnd \
 matrix_multiplication^MULTI_PORT_MUX~379^MUX_2~1889 matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1626 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~458^MUX_2~1626 matrix_multiplication^c_addr_muxed_quad3_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1904 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1904 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~0 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1897 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~1 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1905 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1905 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~1 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1898 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~2 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1906 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1906 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~2 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1899 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~3 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1907 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1907 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~3 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1900 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~4 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1908 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1908 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~4 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1901 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~5 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1909 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1909 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~5 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1902 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~6 \
 matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1910 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~381^LOGICAL_OR~1910 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~6 \
 matrix_multiplication^BITWISE_OR~382^LOGICAL_OR~1903 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1946 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1918 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1918 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1911 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1911 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~733 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~733 matrix_multiplication^c_addr_muxed_quad1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1947 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~1 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1919 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1919 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1912 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1912 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~734 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~734 matrix_multiplication^c_addr_muxed_quad1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1948 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~2 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1920 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1920 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1913 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1913 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~735 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~735 matrix_multiplication^c_addr_muxed_quad1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1949 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~3 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1921 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1921 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1914 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1914 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~736 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~736 matrix_multiplication^c_addr_muxed_quad1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1950 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~4 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1922 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1922 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1915 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1915 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~737 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~737 matrix_multiplication^c_addr_muxed_quad1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1951 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~5 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1923 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1923 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1916 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1916 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~738 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~738 matrix_multiplication^c_addr_muxed_quad1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1952 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~6 \
 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1924 
1- 1 
-1 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^BITWISE_OR~221^LOGICAL_OR~1924 \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1917 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 gnd \
 matrix_multiplication^MULTI_PORT_MUX~217^MUX_2~1917 matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~739 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~296^MUX_2~739 matrix_multiplication^c_addr_muxed_quad1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1939 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1939 matrix_multiplication^b_addr_01_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_01_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1932 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1932 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1925 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1925 matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1940 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1940 matrix_multiplication^b_addr_01_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_01_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1933 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1933 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1926 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1926 matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1941 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1941 matrix_multiplication^b_addr_01_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_01_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1934 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1934 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1927 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1927 matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1942 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1942 matrix_multiplication^b_addr_01_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_01_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1935 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1935 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1928 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1928 matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1943 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1943 matrix_multiplication^b_addr_01_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_01_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1936 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1936 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1929 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1929 matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1944 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1944 matrix_multiplication^b_addr_01_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_01_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1937 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1937 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1930 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1930 matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1945 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~111^MUX_2~1945 matrix_multiplication^b_addr_01_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_01_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1938 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 gnd \
 matrix_multiplication^MULTI_PORT_MUX~115^MUX_2~1938 matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1931 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~113^MUX_2~1931 matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1953 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1953 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1946 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~1 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~1 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1954 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1954 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~1 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1947 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~2 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~2 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1955 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1955 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~2 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1948 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~3 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~3 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1956 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1956 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~3 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1949 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~4 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~4 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1957 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1957 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~4 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1950 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~5 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~5 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1958 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1958 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~5 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1951 
1- 1 
-1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~6 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~6 \
 matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1959 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~219^LOGICAL_OR~1959 \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~6 \
 matrix_multiplication^BITWISE_OR~220^LOGICAL_OR~1952 
1- 1 
-1 1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 b_data[0]=gnd b_data[1]=gnd \
 b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 b_data[0]=gnd b_data[1]=gnd \
 b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~6 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~63 b_data[0]=gnd b_data[1]=gnd \
 b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd \
 b_data_in[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=gnd \
 final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~6 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1974 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1974 matrix_multiplication^a_addr_30_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_30_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1967 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1967 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1960 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1960 matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_30_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1975 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1975 matrix_multiplication^a_addr_30_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_30_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1968 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1968 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1961 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1961 matrix_multiplication^a_addr_muxed_30_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1976 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1976 matrix_multiplication^a_addr_30_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_30_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1969 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1969 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1962 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1962 matrix_multiplication^a_addr_muxed_30_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1977 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1977 matrix_multiplication^a_addr_30_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_30_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1970 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1970 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1963 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1963 matrix_multiplication^a_addr_muxed_30_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1978 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1978 matrix_multiplication^a_addr_30_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_30_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1971 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1971 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1964 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1964 matrix_multiplication^a_addr_muxed_30_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1979 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1979 matrix_multiplication^a_addr_30_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_30_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1972 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1972 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1965 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1965 matrix_multiplication^a_addr_muxed_30_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_30^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1980 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~1980 matrix_multiplication^a_addr_30_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_30_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1973 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 gnd \
 matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~1973 matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1966 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~87^MUX_2~1966 matrix_multiplication^a_addr_muxed_30_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1995 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1995 matrix_multiplication^a_addr_20_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_20_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1988 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1988 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1981 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1981 matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1996 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1996 matrix_multiplication^a_addr_20_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_20_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1989 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1989 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1982 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1982 matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1997 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1997 matrix_multiplication^a_addr_20_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_20_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1990 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1990 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1983 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1983 matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1998 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1998 matrix_multiplication^a_addr_20_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_20_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1991 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1991 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1984 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1984 matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1999 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~1999 matrix_multiplication^a_addr_20_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_20_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1992 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1992 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1985 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1985 matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~2000 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~2000 matrix_multiplication^a_addr_20_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_20_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1993 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1993 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1986 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1986 matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_20^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~2001 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~72^MUX_2~2001 matrix_multiplication^a_addr_20_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_20_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1994 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~1994 matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1987 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~74^MUX_2~1987 matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2016 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2016 matrix_multiplication^a_addr_10_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_10_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2009 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2009 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2002 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2002 matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2017 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2017 matrix_multiplication^a_addr_10_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_10_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2010 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2010 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2003 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2003 matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2018 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2018 matrix_multiplication^a_addr_10_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_10_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2011 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2011 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2004 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2004 matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2019 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2019 matrix_multiplication^a_addr_10_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_10_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2012 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2012 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2005 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2005 matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2020 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2020 matrix_multiplication^a_addr_10_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_10_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2013 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2013 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2006 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2006 matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2021 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2021 matrix_multiplication^a_addr_10_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_10_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2014 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2014 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2007 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2007 matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_10^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2022 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~2022 matrix_multiplication^a_addr_10_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_10_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2015 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 gnd \
 matrix_multiplication^MULTI_PORT_MUX~63^MUX_2~2015 matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2008 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~61^MUX_2~2008 matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2023 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2023 matrix_multiplication^a_addr_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_00_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2058 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2058 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2051 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2051 matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2024 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2024 matrix_multiplication^a_addr_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_00_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2059 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2059 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2052 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2052 matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2025 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2025 matrix_multiplication^a_addr_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_00_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2060 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2060 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2053 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2053 matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2026 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2026 matrix_multiplication^a_addr_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_00_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2061 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2061 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2054 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2054 matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2027 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2027 matrix_multiplication^a_addr_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_00_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2062 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2062 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2055 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2055 matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2028 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2028 matrix_multiplication^a_addr_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_00_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2063 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2063 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2056 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2056 matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2029 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~2029 matrix_multiplication^a_addr_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_00_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2064 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 gnd \
 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~2064 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2057 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~2057 matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2044 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2044 matrix_multiplication^b_addr_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_00_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2037 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2037 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2030 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2030 matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2045 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2045 matrix_multiplication^b_addr_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_00_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2038 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2038 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2031 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2031 matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2046 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2046 matrix_multiplication^b_addr_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_00_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2039 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2039 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2032 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2032 matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2047 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2047 matrix_multiplication^b_addr_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_00_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2040 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2040 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2033 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2033 matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2048 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2048 matrix_multiplication^b_addr_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_00_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2041 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2041 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2034 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2034 matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2049 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2049 matrix_multiplication^b_addr_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_00_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2042 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2042 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2035 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2035 matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd \
 matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_00^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2050 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~2050 matrix_multiplication^b_addr_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_00_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2043 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 gnd \
 matrix_multiplication^MULTI_PORT_MUX~102^MUX_2~2043 matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2036 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~100^MUX_2~2036 matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd \
 matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2072 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2072 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~63^LOGICAL_NOT~64 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~102^LOGICAL_NOT~103 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~115^LOGICAL_NOT~116 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~141^LOGICAL_NOT~142 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~0 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2065 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2065 matrix_multiplication^addr_pi_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~1 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2066 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2066 matrix_multiplication^addr_pi_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~2 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2067 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2067 matrix_multiplication^addr_pi_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~3 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2068 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2068 matrix_multiplication^addr_pi_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~4 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2069 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2069 matrix_multiplication^addr_pi_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~5 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2070 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2070 matrix_multiplication^addr_pi_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 gnd matrix_multiplication^addr_pi~6 \
 matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2071 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~44^MUX_2~2071 matrix_multiplication^addr_pi_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~44^LOGICAL_NOT~45 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~61^LOGICAL_NOT~62 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~72^LOGICAL_NOT~73 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~74^LOGICAL_NOT~75 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~87^LOGICAL_NOT~88 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~100^LOGICAL_NOT~101 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~111^LOGICAL_NOT~112 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~113^LOGICAL_NOT~114 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~124^LOGICAL_NOT~125 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~126^LOGICAL_NOT~127 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~139^LOGICAL_NOT~140 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~296^LOGICAL_NOT~297 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~377^LOGICAL_NOT~378 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~458^LOGICAL_NOT~459 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~539^LOGICAL_NOT~540 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~217^LOGICAL_NOT~218 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~298^LOGICAL_NOT~299 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~379^LOGICAL_NOT~380 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~460^LOGICAL_NOT~461 
0 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~541 matrix_multiplication^data_from_out_mat~0 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~542 matrix_multiplication^data_from_out_mat~1 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~543 matrix_multiplication^data_from_out_mat~2 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~544 matrix_multiplication^data_from_out_mat~3 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~545 matrix_multiplication^data_from_out_mat~4 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~546 matrix_multiplication^data_from_out_mat~5 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~547 matrix_multiplication^data_from_out_mat~6 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~548 matrix_multiplication^data_from_out_mat~7 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~549 matrix_multiplication^data_from_out_mat~8 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~550 matrix_multiplication^data_from_out_mat~9 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~551 matrix_multiplication^data_from_out_mat~10 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~552 matrix_multiplication^data_from_out_mat~11 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~553 matrix_multiplication^data_from_out_mat~12 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~554 matrix_multiplication^data_from_out_mat~13 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~555 matrix_multiplication^data_from_out_mat~14 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~556 matrix_multiplication^data_from_out_mat~15 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~557 matrix_multiplication^data_from_out_mat~16 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~558 matrix_multiplication^data_from_out_mat~17 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~559 matrix_multiplication^data_from_out_mat~18 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~560 matrix_multiplication^data_from_out_mat~19 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~561 matrix_multiplication^data_from_out_mat~20 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~562 matrix_multiplication^data_from_out_mat~21 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~563 matrix_multiplication^data_from_out_mat~22 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~564 matrix_multiplication^data_from_out_mat~23 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~565 matrix_multiplication^data_from_out_mat~24 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~566 matrix_multiplication^data_from_out_mat~25 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~567 matrix_multiplication^data_from_out_mat~26 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~568 matrix_multiplication^data_from_out_mat~27 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~569 matrix_multiplication^data_from_out_mat~28 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~570 matrix_multiplication^data_from_out_mat~29 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~571 matrix_multiplication^data_from_out_mat~30 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~572 matrix_multiplication^data_from_out_mat~31 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~573 matrix_multiplication^data_from_out_mat~32 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~574 matrix_multiplication^data_from_out_mat~33 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~575 matrix_multiplication^data_from_out_mat~34 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~576 matrix_multiplication^data_from_out_mat~35 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~577 matrix_multiplication^data_from_out_mat~36 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~578 matrix_multiplication^data_from_out_mat~37 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~579 matrix_multiplication^data_from_out_mat~38 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~580 matrix_multiplication^data_from_out_mat~39 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~581 matrix_multiplication^data_from_out_mat~40 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~582 matrix_multiplication^data_from_out_mat~41 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~583 matrix_multiplication^data_from_out_mat~42 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~584 matrix_multiplication^data_from_out_mat~43 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~585 matrix_multiplication^data_from_out_mat~44 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~586 matrix_multiplication^data_from_out_mat~45 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~587 matrix_multiplication^data_from_out_mat~46 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~588 matrix_multiplication^data_from_out_mat~47 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~589 matrix_multiplication^data_from_out_mat~48 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~590 matrix_multiplication^data_from_out_mat~49 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~591 matrix_multiplication^data_from_out_mat~50 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~592 matrix_multiplication^data_from_out_mat~51 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~593 matrix_multiplication^data_from_out_mat~52 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~594 matrix_multiplication^data_from_out_mat~53 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~595 matrix_multiplication^data_from_out_mat~54 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~596 matrix_multiplication^data_from_out_mat~55 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~597 matrix_multiplication^data_from_out_mat~56 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~598 matrix_multiplication^data_from_out_mat~57 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~599 matrix_multiplication^data_from_out_mat~58 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~600 matrix_multiplication^data_from_out_mat~59 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~601 matrix_multiplication^data_from_out_mat~60 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~602 matrix_multiplication^data_from_out_mat~61 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~603 matrix_multiplication^data_from_out_mat~62 
1 1 


.names matrix_multiplication^BITWISE_OR~152^LOGICAL_OR~604 matrix_multiplication^data_from_out_mat~63 
1 1 


.names matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic^BUF_NODE~27 matrix_multiplication^done_mat_mul 
1 1 


.subckt CLOCK_GATING I=matrix_multiplication^clk

.end 



.model single_port_ram 

.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] \
 addr[13] addr[14] we 

.outputs out 

.blackbox 


.end 



.model matmul_4x4_systolic 

.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] \
 b_data_in[9] b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] b_data_in[15] b_data_in[16] b_data_in[17] \
 b_data_in[18] b_data_in[19] b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] b_data_in[25] b_data_in[26] \
 b_data_in[27] b_data_in[28] b_data_in[29] b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] b_data_in[35] \
 b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] \
 b_data_in[54] b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] b_data_in[60] b_data_in[61] b_data_in[62] \
 b_data_in[63] a_data_in[0] a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] a_data_in[6] a_data_in[7] \
 a_data_in[8] a_data_in[9] a_data_in[10] a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] a_data_in[16] \
 a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] \
 a_data_in[35] a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] a_data_in[41] a_data_in[42] a_data_in[43] \
 a_data_in[44] a_data_in[45] a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] a_data_in[51] a_data_in[52] \
 a_data_in[53] a_data_in[54] a_data_in[55] a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] a_data_in[61] \
 a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] \
 b_data[1] b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] b_data[12] \
 b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] \
 b_data[35] b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] b_data[45] \
 b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] \
 a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] \
 a_data[27] a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] a_data[36] a_data[37] \
 a_data[38] a_data[39] a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] a_data[48] \
 a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk 

.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] \
 b_addr[4] b_addr[5] b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] a_addr[6] b_data_out[0] \
 b_data_out[1] b_data_out[2] b_data_out[3] b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] b_data_out[9] \
 b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] \
 b_data_out[18] b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] b_data_out[25] \
 b_data_out[26] b_data_out[27] b_data_out[28] b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] b_data_out[41] \
 b_data_out[42] b_data_out[43] b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] b_data_out[49] \
 b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] \
 b_data_out[58] b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] a_data_out[16] a_data_out[17] \
 a_data_out[18] a_data_out[19] a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] a_data_out[25] \
 a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] \
 a_data_out[34] a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] a_data_out[40] a_data_out[41] \
 a_data_out[42] a_data_out[43] a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] a_data_out[56] a_data_out[57] \
 a_data_out[58] a_data_out[59] a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] c_data[1] c_data[2] \
 c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] \
 c_data[37] c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] c_data[45] c_data[46] c_data[47] \
 c_data[48] c_data[49] c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] c_data[57] c_data[58] \
 c_data[59] c_data[60] c_data[61] c_data[62] c_data[63] done_mat_mul 

.blackbox 


.end 


.model CLOCK_GATING
.inputs I
.blackbox
.end

