// Seed: 2510316945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output supply1 id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  ;
  assign module_1.id_4 = 0;
  assign id_8 = 1;
  wire id_10;
endmodule
module module_1 (
    output logic id_0
);
  tri id_2;
  parameter id_3 = 1 == 1;
  assign id_2 = -1;
  assign id_0 = 1;
  supply1 id_4;
  assign id_2 = (id_2 & id_4 & 1 + "");
  parameter id_5 = -1 / id_3;
  assign id_4 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_5,
      id_5
  );
  always @(posedge id_2 or posedge -1) begin : LABEL_0
    if (id_3) id_0 = -1'b0;
  end
  assign id_0 = -1;
endmodule
