Challenge 1: 
Simple VHDL Combinational Logic
Description: Design a 4-bit adder using basic logic gates.