design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/openlane/designs/hdp_rv151,hdp_rv151,full_guide,flow completed,4h58m14s0ms,0h40m1s0ms,4104.330512692882,5.0225,2052.165256346441,3.51,4722.68,10307,0,0,0,0,0,0,352773,69,0,-1,-1,981864,91923,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,709772029.0,0.0,8.06,7.51,3.87,3.76,-1,7541,11144,344,3779,0,0,0,9091,209,1,151,264,750,228,126,2809,1865,2013,33,3426,44376,0,47802,4942227.488,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,100.0,10.0,100.0,3,1,50,153.18,153.6,0.3,0.5,sky130_fd_sc_hd,10,AREA 0
