
source util/bits.cfg

proc sysclk {args} {
    if {[llength $args] == 1} {
        set verbose $args
    } else {
        set verbose 0
    }
    set sws [fetch_bits 0x40023808 2 2]
    set pllsrc [fetch_bits 0x40023804 22 1]
    set pllm [fetch_bits 0x40023804 0 6]
    set plln [fetch_bits 0x40023804 6 9]
    set pllp [fetch_bits 0x40023804 16 2]
    set pllq [fetch_bits 0x40023804 24 5]

    if {$verbose} {
        echo "CFGR.SWS = $sws"
        echo "PLLCFGR.PLLSRC = $pllsrc"
        echo "PLLCFGR.PLLM = $pllm"
        echo "PLLCFGR.PLLN = $plln"
        echo "PLLCFGR.PLLP = $pllp"
        echo "PLLCFGR.PLLQ = $pllq"
    }
    if {$pllsrc} {
        echo "CFGR.pllsource = HSE"
        set fpll 25.
    } else {
        echo "CFGR.pllsource = HSI"
        set fpll 16.
    }
    set fvco [expr [expr $fpll/$pllm]*$plln]
    set pllp [expr 2*[expr 1+[fetch_bits 0x40023804 16 2]]]
    set fsys [expr $fvco/$pllp]
    set hpre [fetch_bits 0x40023808 4 4]
    set ppre1 [fetch_bits 0x40023808 10 3]
    set ppre2 [fetch_bits 0x40023808 13 3]
    if {$verbose} {
        echo "Fvco = $fvco"
        echo "Fsys = $fsys"
        echo "CFGR.HPRE = $hpre"
        echo "CFGR.PPRE1 = $ppre1"
        echo "CFGR.PPRE2 = $ppre2"
    }
    return $fsys
}

proc apbx {x} {
    if {$x == 1} {
        set o 10
    } elseif {$x == 2} {
        set o 13
    } else {
        echo "Panic!!!"
        return
    }
    set fsys [sysclk]
    set pprex [fetch_bits 0x40023808 $o 2]
    set div [expr 2**($pprex+1)]
    set apbx [expr $fsys/$div]
    return $apbx
}

proc apb1 {} {
    return [apbx 1]
}

proc apb2 {} {
    return [apbx 2]
}

