// Seed: 752954567
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand module_0,
    input tri1 id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    output uwire id_9,
    output tri1 id_10
    , id_37,
    input supply0 id_11,
    input tri id_12,
    input wand id_13,
    input uwire id_14,
    output tri id_15,
    output wor id_16,
    input supply1 id_17,
    output tri id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wire id_21,
    input tri1 id_22,
    input uwire id_23,
    output wire id_24,
    input wire id_25,
    input wand id_26,
    input uwire id_27,
    input wire id_28,
    output tri1 id_29,
    input wor id_30,
    input wor id_31,
    output wand id_32,
    output wire id_33,
    input supply1 id_34,
    input wor id_35
);
  assign id_29 = id_4 == 1'd0;
  wire id_38;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    output tri1 id_15
);
  assign id_10 = id_5 ? id_11 : id_7;
  wire id_17;
  wire id_18;
  module_0(
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_13,
      id_6,
      id_7,
      id_6,
      id_10,
      id_10,
      id_4,
      id_14,
      id_12,
      id_4,
      id_1,
      id_1,
      id_7,
      id_6,
      id_4,
      id_9,
      id_8,
      id_11,
      id_12,
      id_6,
      id_2,
      id_7,
      id_12,
      id_3,
      id_10,
      id_12,
      id_7,
      id_15,
      id_15,
      id_11,
      id_5
  );
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
