[
  {
    "errata_id": 286,
    "doc-id": "RFC3385",
    "errata_status_code": "Verified",
    "errata_type_code": "Technical",
    "section": 8.1,
    "orig_text": "   ///////////////////////////////////////////////////////////////////////\n   // File:  CRC32_D1.v\n   // Date:  Mon Nov 18 18:51:31 2002\n   //\n   // Copyright (C) 1999 Easics NV.\n   // This source file may be used and distributed without restriction\n   // provided that this copyright statement is not removed from the file\n   // and that any derivative work contains the original copyright notice\n   // and the associated disclaimer.\n   //\n   // THIS SOURCE FILE IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS\n   // OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED\n   // WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n   //\n   // Purpose: Verilog module containing a synthesizable CRC function\n   //   * polynomial: p(0 to 32) := \"100000101111011000111011011110001\"\n   //   * data width: 1\n   //\n   // Info: jand@easics.be (Jan Decaluwe)\n   //       http://www.easics.com\n   ///////////////////////////////////////////////////////////////////////\n\n\n   module CRC32_D1;\n \n     // polynomial: p(0 to 32) := \"100000101111011000111011011110001\"\n     // data width: 1\n     function [31:0] nextCRC32_D1;\n\n       input Data;\n       input [31:0] CRC;\n \n       reg [0:0] D;\n       reg [31:0] C;\n       reg [31:0] NewCRC;\n\n     begin\n\n       D[0] = Data;\n       C = CRC;\n\n       NewCRC[0] = D[0] ^ C[31];\n       NewCRC[1] = C[0];\n       NewCRC[2] = C[1];\n       NewCRC[3] = C[2];\n       NewCRC[4] = C[3];\n       NewCRC[5] = C[4];\n       NewCRC[6] = D[0] ^ C[5] ^ C[31];\n       NewCRC[7] = C[6];\n       NewCRC[8] = D[0] ^ C[7] ^ C[31];\n       NewCRC[9] = D[0] ^ C[8] ^ C[31];\n       NewCRC[10] = D[0] ^ C[9] ^ C[31];\n       NewCRC[11] = D[0] ^ C[10] ^ C[31];\n       NewCRC[12] = C[11];\n       NewCRC[13] = D[0] ^ C[12] ^ C[31];\n       NewCRC[14] = D[0] ^ C[13] ^ C[31];\n       NewCRC[15] = C[14];\n       NewCRC[16] = C[15];\n       NewCRC[17] = C[16];\n       NewCRC[18] = D[0] ^ C[17] ^ C[31];\n       NewCRC[19] = D[0] ^ C[18] ^ C[31];\n       NewCRC[20] = D[0] ^ C[19] ^ C[31];\n       NewCRC[21] = C[20];\n       NewCRC[22] = D[0] ^ C[21] ^ C[31];\n       NewCRC[23] = D[0] ^ C[22] ^ C[31];\n       NewCRC[24] = C[23];\n       NewCRC[25] = D[0] ^ C[24] ^ C[31];\n       NewCRC[26] = D[0] ^ C[25] ^ C[31];\n       NewCRC[27] = D[0] ^ C[26] ^ C[31];\n       NewCRC[28] = D[0] ^ C[27] ^ C[31];\n       NewCRC[29] = C[28];\n       NewCRC[30] = C[29];\n       NewCRC[31] = C[30];\n\n       nextCRC32_D1 = NewCRC;\n\n     end\n\n     endfunction\n\n   endmodule\n",
    "correct_text": "",
    "notes": "",
    "submit_date": "2002-11-18",
    "submitter_name": "Vicente Cavanna",
    "verifier_id": 99,
    "verifier_name": null,
    "update_date": "2019-09-10 09:09:03"
  }
]
