Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design top.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design top.adb.
'BA_NAME' set to 'top_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF


Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Thu May 18 14:31:11 2023

Placer Finished: Thu May 18 14:31:26 2023
Total Placer CPU Time:     00:00:15

                        o - o - o - o - o - o


Timing-driven Router 
Design: top                             Started: Thu May 18 14:31:29 2023

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top                             
Finished: Thu May 18 14:31:39 2023
Total CPU Time:     00:00:03            Total Elapsed Time: 00:00:10
Total Memory Usage: 193.2 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:32 )
Wrote status report to file: top_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: top_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: top_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: top_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: top_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top.adb.

The Execute Script command succeeded ( 00:00:35 )
Design closed.

