Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May 14 16:09:11 2024
| Host         : stud209-4 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file oled_top_timing_summary_routed.rpt -pb oled_top_timing_summary_routed.pb -rpx oled_top_timing_summary_routed.rpx -warn_on_violation
| Design       : oled_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.139        0.000                      0                  742        0.102        0.000                      0                  742        3.750        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           4.139        0.000                      0                  742        0.102        0.000                      0                  742        3.750        0.000                       0                   367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 1.244ns (23.762%)  route 3.991ns (76.238%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.742     5.504    Operation/CLK_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Operation/current_screen_reg[3][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     6.022 r  Operation/current_screen_reg[3][0][6]/Q
                         net (fo=29, routed)          1.793     7.816    Operation/current_screen_reg[3][0][6]
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152     7.968 r  Operation/addr_reg_i_88/O
                         net (fo=1, routed)           0.433     8.401    Operation/addr_reg_i_88_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326     8.727 f  Operation/addr_reg_i_62/O
                         net (fo=1, routed)           0.599     9.326    Operation/addr_reg_i_62_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.450 r  Operation/addr_reg_i_26/O
                         net (fo=1, routed)           0.407     9.857    Operation/addr_reg_i_26_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.981 r  Operation/addr_reg_i_6/O
                         net (fo=1, routed)           0.759    10.740    Operation/addr_reg_i_6_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.603    15.085    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.480    
                         clock uncertainty           -0.035    15.444    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.878    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.277ns (25.535%)  route 3.724ns (74.465%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.742     5.504    Operation/CLK_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Operation/current_screen_reg[3][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.518     6.022 r  Operation/current_screen_reg[3][0][6]/Q
                         net (fo=29, routed)          1.793     7.816    Operation/current_screen_reg[3][0][6]
    SLICE_X15Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.940 r  Operation/addr_reg_i_85/O
                         net (fo=1, routed)           0.662     8.602    Operation/addr_reg_i_85_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.726 r  Operation/addr_reg_i_61/O
                         net (fo=1, routed)           0.000     8.726    Operation/addr_reg_i_61_n_0
    SLICE_X14Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     8.940 r  Operation/addr_reg_i_25/O
                         net (fo=1, routed)           0.511     9.451    Operation/addr_reg_i_25_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.297     9.748 r  Operation/addr_reg_i_5/O
                         net (fo=1, routed)           0.757    10.505    Operation/addr_reg_i_5_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.603    15.085    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.480    
                         clock uncertainty           -0.035    15.444    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.878    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.381ns (28.060%)  route 3.541ns (71.940%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.742     5.504    Operation/CLK_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Operation/current_screen_reg[3][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     5.982 r  Operation/current_screen_reg[3][3][6]/Q
                         net (fo=41, routed)          1.385     7.367    Operation/current_screen_reg[3][3][6]
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.323     7.690 f  Operation/addr_reg_i_38/O
                         net (fo=2, routed)           0.546     8.236    Operation/addr_reg_i_38_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.332     8.568 f  Operation/addr_reg_i_70/O
                         net (fo=1, routed)           0.564     9.132    Operation/addr_reg_i_70_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.256 r  Operation/addr_reg_i_31/O
                         net (fo=1, routed)           0.462     9.718    Operation/addr_reg_i_31_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.842 r  Operation/addr_reg_i_7/O
                         net (fo=1, routed)           0.584    10.426    Operation/addr_reg_i_7_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.603    15.085    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.480    
                         clock uncertainty           -0.035    15.444    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.878    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 Operation/cnt_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.202ns (25.698%)  route 3.475ns (74.302%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.736     5.498    Operation/CLK_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Operation/cnt_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.954 f  Operation/cnt_ind_reg[1]/Q
                         net (fo=42, routed)          1.083     7.037    Operation/cnt_ind_reg[1]
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.150     7.187 r  Operation/FSM_onehot_st[10]_i_2/O
                         net (fo=5, routed)           0.635     7.822    Operation/FSM_onehot_st[10]_i_2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.348     8.170 r  Operation/addr_reg_i_75/O
                         net (fo=1, routed)           0.282     8.452    Operation/addr_reg_i_75_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  Operation/addr_reg_i_33/O
                         net (fo=1, routed)           0.717     9.294    Operation/addr_reg_i_33_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.418 r  Operation/addr_reg_i_8/O
                         net (fo=1, routed)           0.758    10.176    Operation/addr_reg_i_8_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.603    15.085    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.430    15.516    
                         clock uncertainty           -0.035    15.480    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.914    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.770%)  route 3.575ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.820     5.582    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     6.060 r  uart_top/master/addr_reg[1]/Q
                         net (fo=22, routed)          1.199     7.260    uart_top/master/Q[1]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.295     7.555 f  uart_top/master/addr[4]_i_7/O
                         net (fo=1, routed)           0.832     8.387    uart_top/master/addr[4]_i_7_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.971     9.483    uart_top/master/addr[4]_i_4_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.157     9.640 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572    10.211    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.643    15.126    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[0]/C
                         clock pessimism              0.456    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X6Y28          FDCE (Setup_fdce_C_CE)      -0.400    15.147    uart_top/master/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.770%)  route 3.575ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.820     5.582    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     6.060 r  uart_top/master/addr_reg[1]/Q
                         net (fo=22, routed)          1.199     7.260    uart_top/master/Q[1]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.295     7.555 f  uart_top/master/addr[4]_i_7/O
                         net (fo=1, routed)           0.832     8.387    uart_top/master/addr[4]_i_7_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.971     9.483    uart_top/master/addr[4]_i_4_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.157     9.640 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572    10.211    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.643    15.126    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/C
                         clock pessimism              0.456    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X6Y28          FDCE (Setup_fdce_C_CE)      -0.400    15.147    uart_top/master/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.770%)  route 3.575ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.820     5.582    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     6.060 r  uart_top/master/addr_reg[1]/Q
                         net (fo=22, routed)          1.199     7.260    uart_top/master/Q[1]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.295     7.555 f  uart_top/master/addr[4]_i_7/O
                         net (fo=1, routed)           0.832     8.387    uart_top/master/addr[4]_i_7_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.971     9.483    uart_top/master/addr[4]_i_4_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.157     9.640 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572    10.211    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.643    15.126    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[2]/C
                         clock pessimism              0.456    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X6Y28          FDCE (Setup_fdce_C_CE)      -0.400    15.147    uart_top/master/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.770%)  route 3.575ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.820     5.582    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     6.060 r  uart_top/master/addr_reg[1]/Q
                         net (fo=22, routed)          1.199     7.260    uart_top/master/Q[1]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.295     7.555 f  uart_top/master/addr[4]_i_7/O
                         net (fo=1, routed)           0.832     8.387    uart_top/master/addr[4]_i_7_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.971     9.483    uart_top/master/addr[4]_i_4_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.157     9.640 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572    10.211    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.643    15.126    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[3]/C
                         clock pessimism              0.456    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X6Y28          FDCE (Setup_fdce_C_CE)      -0.400    15.147    uart_top/master/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.770%)  route 3.575ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.820     5.582    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     6.060 r  uart_top/master/addr_reg[1]/Q
                         net (fo=22, routed)          1.199     7.260    uart_top/master/Q[1]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.295     7.555 f  uart_top/master/addr[4]_i_7/O
                         net (fo=1, routed)           0.832     8.387    uart_top/master/addr[4]_i_7_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.971     9.483    uart_top/master/addr[4]_i_4_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.157     9.640 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572    10.211    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.643    15.126    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[4]/C
                         clock pessimism              0.456    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X6Y28          FDCE (Setup_fdce_C_CE)      -0.400    15.147    uart_top/master/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.341ns (30.525%)  route 3.052ns (69.475%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.742     5.504    Operation/CLK_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Operation/current_screen_reg[3][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     5.982 r  Operation/current_screen_reg[3][3][6]/Q
                         net (fo=41, routed)          0.856     6.839    Operation/current_screen_reg[3][3][6]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.289     7.128 r  Operation/addr_reg_i_49/O
                         net (fo=2, routed)           0.451     7.578    Operation/addr_reg_i_49_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.326     7.904 r  Operation/addr_reg_i_50/O
                         net (fo=1, routed)           0.573     8.477    Operation/addr_reg_i_50_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.601 r  Operation/addr_reg_i_21/O
                         net (fo=1, routed)           0.426     9.027    Operation/addr_reg_i_21_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  Operation/addr_reg_i_4/O
                         net (fo=1, routed)           0.746     9.898    Operation/addr_reg_i_4_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.603    15.085    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.480    
                         clock uncertainty           -0.035    15.444    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.878    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y21          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.134     1.858    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X4Y22          SRL16E                                       r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y22          SRL16E                                       r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X4Y22          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.756    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_top/slave/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/slave/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y22          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_top/slave/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.063     1.764    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/clr_Status
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.809 r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_3
    SLICE_X2Y22          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.880     2.074    uart_top/slave/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X2Y22          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.694    uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_top/slave/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/slave/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y22          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_top/slave/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.065     1.766    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/clr_Status
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X2Y22          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.880     2.074    uart_top/slave/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X2Y22          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.694    uart_top/slave/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  uart_top/master/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.701 r  uart_top/master/data_in_reg[0]/Q
                         net (fo=2, routed)           0.111     1.812    uart_top/memory/mem_reg_0_15_0_0__0/D
    SLICE_X6Y26          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.877     2.071    uart_top/memory/mem_reg_0_15_0_0__0/WCLK
    SLICE_X6Y26          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
                         clock pessimism             -0.500     1.571    
    SLICE_X6Y26          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.692    uart_top/memory/mem_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  uart_top/master/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.701 r  uart_top/master/data_in_reg[3]/Q
                         net (fo=2, routed)           0.122     1.823    uart_top/memory/mem_reg_0_15_0_0__6/D
    SLICE_X4Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/memory/mem_reg_0_15_0_0__6/WCLK
    SLICE_X4Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__6/SP/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X4Y27          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.697    uart_top/memory/mem_reg_0_15_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  uart_top/master/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.128     1.688 r  uart_top/master/data_in_reg[4]/Q
                         net (fo=2, routed)           0.075     1.763    uart_top/memory/mem_reg_0_15_0_0__8/D
    SLICE_X4Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/memory/mem_reg_0_15_0_0__8/WCLK
    SLICE_X4Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__8/SP/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X4Y27          RAMS32 (Hold_rams32_CLK_I)
                                                      0.060     1.633    uart_top/memory/mem_reg_0_15_0_0__8/SP
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_top/master/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.906%)  route 0.258ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  uart_top/master/addr_reg[2]/Q
                         net (fo=22, routed)          0.258     1.981    uart_top/memory/mem_reg_0_15_0_0/A2
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/memory/mem_reg_0_15_0_0/WCLK
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X6Y27          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.827    uart_top/memory/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_top/master/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.906%)  route 0.258ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  uart_top/master/addr_reg[2]/Q
                         net (fo=22, routed)          0.258     1.981    uart_top/memory/mem_reg_0_15_0_0__1/A2
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/memory/mem_reg_0_15_0_0__1/WCLK
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X6Y27          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.827    uart_top/memory/mem_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_top/master/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__11/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.906%)  route 0.258ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  uart_top/master/addr_reg[2]/Q
                         net (fo=22, routed)          0.258     1.981    uart_top/memory/mem_reg_0_15_0_0__11/A2
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__11/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/memory/mem_reg_0_15_0_0__11/WCLK
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X6Y27          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.827    uart_top/memory/mem_reg_0_15_0_0__11/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_top/master/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__13/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.906%)  route 0.258ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.613     1.560    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uart_top/master/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  uart_top/master/addr_reg[2]/Q
                         net (fo=22, routed)          0.258     1.981    uart_top/memory/mem_reg_0_15_0_0__13/A2
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__13/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.879     2.073    uart_top/memory/mem_reg_0_15_0_0__13/WCLK
    SLICE_X6Y27          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__13/SP/CLK
                         clock pessimism             -0.500     1.573    
    SLICE_X6Y27          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.827    uart_top/memory/mem_reg_0_15_0_0__13/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   Operation/addr_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y30    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y30    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X3Y34    Init/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    Init/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    Init/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    Init/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK



