#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-82-g5ea6ee13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56044c6092b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56044c5fa870 .scope module, "test_conway_cell" "test_conway_cell" 3 6;
 .timescale -9 -12;
v0x56044c62a2b0_0 .var "clk", 0 0;
v0x56044c62a370_0 .var "ena", 0 0;
v0x56044c62a440_0 .var "neighbors", 7 0;
v0x56044c62a510_0 .var "rst", 0 0;
v0x56044c62a5b0_0 .var "state_0", 0 0;
v0x56044c62a6a0_0 .net "state_d", 0 0, v0x56044c62a010_0;  1 drivers
v0x56044c62a740_0 .net "state_q", 0 0, v0x56044c62a0d0_0;  1 drivers
S_0x56044c5fa390 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 43, 3 43 0, S_0x56044c5fa870;
 .timescale -9 -12;
v0x56044c609120_0 .var/2s "i", 31 0;
E_0x56044c5e8280 .event posedge, v0x56044c629a70_0;
E_0x56044c5e8450 .event negedge, v0x56044c629a70_0;
S_0x56044c6008a0 .scope module, "UUT" "conway_cell" 3 12, 4 3 0, S_0x56044c5fa870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "state_0";
    .port_info 4 /OUTPUT 1 "state_d";
    .port_info 5 /OUTPUT 1 "state_q";
    .port_info 6 /INPUT 8 "neighbors";
v0x56044c629a70_0 .net "clk", 0 0, v0x56044c62a2b0_0;  1 drivers
v0x56044c629b10_0 .net "ena", 0 0, v0x56044c62a370_0;  1 drivers
v0x56044c629bd0_0 .net "live", 3 0, L_0x56044c62d180;  1 drivers
v0x56044c629cd0_0 .net "neighbors", 7 0, v0x56044c62a440_0;  1 drivers
v0x56044c629da0_0 .var "next_state", 0 0;
v0x56044c629e90_0 .net "rst", 0 0, v0x56044c62a510_0;  1 drivers
L_0x7f6bd0f09018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56044c629f50_0 .net "state_0", 0 0, L_0x7f6bd0f09018;  1 drivers
v0x56044c62a010_0 .var "state_d", 0 0;
v0x56044c62a0d0_0 .var "state_q", 0 0;
E_0x56044c5e7ac0/0 .event edge, v0x56044c629590_0, v0x56044c629590_0, v0x56044c629590_0, v0x56044c62a0d0_0;
E_0x56044c5e7ac0/1 .event edge, v0x56044c629590_0, v0x56044c629e90_0, v0x56044c629b10_0, v0x56044c629f50_0;
E_0x56044c5e7ac0 .event/or E_0x56044c5e7ac0/0, E_0x56044c5e7ac0/1;
S_0x56044c621f10 .scope module, "COUNT" "eight_input_adder" 4 16, 5 1 0, S_0x56044c6008a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 4 "out";
v0x56044c6293b0_0 .net "half_out", 5 0, L_0x56044c62c580;  1 drivers
v0x56044c6294b0_0 .net "in", 7 0, v0x56044c62a440_0;  alias, 1 drivers
v0x56044c629590_0 .net "out", 3 0, L_0x56044c62d180;  alias, 1 drivers
L_0x56044c62b5e0 .part v0x56044c62a440_0, 0, 4;
L_0x56044c62c450 .part v0x56044c62a440_0, 4, 4;
L_0x56044c62c580 .concat8 [ 3 3 0 0], L_0x56044c62b450, L_0x56044c62c2c0;
L_0x56044c62cfc0 .part L_0x56044c62c580, 0, 3;
L_0x56044c62d0e0 .part L_0x56044c62c580, 3, 3;
L_0x56044c62d180 .concat8 [ 3 1 0 0], L_0x56044c62ced0, v0x56044c6275a0_0;
S_0x56044c6220e0 .scope module, "A" "four_input_adder" 5 7, 6 1 0, S_0x56044c621f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out";
v0x56044c6242d0_0 .net "half_out", 3 0, L_0x56044c62abd0;  1 drivers
v0x56044c6243d0_0 .net "in", 3 0, L_0x56044c62b5e0;  1 drivers
v0x56044c6244b0_0 .net "out", 2 0, L_0x56044c62b450;  1 drivers
L_0x56044c62a810 .part L_0x56044c62b5e0, 0, 1;
L_0x56044c62a910 .part L_0x56044c62b5e0, 1, 1;
L_0x56044c62aa30 .part L_0x56044c62b5e0, 2, 1;
L_0x56044c62aad0 .part L_0x56044c62b5e0, 3, 1;
L_0x56044c62abd0 .concat8 [ 1 1 1 1], v0x56044c622680_0, v0x56044c6225e0_0, v0x56044c622c10_0, v0x56044c622b70_0;
L_0x56044c62b280 .part L_0x56044c62abd0, 0, 2;
L_0x56044c62b3b0 .part L_0x56044c62abd0, 2, 2;
L_0x56044c62b450 .concat8 [ 2 1 0 0], L_0x56044c62b180, v0x56044c6233e0_0;
S_0x56044c6222b0 .scope module, "A" "half_adder" 6 7, 7 1 0, S_0x56044c6220e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c606470_0 .net "a", 0 0, L_0x56044c62a810;  1 drivers
v0x56044c622520_0 .net "b", 0 0, L_0x56044c62a910;  1 drivers
v0x56044c6225e0_0 .var "c", 0 0;
v0x56044c622680_0 .var "y", 0 0;
E_0x56044c622460 .event edge, v0x56044c606470_0, v0x56044c622520_0;
S_0x56044c6227c0 .scope module, "B" "half_adder" 6 8, 7 1 0, S_0x56044c6220e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c6229d0_0 .net "a", 0 0, L_0x56044c62aa30;  1 drivers
v0x56044c622ab0_0 .net "b", 0 0, L_0x56044c62aad0;  1 drivers
v0x56044c622b70_0 .var "c", 0 0;
v0x56044c622c10_0 .var "y", 0 0;
E_0x56044c622970 .event edge, v0x56044c6229d0_0, v0x56044c622ab0_0;
S_0x56044c622d50 .scope module, "C" "two_bit_adder" 6 9, 8 2 0, S_0x56044c6220e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /OUTPUT 2 "y";
v0x56044c623dc0_0 .net "a", 1 0, L_0x56044c62b280;  1 drivers
v0x56044c623ec0_0 .net "b", 1 0, L_0x56044c62b3b0;  1 drivers
v0x56044c623fa0_0 .net "c", 0 0, v0x56044c6233e0_0;  1 drivers
v0x56044c624070_0 .net "c_in", 0 0, v0x56044c623b90_0;  1 drivers
v0x56044c624160_0 .net "y", 1 0, L_0x56044c62b180;  1 drivers
L_0x56044c62ad90 .part L_0x56044c62b280, 0, 1;
L_0x56044c62ae90 .part L_0x56044c62b3b0, 0, 1;
L_0x56044c62af90 .part L_0x56044c62b280, 1, 1;
L_0x56044c62b060 .part L_0x56044c62b3b0, 1, 1;
L_0x56044c62b180 .concat8 [ 1 1 0 0], v0x56044c623c90_0, v0x56044c623570_0;
S_0x56044c622f80 .scope module, "full" "full_adder" 8 10, 9 1 0, S_0x56044c622d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x56044c623240_0 .net "a", 0 0, L_0x56044c62af90;  1 drivers
v0x56044c623320_0 .net "b", 0 0, L_0x56044c62b060;  1 drivers
v0x56044c6233e0_0 .var "c", 0 0;
v0x56044c6234b0_0 .net "c_in", 0 0, v0x56044c623b90_0;  alias, 1 drivers
v0x56044c623570_0 .var "y", 0 0;
E_0x56044c6231c0 .event edge, v0x56044c623240_0, v0x56044c623320_0, v0x56044c6234b0_0;
S_0x56044c623720 .scope module, "half" "half_adder" 8 9, 7 1 0, S_0x56044c622d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c6239f0_0 .net "a", 0 0, L_0x56044c62ad90;  1 drivers
v0x56044c623ad0_0 .net "b", 0 0, L_0x56044c62ae90;  1 drivers
v0x56044c623b90_0 .var "c", 0 0;
v0x56044c623c90_0 .var "y", 0 0;
E_0x56044c623990 .event edge, v0x56044c6239f0_0, v0x56044c623ad0_0;
S_0x56044c6245d0 .scope module, "B" "four_input_adder" 5 8, 6 1 0, S_0x56044c621f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out";
v0x56044c626b90_0 .net "half_out", 3 0, L_0x56044c62ba40;  1 drivers
v0x56044c626c90_0 .net "in", 3 0, L_0x56044c62c450;  1 drivers
v0x56044c626d70_0 .net "out", 2 0, L_0x56044c62c2c0;  1 drivers
L_0x56044c62b680 .part L_0x56044c62c450, 0, 1;
L_0x56044c62b720 .part L_0x56044c62c450, 1, 1;
L_0x56044c62b810 .part L_0x56044c62c450, 2, 1;
L_0x56044c62b8b0 .part L_0x56044c62c450, 3, 1;
L_0x56044c62ba40 .concat8 [ 1 1 1 1], v0x56044c624d50_0, v0x56044c624c80_0, v0x56044c625400_0, v0x56044c625330_0;
L_0x56044c62c0f0 .part L_0x56044c62ba40, 0, 2;
L_0x56044c62c220 .part L_0x56044c62ba40, 2, 2;
L_0x56044c62c2c0 .concat8 [ 2 1 0 0], L_0x56044c62bff0, v0x56044c625ca0_0;
S_0x56044c6247f0 .scope module, "A" "half_adder" 6 7, 7 1 0, S_0x56044c6245d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c624ae0_0 .net "a", 0 0, L_0x56044c62b680;  1 drivers
v0x56044c624bc0_0 .net "b", 0 0, L_0x56044c62b720;  1 drivers
v0x56044c624c80_0 .var "c", 0 0;
v0x56044c624d50_0 .var "y", 0 0;
E_0x56044c624a60 .event edge, v0x56044c624ae0_0, v0x56044c624bc0_0;
S_0x56044c624ec0 .scope module, "B" "half_adder" 6 8, 7 1 0, S_0x56044c6245d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c625190_0 .net "a", 0 0, L_0x56044c62b810;  1 drivers
v0x56044c625270_0 .net "b", 0 0, L_0x56044c62b8b0;  1 drivers
v0x56044c625330_0 .var "c", 0 0;
v0x56044c625400_0 .var "y", 0 0;
E_0x56044c625130 .event edge, v0x56044c625190_0, v0x56044c625270_0;
S_0x56044c625570 .scope module, "C" "two_bit_adder" 6 9, 8 2 0, S_0x56044c6245d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /OUTPUT 2 "y";
v0x56044c626680_0 .net "a", 1 0, L_0x56044c62c0f0;  1 drivers
v0x56044c626780_0 .net "b", 1 0, L_0x56044c62c220;  1 drivers
v0x56044c626860_0 .net "c", 0 0, v0x56044c625ca0_0;  1 drivers
v0x56044c626930_0 .net "c_in", 0 0, v0x56044c626450_0;  1 drivers
v0x56044c626a20_0 .net "y", 1 0, L_0x56044c62bff0;  1 drivers
L_0x56044c62bc00 .part L_0x56044c62c0f0, 0, 1;
L_0x56044c62bd00 .part L_0x56044c62c220, 0, 1;
L_0x56044c62be00 .part L_0x56044c62c0f0, 1, 1;
L_0x56044c62bed0 .part L_0x56044c62c220, 1, 1;
L_0x56044c62bff0 .concat8 [ 1 1 0 0], v0x56044c626550_0, v0x56044c625e30_0;
S_0x56044c6257f0 .scope module, "full" "full_adder" 8 10, 9 1 0, S_0x56044c625570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x56044c625b00_0 .net "a", 0 0, L_0x56044c62be00;  1 drivers
v0x56044c625be0_0 .net "b", 0 0, L_0x56044c62bed0;  1 drivers
v0x56044c625ca0_0 .var "c", 0 0;
v0x56044c625d70_0 .net "c_in", 0 0, v0x56044c626450_0;  alias, 1 drivers
v0x56044c625e30_0 .var "y", 0 0;
E_0x56044c625a80 .event edge, v0x56044c625b00_0, v0x56044c625be0_0, v0x56044c625d70_0;
S_0x56044c625fe0 .scope module, "half" "half_adder" 8 9, 7 1 0, S_0x56044c625570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c6262b0_0 .net "a", 0 0, L_0x56044c62bc00;  1 drivers
v0x56044c626390_0 .net "b", 0 0, L_0x56044c62bd00;  1 drivers
v0x56044c626450_0 .var "c", 0 0;
v0x56044c626550_0 .var "y", 0 0;
E_0x56044c626250 .event edge, v0x56044c6262b0_0, v0x56044c626390_0;
S_0x56044c626e90 .scope module, "C" "three_bit_adder" 5 9, 10 2 0, S_0x56044c621f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /OUTPUT 3 "y";
v0x56044c628f20_0 .net "a", 2 0, L_0x56044c62cfc0;  1 drivers
v0x56044c629020_0 .net "b", 2 0, L_0x56044c62d0e0;  1 drivers
v0x56044c629100_0 .net "c", 0 0, v0x56044c6275a0_0;  1 drivers
v0x56044c6291a0_0 .net "c_in", 0 0, v0x56044c628000_0;  1 drivers
v0x56044c629240_0 .net "y", 2 0, L_0x56044c62ced0;  1 drivers
L_0x56044c62caf0 .part L_0x56044c62cfc0, 0, 2;
L_0x56044c62cbc0 .part L_0x56044c62d0e0, 0, 2;
L_0x56044c62cc90 .part L_0x56044c62cfc0, 2, 1;
L_0x56044c62cdb0 .part L_0x56044c62d0e0, 2, 1;
L_0x56044c62ced0 .concat8 [ 2 1 0 0], L_0x56044c62c9f0, v0x56044c627730_0;
S_0x56044c627110 .scope module, "full" "full_adder" 10 10, 9 1 0, S_0x56044c626e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x56044c627400_0 .net "a", 0 0, L_0x56044c62cc90;  1 drivers
v0x56044c6274e0_0 .net "b", 0 0, L_0x56044c62cdb0;  1 drivers
v0x56044c6275a0_0 .var "c", 0 0;
v0x56044c627670_0 .net "c_in", 0 0, v0x56044c628000_0;  alias, 1 drivers
v0x56044c627730_0 .var "y", 0 0;
E_0x56044c6273a0 .event edge, v0x56044c627400_0, v0x56044c6274e0_0, v0x56044c627670_0;
S_0x56044c6278e0 .scope module, "two" "two_bit_adder" 10 9, 8 2 0, S_0x56044c626e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /OUTPUT 2 "y";
v0x56044c6289d0_0 .net "a", 1 0, L_0x56044c62caf0;  1 drivers
v0x56044c628ad0_0 .net "b", 1 0, L_0x56044c62cbc0;  1 drivers
v0x56044c628bb0_0 .net "c", 0 0, v0x56044c628000_0;  alias, 1 drivers
v0x56044c628ca0_0 .net "c_in", 0 0, v0x56044c6287a0_0;  1 drivers
v0x56044c628d90_0 .net "y", 1 0, L_0x56044c62c9f0;  1 drivers
L_0x56044c62c670 .part L_0x56044c62caf0, 0, 1;
L_0x56044c62c710 .part L_0x56044c62cbc0, 0, 1;
L_0x56044c62c7b0 .part L_0x56044c62caf0, 1, 1;
L_0x56044c62c8d0 .part L_0x56044c62cbc0, 1, 1;
L_0x56044c62c9f0 .concat8 [ 1 1 0 0], v0x56044c6288a0_0, v0x56044c6281a0_0;
S_0x56044c627b50 .scope module, "full" "full_adder" 8 10, 9 1 0, S_0x56044c6278e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x56044c627e60_0 .net "a", 0 0, L_0x56044c62c7b0;  1 drivers
v0x56044c627f40_0 .net "b", 0 0, L_0x56044c62c8d0;  1 drivers
v0x56044c628000_0 .var "c", 0 0;
v0x56044c628100_0 .net "c_in", 0 0, v0x56044c6287a0_0;  alias, 1 drivers
v0x56044c6281a0_0 .var "y", 0 0;
E_0x56044c627de0 .event edge, v0x56044c627e60_0, v0x56044c627f40_0, v0x56044c628100_0;
S_0x56044c628330 .scope module, "half" "half_adder" 8 9, 7 1 0, S_0x56044c6278e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x56044c628600_0 .net "a", 0 0, L_0x56044c62c670;  1 drivers
v0x56044c6286e0_0 .net "b", 0 0, L_0x56044c62c710;  1 drivers
v0x56044c6287a0_0 .var "c", 0 0;
v0x56044c6288a0_0 .var "y", 0 0;
E_0x56044c6285a0 .event edge, v0x56044c628600_0, v0x56044c6286e0_0;
S_0x56044c6296b0 .scope begin, "D_flip_flop" "D_flip_flop" 4 26, 4 26 0, S_0x56044c6008a0;
 .timescale -9 -12;
S_0x56044c629890 .scope begin, "input_logic" "input_logic" 4 18, 4 18 0, S_0x56044c6008a0;
 .timescale -9 -12;
    .scope S_0x56044c6222b0;
T_0 ;
Ewait_0 .event/or E_0x56044c622460, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x56044c606470_0;
    %load/vec4 v0x56044c622520_0;
    %xor;
    %store/vec4 v0x56044c622680_0, 0, 1;
    %load/vec4 v0x56044c606470_0;
    %load/vec4 v0x56044c622520_0;
    %and;
    %store/vec4 v0x56044c6225e0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56044c6227c0;
T_1 ;
Ewait_1 .event/or E_0x56044c622970, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x56044c6229d0_0;
    %load/vec4 v0x56044c622ab0_0;
    %xor;
    %store/vec4 v0x56044c622c10_0, 0, 1;
    %load/vec4 v0x56044c6229d0_0;
    %load/vec4 v0x56044c622ab0_0;
    %and;
    %store/vec4 v0x56044c622b70_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56044c623720;
T_2 ;
Ewait_2 .event/or E_0x56044c623990, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x56044c6239f0_0;
    %load/vec4 v0x56044c623ad0_0;
    %xor;
    %store/vec4 v0x56044c623c90_0, 0, 1;
    %load/vec4 v0x56044c6239f0_0;
    %load/vec4 v0x56044c623ad0_0;
    %and;
    %store/vec4 v0x56044c623b90_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56044c622f80;
T_3 ;
Ewait_3 .event/or E_0x56044c6231c0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x56044c623240_0;
    %load/vec4 v0x56044c623320_0;
    %xor;
    %load/vec4 v0x56044c6234b0_0;
    %xor;
    %store/vec4 v0x56044c623570_0, 0, 1;
    %load/vec4 v0x56044c623240_0;
    %load/vec4 v0x56044c623320_0;
    %and;
    %load/vec4 v0x56044c6234b0_0;
    %load/vec4 v0x56044c623240_0;
    %and;
    %or;
    %load/vec4 v0x56044c6234b0_0;
    %load/vec4 v0x56044c623320_0;
    %and;
    %or;
    %store/vec4 v0x56044c6233e0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56044c6247f0;
T_4 ;
Ewait_4 .event/or E_0x56044c624a60, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x56044c624ae0_0;
    %load/vec4 v0x56044c624bc0_0;
    %xor;
    %store/vec4 v0x56044c624d50_0, 0, 1;
    %load/vec4 v0x56044c624ae0_0;
    %load/vec4 v0x56044c624bc0_0;
    %and;
    %store/vec4 v0x56044c624c80_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56044c624ec0;
T_5 ;
Ewait_5 .event/or E_0x56044c625130, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x56044c625190_0;
    %load/vec4 v0x56044c625270_0;
    %xor;
    %store/vec4 v0x56044c625400_0, 0, 1;
    %load/vec4 v0x56044c625190_0;
    %load/vec4 v0x56044c625270_0;
    %and;
    %store/vec4 v0x56044c625330_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56044c625fe0;
T_6 ;
Ewait_6 .event/or E_0x56044c626250, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x56044c6262b0_0;
    %load/vec4 v0x56044c626390_0;
    %xor;
    %store/vec4 v0x56044c626550_0, 0, 1;
    %load/vec4 v0x56044c6262b0_0;
    %load/vec4 v0x56044c626390_0;
    %and;
    %store/vec4 v0x56044c626450_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56044c6257f0;
T_7 ;
Ewait_7 .event/or E_0x56044c625a80, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x56044c625b00_0;
    %load/vec4 v0x56044c625be0_0;
    %xor;
    %load/vec4 v0x56044c625d70_0;
    %xor;
    %store/vec4 v0x56044c625e30_0, 0, 1;
    %load/vec4 v0x56044c625b00_0;
    %load/vec4 v0x56044c625be0_0;
    %and;
    %load/vec4 v0x56044c625d70_0;
    %load/vec4 v0x56044c625b00_0;
    %and;
    %or;
    %load/vec4 v0x56044c625d70_0;
    %load/vec4 v0x56044c625be0_0;
    %and;
    %or;
    %store/vec4 v0x56044c625ca0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56044c628330;
T_8 ;
Ewait_8 .event/or E_0x56044c6285a0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x56044c628600_0;
    %load/vec4 v0x56044c6286e0_0;
    %xor;
    %store/vec4 v0x56044c6288a0_0, 0, 1;
    %load/vec4 v0x56044c628600_0;
    %load/vec4 v0x56044c6286e0_0;
    %and;
    %store/vec4 v0x56044c6287a0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56044c627b50;
T_9 ;
Ewait_9 .event/or E_0x56044c627de0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x56044c627e60_0;
    %load/vec4 v0x56044c627f40_0;
    %xor;
    %load/vec4 v0x56044c628100_0;
    %xor;
    %store/vec4 v0x56044c6281a0_0, 0, 1;
    %load/vec4 v0x56044c627e60_0;
    %load/vec4 v0x56044c627f40_0;
    %and;
    %load/vec4 v0x56044c628100_0;
    %load/vec4 v0x56044c627e60_0;
    %and;
    %or;
    %load/vec4 v0x56044c628100_0;
    %load/vec4 v0x56044c627f40_0;
    %and;
    %or;
    %store/vec4 v0x56044c628000_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56044c627110;
T_10 ;
Ewait_10 .event/or E_0x56044c6273a0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x56044c627400_0;
    %load/vec4 v0x56044c6274e0_0;
    %xor;
    %load/vec4 v0x56044c627670_0;
    %xor;
    %store/vec4 v0x56044c627730_0, 0, 1;
    %load/vec4 v0x56044c627400_0;
    %load/vec4 v0x56044c6274e0_0;
    %and;
    %load/vec4 v0x56044c627670_0;
    %load/vec4 v0x56044c627400_0;
    %and;
    %or;
    %load/vec4 v0x56044c627670_0;
    %load/vec4 v0x56044c6274e0_0;
    %and;
    %or;
    %store/vec4 v0x56044c6275a0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56044c6008a0;
T_11 ;
Ewait_11 .event/or E_0x56044c5e7ac0, E_0x0;
    %wait Ewait_11;
    %fork t_1, S_0x56044c629890;
    %jmp t_0;
    .scope S_0x56044c629890;
t_1 ;
    %load/vec4 v0x56044c629bd0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x56044c629bd0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x56044c629bd0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x56044c62a0d0_0;
    %load/vec4 v0x56044c629bd0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x56044c629bd0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
    %store/vec4 v0x56044c629da0_0, 0, 1;
    %load/vec4 v0x56044c629e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x56044c629b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x56044c629da0_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x56044c62a0d0_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x56044c629f50_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x56044c62a010_0, 0, 1;
    %end;
    .scope S_0x56044c6008a0;
t_0 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56044c6008a0;
T_12 ;
    %wait E_0x56044c5e8280;
    %fork t_3, S_0x56044c6296b0;
    %jmp t_2;
    .scope S_0x56044c6296b0;
t_3 ;
    %load/vec4 v0x56044c62a010_0;
    %assign/vec4 v0x56044c62a0d0_0, 0;
    %end;
    .scope S_0x56044c6008a0;
t_2 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56044c5fa870;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x56044c62a2b0_0;
    %inv;
    %store/vec4 v0x56044c62a2b0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56044c5fa870;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56044c62a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56044c62a510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56044c62a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56044c62a5b0_0, 0, 1;
    %vpi_call/w 3 35 "$dumpfile", "conway_cell.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56044c6008a0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56044c5e8280;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56044c62a510_0, 0, 1;
    %vpi_call/w 3 42 "$display", "lrud : d : q" {0 0 0};
    %fork t_5, S_0x56044c5fa390;
    %jmp t_4;
    .scope S_0x56044c5fa390;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56044c609120_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x56044c609120_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_14.3, 5;
    %wait E_0x56044c5e8450;
    %load/vec4 v0x56044c609120_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x56044c62a440_0, 0, 8;
    %wait E_0x56044c5e8280;
    %vpi_call/w 3 48 "$display", "%b : %b: %b", v0x56044c62a440_0, v0x56044c62a6a0_0, v0x56044c62a740_0 {0 0 0};
    %load/vec4 v0x56044c609120_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x56044c609120_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x56044c5fa870;
t_4 %join;
    %delay 10000, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test_conway_cell.sv";
    "conway_cell.sv";
    "eight_input_adder.sv";
    "four_input_adder.sv";
    "half_adder.sv";
    "two_bit_adder.sv";
    "full_adder.sv";
    "three_bit_adder.sv";
