# DeepCPU
## Design
- 2-Issue Superscalar
- M-Mode RV32I Zicsr
- Harvard Architecture
- BRAM IMEM + External DMEM
- 7-Stage Pipeline
- 128-Bit/Cycle IMEM Prefetch Queue
- Single LSU Wishbone Classic DMEM

![Pipeline Diagram](Dataflow.svg)
