{"vcs1":{"timestamp_begin":1700137496.516091758, "rt":8.35, "ut":7.24, "st":0.54}}
{"vcselab":{"timestamp_begin":1700137504.932123508, "rt":1.13, "ut":0.33, "st":0.18}}
{"link":{"timestamp_begin":1700137506.123997991, "rt":0.38, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700137495.918919038}
{"VCS_COMP_START_TIME": 1700137495.918919038}
{"VCS_COMP_END_TIME": 1700137514.307275686}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369508}}
{"stitch_vcselab": {"peak_mem": 240000}}
