// Seed: 3070941403
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_2;
  assign id_3 = id_3;
  logic id_3;
  assign id_2 = 1;
  assign id_1 = id_2;
endmodule
