# system info pcie_wrap0 on 2015.11.06.12:44:14
system_info:
name,value
DEVICE,5SGXMA7H2F35C2
DEVICE_FAMILY,Stratix V
GENERATION_ID,1446835445
#
#
# Files generated for pcie_wrap0 on 2015.11.06.12:44:14
files:
filepath,kind,attributes,module,is_top
simulation/pcie_wrap0.vhd,VHDL,,pcie_wrap0,true
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_dfe_cal_sweep_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_dfe_cal_sweep_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_cif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_cif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_uif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_uif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_datactrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_datactrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_rmw.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_rmw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/ber_reader_dcfifo.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/step_to_mon_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mon_to_step_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/ber_reader_dcfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/step_to_mon_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/mon_to_step_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_control.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_datapath.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_eye_width.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_align_clk.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_get_sum.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_datapath.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_eye_width.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_align_clk.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_get_sum.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_soc.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_direct.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_addr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_ch.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_rom.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_lif_csr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_lif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_arbiter_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_addr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_rom.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_lif_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_lif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_arbiter_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_m2s.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_wait_generate.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_m2s.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_wait_generate.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/plain_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/mentor_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/cadence_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/synopsys_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/aldec_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/aldec/altpcie_sv_hip_ast_hwtcl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_sv_hip_ast_hwtcl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_sv_hip_ast_hwtcl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_sv_hip_ast_hwtcl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_hip_256_pipen1b.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_hip_256_pipen1b.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_hip_256_pipen1b.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_hip_256_pipen1b.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_rs_serdes.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_rs_serdes.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_rs_serdes.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_rs_serdes.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_rs_hip.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_rs_hip.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_rs_hip.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_rs_hip.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_scfifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_scfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_scfifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_scfifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_sv_scfifo_ext.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_sv_scfifo_ext.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_sv_scfifo_ext.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_sv_scfifo_ext.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_scfifo_sv.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_scfifo_sv.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_scfifo_sv.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_scfifo_sv.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_sv_gbfifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_sv_gbfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_sv_gbfifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_sv_gbfifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_tlp_inspector.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_tlp_inspector.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_tlp_inspector.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_tlp_inspector.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_tlp_inspector_trigger.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_tlp_inspector_trigger.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_tlp_inspector_trigger.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_tlp_inspector_trigger.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_hip_eq_dprio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_hip_eq_dprio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_hip_eq_dprio.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_hip_eq_dprio.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_hip_eq_bypass_ph3.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_hip_eq_bypass_ph3.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_hip_eq_bypass_ph3.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_hip_eq_bypass_ph3.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcietb_bfm_pipe_8to32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcietb_bfm_pipe_8to32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcietb_bfm_pipe_8to32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcietb_bfm_pipe_8to32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_inspector.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_inspector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_inspector.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_inspector.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_monitor_sv_dlhip_sim.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_monitor_sv_dlhip_sim.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_monitor_sv_dlhip_sim.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_monitor_sv_dlhip_sim.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_tlp_inspector_monitor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_tlp_inspector_monitor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_tlp_inspector_monitor.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_tlp_inspector_monitor.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_tlp_inspector_cseb.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_tlp_inspector_cseb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_tlp_inspector_cseb.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_tlp_inspector_cseb.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_pcs.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_pcs_ch.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_rx_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_tx_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_tx_pma_ch.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_h.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_avmm_csr.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_avmm_dcd.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_avmm.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_data_adapter.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_native.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_plls.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_pcs_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_rx_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_tx_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_tx_pma_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_avmm_dcd.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_plls.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_10g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_10g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_pipe_gen3_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_10g_rx_pcs_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_10g_tx_pcs_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_8g_pcs_aggregate_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_pipe_gen3_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_emsip_adapter.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_pipe_native.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_emsip_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/sv_xcvr_pipe_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/plain_files.txt,OTHER,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor_files.txt,OTHER,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/mentor/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/synopsys/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/cadence/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/aldec/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,altpcie_reconfig_driver,false
simulation/submodules/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,,altpcie_reconfig_driver,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/cadence/altera_reset_controller.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
simulation/submodules/cadence/altera_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
simulation/submodules/synopsys/altera_reset_controller.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
simulation/submodules/synopsys/altera_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pcie_wrap0.alt_xcvr_reconfig_0,alt_xcvr_reconfig
pcie_wrap0.hip,altpcie_sv_hip_ast_hwtcl
pcie_wrap0.pcie_reconfig_driver_0,altpcie_reconfig_driver
pcie_wrap0.rst_controller,altera_reset_controller
