Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_ise_2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_tb_func_synth xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_prim_width
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_top
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.BRAM8K_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.BRAM8K
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_top
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.BRAM16K_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.BRAM16K
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.channelBuf
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110001000...
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110111101...
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_top
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.BRAM4k_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.pe_group2_0
Compiling module xil_defaultlib.pe_group2_1
Compiling module xil_defaultlib.pe_group2_2
Compiling module xil_defaultlib.pe_group2_3
Compiling module xil_defaultlib.pe_group2_4
Compiling module xil_defaultlib.pe_group2_5
Compiling module xil_defaultlib.pe_group2_6
Compiling module xil_defaultlib.pe_group2_7
Compiling module xil_defaultlib.pe_group2_8
Compiling module xil_defaultlib.pe_group2_9
Compiling module xil_defaultlib.pe_group2_10
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_prim...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_gene...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_top
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_v8_4...
Compiling module xil_defaultlib.weightRomLayer4_blk_mem_gen_v8_4...
Compiling module xil_defaultlib.weightRomLayer4
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.weightROM_blk_mem_gen_mux
Compiling module xil_defaultlib.weightROM_blk_mem_gen_mux__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b101010001...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100100...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010011000...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100101101...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b101010100...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b101111100...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b101011100...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100000100...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011111111...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100100001...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011011111...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011111101...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110011001...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010110000...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b101010000...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011101111...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_top
Compiling module xil_defaultlib.weightROM_blk_mem_gen_v8_4_1_syn...
Compiling module xil_defaultlib.weightROM_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.weightROM
Compiling module xil_defaultlib.pe1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101000000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010001000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010001000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010001000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_top
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.BRAM32k_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.BRAM32k
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=18,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.WLay1ROM__blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.WLay1ROM__blk_mem_gen_prim_width
Compiling module xil_defaultlib.WLay1ROM__blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.WLay1ROM__blk_mem_gen_top
Compiling module xil_defaultlib.WLay1ROM__blk_mem_gen_v8_4_1_syn...
Compiling module xil_defaultlib.WLay1ROM__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.WLay1ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_func_synth
