{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 9651, "design__instance__area": 17867.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.0002733640430960804, "power__switching__total": 7.650000043213367e-05, "power__leakage__total": 5.308806905190977e-08, "power__total": 0.0003499171289149672, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2592417187629584, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25927236091930467, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8274899888411481, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.00894750965311, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.82749, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.130136, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2627402536571025, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26277022967961516, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8771322805236124, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.877534958426033, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.877132, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.162491, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2579436459658547, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25797484323372893, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4619560420503644, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.24689417875635, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.461956, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.363575, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.2565041862625662, "clock__skew__worst_setup": 0.25652372618835223, "timing__hold__ws": 0.4537700899025324, "timing__setup__ws": 12.605866929330638, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.45377, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.120417, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9651, "design__instance__area__stdcell": 17867.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0272529, "design__instance__utilization__stdcell": 0.0272529, "design__instance__count__class:inverter": 97, "design__instance__count__class:sequential_cell": 84, "design__instance__count__class:multi_input_combinational_cell": 257, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 57801, "design__instance__count__class:tap_cell": 8960, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20306.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 189, "design__instance__count__class:clock_buffer": 9, "design__instance__count__class:clock_inverter": 7, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 170, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 48, "antenna_diodes_count": 0, "route__net": 649, "route__net__special": 2, "route__drc_errors__iter:1": 196, "route__wirelength__iter:1": 20850, "route__drc_errors__iter:2": 21, "route__wirelength__iter:2": 20850, "route__drc_errors__iter:3": 22, "route__wirelength__iter:3": 20823, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 20813, "route__drc_errors": 0, "route__wirelength": 20813, "route__vias": 3728, "route__vias__singlecut": 3728, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1711.42, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2576966213358892, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2576842978599673, "timing__hold__ws__corner:min_tt_025C_1v80": 0.823133806636225, "timing__setup__ws__corner:min_tt_025C_1v80": 16.17726265401708, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.823134, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.14769, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26144628868530606, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.26142785898257603, "timing__hold__ws__corner:min_ss_100C_1v60": 1.865143203786216, "timing__setup__ws__corner:min_ss_100C_1v60": 13.094299348776461, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.865143, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.200521, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2565041862625662, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25652372618835223, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4537700899025324, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.37140613857871, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.45377, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.375387, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.26270950047845065, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2627652336758631, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8333781678410791, "timing__setup__ws__corner:max_tt_025C_1v80": 15.800555977501995, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.833378, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.105434, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26648259353434955, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2665381046871508, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8882673736863147, "timing__setup__ws__corner:max_ss_100C_1v60": 12.605866929330638, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.888267, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.120417, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2611937129400605, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26124961267093133, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.47071803343081464, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.08103751232764, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.470718, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.346706, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.7998, "design_powergrid__drop__average__net:vccd1__corner:nom_ff_n40C_1v95": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_ff_n40C_1v95": 0.000202226, "design_powergrid__voltage__worst__net:vssd1__corner:nom_ff_n40C_1v95": 0.000124912, "design_powergrid__drop__average__net:vssd1__corner:nom_ff_n40C_1v95": 7.23829e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_ff_n40C_1v95": 0.000124912, "design_powergrid__voltage__worst": 0.000124912, "design_powergrid__voltage__worst__net:vccd1": 1.7998, "design_powergrid__drop__worst": 0.000202226, "design_powergrid__drop__worst__net:vccd1": 0.000202226, "design_powergrid__voltage__worst__net:vssd1": 0.000124912, "design_powergrid__drop__worst__net:vssd1": 0.000124912, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.92e-07, "ir__drop__worst": 0.000202, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}