'GCBASIC/GCGB Chip Data File
'Chip: 16C926
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=8192

'This constant is exposed as ChipEEPROM
EEPROM=0

'This constant is exposed as ChipRAM
RAM=336

'This constant is exposed as ChipIO
I/O=52

'This constant is exposed as ChipADC
ADC=5

'This constant is exposed as ChipMhz
MaxMHz=20

'This constant is exposed with only the first parameter (if more than one)
IntOsc=0

'This constant is exposed as ChipPins
Pins=64

'This constant is exposed as ChipFamily
Family=14

'This constant is exposed as ChipSubFamily
SubFamily=14000

'This constant is exposed as ChipConfWords
ConfigWords=1

'This constant is exposed as ChipPSP
PSP=1

'This constant is exposed as ChipUSART
USART=0

'This constant is exposed as ChipMaxAddress
MaxAddress=511

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=8

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=0

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the Great Cow BASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
CCP1:CCP1IE,CCP1IF
ExtInt0:INTE,INTF
LCDReady:LCDIE,LCDIF
PORTBChange:RBIE,RBIF
PortChange:RBIE,RBIF
SSP1Ready:SSPIE,SSPIF
Timer0Overflow:T0IE,T0IF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the Great Cow BASIC register name used in user code to expose the specific register
INDF,0
TMR0,1
PCL,2
STATUS,3
FSR,4
PORTA,5
PORTB,6
PORTC,7
PORTD,8
PORTE,9
PCLATH,10
INTCON,11
PIR1,12
TMR1,14
TMR1L,14
TMR1H,15
T1CON,16
TMR2,17
T2CON,18
SSPBUF,19
SSPCON,20
CCPR1,21
CCPR1L,21
CCPR1H,22
CCP1CON,23
ADRESH,30
ADCON0,31
OPTION_REG,129
TRISA,133
TRISB,134
TRISC,135
TRISD,136
TRISE,137
PIE1,140
PCON,142
PR2,146
SSPADD,147
SSPSTAT,148
ADRESL,158
ADCON1,159
PORTF,263
PORTG,264
PMCON1,268
LCDSE,269
LCDPS,270
LCDCON,271
LCDD00,272
LCDD01,273
LCDD02,274
LCDD03,275
LCDD04,276
LCDD05,277
LCDD06,278
LCDD07,279
LCDD08,280
LCDD09,281
LCDD10,282
LCDD11,283
LCDD12,284
LCDD13,285
LCDD14,286
LCDD15,287
TRISF,391
TRISG,392
PMDATA,396
PMADR,397
PMDATH,398
PMADRH,399

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the Great Cow BASIC bit name used in user code to expose the specific registerbit
TMR1ON,T1CON,0
TMR1CS,T1CON,1
NOT_T1SYNC,T1CON,2
T1OSCEN,T1CON,3
T1INSYNC,T1CON,2
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
SEG08,LCDD01,0
SEG09,LCDD01,1
SEG10,LCDD01,2
SEG11,LCDD01,3
SEG12,LCDD01,4
SEG13,LCDD01,5
SEG14,LCDD01,6
SEG15,LCDD01,7
SEG24,LCDD11,0
SEG25,LCDD11,1
SEG26,LCDD11,2
SEG27,LCDD11,3
SEG28,LCDD11,4
SEG29,LCDD11,5
SEG30,LCDD11,6
SEG31,LCDD11,7
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NOT_PD,STATUS,3
NOT_TO,STATUS,4
IRP,STATUS,7
RP0,STATUS,5
RP1,STATUS,6
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
RB0,PORTB,0
RB1,PORTB,1
RB2,PORTB,2
RB3,PORTB,3
RB4,PORTB,4
RB5,PORTB,5
RB6,PORTB,6
RB7,PORTB,7
RC0,PORTC,0
RC1,PORTC,1
RC2,PORTC,2
RC3,PORTC,3
RC4,PORTC,4
RC5,PORTC,5
RD0,PORTD,0
RD1,PORTD,1
RD2,PORTD,2
RD3,PORTD,3
RD4,PORTD,4
RD5,PORTD,5
RD6,PORTD,6
RD7,PORTD,7
RE0,PORTE,0
RE1,PORTE,1
RE2,PORTE,2
RE3,PORTE,3
RE4,PORTE,4
RE5,PORTE,5
RE6,PORTE,6
RE7,PORTE,7
RBIF,INTCON,0
INTF,INTCON,1
T0IF,INTCON,2
RBIE,INTCON,3
INTE,INTCON,4
T0IE,INTCON,5
PEIE,INTCON,6
GIE,INTCON,7
TMR0IF,INTCON,2
TMR0IE,INTCON,5
TMR1IF,PIR1,0
TMR2IF,PIR1,1
CCP1IF,PIR1,2
SSPIF,PIR1,3
ADIF,PIR1,6
LCDIF,PIR1,7
TMR2ON,T2CON,2
T2CKPS0,T2CON,0
T2CKPS1,T2CON,1
TOUTPS0,T2CON,3
TOUTPS1,T2CON,4
TOUTPS2,T2CON,5
TOUTPS3,T2CON,6
CKP,SSPCON,4
SSPEN,SSPCON,5
SSPOV,SSPCON,6
WCOL,SSPCON,7
SSPM0,SSPCON,0
SSPM1,SSPCON,1
SSPM2,SSPCON,2
SSPM3,SSPCON,3
CCP1M0,CCP1CON,0
CCP1M1,CCP1CON,1
CCP1M2,CCP1CON,2
CCP1M3,CCP1CON,3
CCP1Y,CCP1CON,4
CCP1X,CCP1CON,5
ADON,ADCON0,0
GO_DONE,ADCON0,2
GO_NOT_DONE,ADCON0,2
GO,ADCON0,2
CHS0,ADCON0,3
CHS1,ADCON0,4
CHS2,ADCON0,5
ADCS0,ADCON0,6
ADCS1,ADCON0,7
NOT_DONE,ADCON0,2
ADCON0_GO_DONE,ADCON0,2
PSA,OPTION_REG,3
T0SE,OPTION_REG,4
T0CS,OPTION_REG,5
INTEDG,OPTION_REG,6
NOT_RBPU,OPTION_REG,7
PS0,OPTION_REG,0
PS1,OPTION_REG,1
PS2,OPTION_REG,2
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA3,TRISA,3
TRISA4,TRISA,4
TRISA5,TRISA,5
TRISB0,TRISB,0
TRISB1,TRISB,1
TRISB2,TRISB,2
TRISB3,TRISB,3
TRISB4,TRISB,4
TRISB5,TRISB,5
TRISB6,TRISB,6
TRISB7,TRISB,7
TRISC0,TRISC,0
TRISC1,TRISC,1
TRISC2,TRISC,2
TRISC3,TRISC,3
TRISC4,TRISC,4
TRISC5,TRISC,5
TRISD0,TRISD,0
TRISD1,TRISD,1
TRISD2,TRISD,2
TRISD3,TRISD,3
TRISD4,TRISD,4
TRISD5,TRISD,5
TRISD6,TRISD,6
TRISD7,TRISD,7
TRISE0,TRISE,0
TRISE1,TRISE,1
TRISE2,TRISE,2
TRISE3,TRISE,3
TRISE4,TRISE,4
TRISE5,TRISE,5
TRISE6,TRISE,6
TRISE7,TRISE,7
PSPMODE,TRISE,4
IBOV,TRISE,5
OBF,TRISE,6
IBF,TRISE,7
TMR1IE,PIE1,0
TMR2IE,PIE1,1
CCP1IE,PIE1,2
SSPIE,PIE1,3
ADIE,PIE1,6
LCDIE,PIE1,7
NOT_BOR,PCON,0
NOT_POR,PCON,1
BF,SSPSTAT,0
UA,SSPSTAT,1
R_NOT_W,SSPSTAT,2
S,SSPSTAT,3
P,SSPSTAT,4
D_NOT_A,SSPSTAT,5
CKE,SSPSTAT,6
SMP,SSPSTAT,7
R,SSPSTAT,2
D,SSPSTAT,5
I2C_READ,SSPSTAT,2
I2C_START,SSPSTAT,3
I2C_STOP,SSPSTAT,4
I2C_DATA,SSPSTAT,5
R_W,SSPSTAT,2
D_A,SSPSTAT,5
READ_WRITE,SSPSTAT,2
DATA_ADDRESS,SSPSTAT,5
NOT_W,SSPSTAT,2
NOT_A,SSPSTAT,5
NOT_WRITE,SSPSTAT,2
NOT_ADDRESS,SSPSTAT,5
ADFM,ADCON1,7
PCFG0,ADCON1,0
PCFG1,ADCON1,1
PCFG2,ADCON1,2
PCFG3,ADCON1,3
RF0,PORTF,0
RF1,PORTF,1
RF2,PORTF,2
RF3,PORTF,3
RF4,PORTF,4
RF5,PORTF,5
RF6,PORTF,6
RF7,PORTF,7
RG0,PORTG,0
RG1,PORTG,1
RG2,PORTG,2
RG3,PORTG,3
RG4,PORTG,4
RG5,PORTG,5
RG6,PORTG,6
RG7,PORTG,7
RD,PMCON1,0
SE0,LCDSE,0
SE5,LCDSE,1
SE9,LCDSE,2
SE12,LCDSE,3
SE16,LCDSE,4
SE20,LCDSE,5
SE27,LCDSE,6
SE29,LCDSE,7
LP0,LCDPS,0
LP1,LCDPS,1
LP2,LCDPS,2
LP3,LCDPS,3
VGEN,LCDCON,4
SLPEN,LCDCON,6
LCDEN,LCDCON,7
LMUX0,LCDCON,0
LMUX1,LCDCON,1
CS0,LCDCON,2
CS1,LCDCON,3
BIAS,LCDCON,4
WERR,LCDCON,5
SEG00,LCDD00,0
SEG01,LCDD00,1
SEG02,LCDD00,2
SEG03,LCDD00,3
SEG04,LCDD00,4
SEG05,LCDD00,5
SEG06,LCDD00,6
SEG07,LCDD00,7
SEG16,LCDD02,0
SEG17,LCDD02,1
SEG18,LCDD02,2
SEG19,LCDD02,3
SEG20,LCDD02,4
SEG21,LCDD02,5
SEG22,LCDD02,6
SEG23,LCDD02,7
LCDD03_SEG24,LCDD03,0
LCDD03_SEG25,LCDD03,1
LCDD03_SEG26,LCDD03,2
LCDD03_SEG27,LCDD03,3
LCDD03_SEG28,LCDD03,4
LCDD03_SEG29,LCDD03,5
LCDD03_SEG30,LCDD03,6
LCDD03_SEG31,LCDD03,7
LCDD04_SEG00,LCDD04,0
LCDD04_SEG01,LCDD04,1
LCDD04_SEG02,LCDD04,2
LCDD04_SEG03,LCDD04,3
LCDD04_SEG04,LCDD04,4
LCDD04_SEG05,LCDD04,5
LCDD04_SEG06,LCDD04,6
LCDD04_SEG07,LCDD04,7
LCDD05_SEG08,LCDD05,0
LCDD05_SEG09,LCDD05,1
LCDD05_SEG10,LCDD05,2
LCDD05_SEG11,LCDD05,3
LCDD05_SEG12,LCDD05,4
LCDD05_SEG13,LCDD05,5
LCDD05_SEG14,LCDD05,6
LCDD05_SEG15,LCDD05,7
LCDD06_SEG16,LCDD06,0
LCDD06_SEG17,LCDD06,1
LCDD06_SEG18,LCDD06,2
LCDD06_SEG19,LCDD06,3
LCDD06_SEG20,LCDD06,4
LCDD06_SEG21,LCDD06,5
LCDD06_SEG22,LCDD06,6
LCDD06_SEG23,LCDD06,7
LCDD07_SEG24,LCDD07,0
LCDD07_SEG25,LCDD07,1
LCDD07_SEG26,LCDD07,2
LCDD07_SEG27,LCDD07,3
LCDD07_SEG28,LCDD07,4
LCDD07_SEG29,LCDD07,5
LCDD07_SEG30,LCDD07,6
LCDD07_SEG31,LCDD07,7
LCDD08_SEG00,LCDD08,0
LCDD08_SEG01,LCDD08,1
LCDD08_SEG02,LCDD08,2
LCDD08_SEG03,LCDD08,3
LCDD08_SEG04,LCDD08,4
LCDD08_SEG05,LCDD08,5
LCDD08_SEG06,LCDD08,6
LCDD08_SEG07,LCDD08,7
LCDD09_SEG08,LCDD09,0
LCDD09_SEG09,LCDD09,1
LCDD09_SEG10,LCDD09,2
LCDD09_SEG11,LCDD09,3
LCDD09_SEG12,LCDD09,4
LCDD09_SEG13,LCDD09,5
LCDD09_SEG14,LCDD09,6
LCDD09_SEG15,LCDD09,7
LCDD10_SEG16,LCDD10,0
LCDD10_SEG17,LCDD10,1
LCDD10_SEG18,LCDD10,2
LCDD10_SEG19,LCDD10,3
LCDD10_SEG20,LCDD10,4
LCDD10_SEG21,LCDD10,5
LCDD10_SEG22,LCDD10,6
LCDD10_SEG23,LCDD10,7
LCDD12_SEG00,LCDD12,0
LCDD12_SEG01,LCDD12,1
LCDD12_SEG02,LCDD12,2
LCDD12_SEG03,LCDD12,3
LCDD12_SEG04,LCDD12,4
LCDD12_SEG05,LCDD12,5
LCDD12_SEG06,LCDD12,6
LCDD12_SEG07,LCDD12,7
LCDD13_SEG08,LCDD13,0
LCDD13_SEG09,LCDD13,1
LCDD13_SEG10,LCDD13,2
LCDD13_SEG11,LCDD13,3
LCDD13_SEG12,LCDD13,4
LCDD13_SEG13,LCDD13,5
LCDD13_SEG14,LCDD13,6
LCDD13_SEG15,LCDD13,7
LCDD14_SEG16,LCDD14,0
LCDD14_SEG17,LCDD14,1
LCDD14_SEG18,LCDD14,2
LCDD14_SEG19,LCDD14,3
LCDD14_SEG20,LCDD14,4
LCDD14_SEG21,LCDD14,5
LCDD14_SEG22,LCDD14,6
LCDD14_SEG23,LCDD14,7
LCDD15_SEG24,LCDD15,0
LCDD15_SEG25,LCDD15,1
LCDD15_SEG26,LCDD15,2
LCDD15_SEG27,LCDD15,3
LCDD15_SEG28,LCDD15,4
LCDD15_SEG29,LCDD15,5
LCDD15_SEG30,LCDD15,6
LCDD15_SEG31,LCDD15,7
TRISF0,TRISF,0
TRISF1,TRISF,1
TRISF2,TRISF,2
TRISF3,TRISF,3
TRISF4,TRISF,4
TRISF5,TRISF,5
TRISF6,TRISF,6
TRISF7,TRISF,7
TRISG0,TRISG,0
TRISG1,TRISG,1
TRISG2,TRISG,2
TRISG3,TRISG,3
TRISG4,TRISG,4
TRISG5,TRISG,5
TRISG6,TRISG,6
TRISG7,TRISG,7

[FreeRAM]
20:7F
A0:EF
120:16F
1A0:1EF

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
70:7F

[Pins-TQFP]
24,RA0(IO),AN0(I)
23,RA1(IO),AN1(I)
22,RA2(IO),AN2(I)
21,RA3(IO),AN3(I)
28,RA4(IO),T0CKI(I)
27,RA5(IO),AN4(I)
48,RB0(IO)
47,RB1(IO)
46,RB2(IO)
45,RB3(IO)
44,RB4(IO)
43,RB5(IO)
42,RB6(IO)
37,RB7(IO)
30,RC0(IO),T1CKI(I),T1OSCO(O)
29,RC1(IO),T1OSCI(I)
33,RC2(IO),CCP1(IO)
34,RC3(IO),SCL(IO),SCK(IO)
35,RC4(IO),SDA(IO),SDI(I)
36,RC5(IO),SDO(O)
58,RD0(IO),SEG0(IO ctrladdr=0x10d ctrlmask=0x01)
55,RD1(IO),SEG1(IO ctrladdr=0x10d ctrlmask=0x01)
54,RD2(IO),SEG2(IO ctrladdr=0x10d ctrlmask=0x01)
53,RD3(IO),SEG3(IO ctrladdr=0x10d ctrlmask=0x01)
52,RD4(IO),SEG4(IO ctrladdr=0x10d ctrlmask=0x01)
51,RD5(IO),SEG29(I ctrladdr=0x10d ctrlmask=0x80),LCDCOM3(I ctrladdr=0x10d ctrlmask=0x80)
50,RD6(IO),SEG30(I ctrladdr=0x10d ctrlmask=0x80),LCDCOM2(I ctrladdr=0x10d ctrlmask=0x80)
49,RD7(IO),SEG31(I ctrladdr=0x10d ctrlmask=0x80),LCDCOM1(I ctrladdr=0x10d ctrlmask=0x80)
2,RE0(IO),SEG5(I ctrladdr=0x10d ctrlmask=0x02)
1,RE1(IO),SEG6(I ctrladdr=0x10d ctrlmask=0x02)
64,RE2(IO),SEG7(I ctrladdr=0x10d ctrlmask=0x02)
63,RE3(IO),SEG8(I ctrladdr=0x10d ctrlmask=0x02)
62,RE4(IO),SEG9(I ctrladdr=0x10d ctrlmask=0x04)
61,RE5(IO),SEG10(I ctrladdr=0x10d ctrlmask=0x04)
60,RE6(IO),SEG11(I ctrladdr=0x10d ctrlmask=0x04)
59,RE7(IO),SEG27(I ctrladdr=0x10d ctrlmask=0x40)
18,RF0(IO),SEG12(I ctrladdr=0x10d ctrlmask=0x08)
17,RF1(IO),SEG13(I ctrladdr=0x10d ctrlmask=0x08)
16,RF2(IO),SEG14(I ctrladdr=0x10d ctrlmask=0x08)
15,RF3(IO),SEG15(I ctrladdr=0x10d ctrlmask=0x08)
14,RF4(IO),SEG16(I ctrladdr=0x10d ctrlmask=0x10)
13,RF5(IO),SEG17(I ctrladdr=0x10d ctrlmask=0x10)
12,RF6(IO),SEG18(I ctrladdr=0x10d ctrlmask=0x10)
11,RF7(IO),SEG19(I ctrladdr=0x10d ctrlmask=0x10)
3,RG0(IO),SEG20(I ctrladdr=0x10d ctrlmask=0x20)
4,RG1(IO),SEG21(I ctrladdr=0x10d ctrlmask=0x20)
5,RG2(IO),SEG22(I ctrladdr=0x10d ctrlmask=0x20)
6,RG3(IO),SEG23(I ctrladdr=0x10d ctrlmask=0x20)
8,RG4(IO),SEG24(I ctrladdr=0x10d ctrlmask=0x20)
7,RG5(I),SEG25(I ctrladdr=0x10d ctrlmask=0x20),MCLR
0,RG6(IO),SEG26(I ctrladdr=0x10d ctrlmask=0x20)
0,RG7(IO),SEG28(I ctrladdr=0x10d ctrlmask=0x40)
39,OSC1
40,OSC2
9,Vss
10,Vdd
19,AVdd
20,AVss
25,Vss
26,Vdd
38,Vdd
41,Vss
56,Vss
57,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
OSC=LP,XT,HS,RC
WDTE=OFF,ON
PWRTE=ON,OFF
CP=ALL,75,50,OFF
BOREN=OFF,ON

[Config]
'For details of the config addresses see the microcontroller datasheet
FOSC_LP,1,16380
LP_OSC,1,16380
FOSC_XT,1,16381
XT_OSC,1,16381
FOSC_HS,1,16382
HS_OSC,1,16382
FOSC_RC,1,16383
RC_OSC,1,16383
WDTE_OFF,1,16379
WDTE_ON,1,16383
PWRTE_ON,1,16375
PWRTE_OFF,1,16383
CP_ALL,1,16335
CP_75,1,16351
CP_50,1,16367
CP_OFF,1,16383
BOREN_OFF,1,16319
BOREN_ON,1,16383
DEVID1,1,8198
IDLOC0,1,8192
IDLOC1,1,8193
IDLOC2,1,8194
IDLOC3,1,8195

