

================================================================
== Vivado HLS Report for 'convolution'
================================================================
* Date:           Thu Dec 26 22:08:20 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        edge_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.13|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- convolution_label5  |    6|    6|         2|          -|          -|     3|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.66ns
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "br label %1" [edge_prj/main.c:59]

 <State 2> : 1.29ns
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%value = phi i32 [ 0, %0 ], [ %value_2, %2 ]"
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_2, %2 ]"
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_cast3 = zext i2 %i to i5" [edge_prj/main.c:59]
ST_2 : Operation 8 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [edge_prj/main.c:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_2 : Operation 10 [1/1] (0.54ns)   --->   "%i_2 = add i2 %i, 1" [edge_prj/main.c:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [edge_prj/main.c:59]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [edge_prj/main.c:61]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [edge_prj/main.c:61]
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = sub i5 %p_shl_cast, %i_cast3" [edge_prj/main.c:61]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%tmp_s = add i5 1, %tmp" [edge_prj/main.c:61]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_cast = sext i5 %tmp_s to i32" [edge_prj/main.c:61]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %tmp_cast to i64" [edge_prj/main.c:61]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%operatr_addr = getelementptr [9 x i32]* %operatr, i64 0, i64 %tmp_14" [edge_prj/main.c:61]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%block_addr = getelementptr [9 x i32]* %block_r, i64 0, i64 %tmp_14" [edge_prj/main.c:61]
ST_2 : Operation 20 [2/2] (0.67ns)   --->   "%operatr_load = load i32* %operatr_addr, align 4" [edge_prj/main.c:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 21 [2/2] (0.67ns)   --->   "%block_load = load i32* %block_addr, align 4" [edge_prj/main.c:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret i32 %value" [edge_prj/main.c:62]

 <State 3> : 6.13ns
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind" [edge_prj/main.c:60]
ST_3 : Operation 24 [1/2] (0.67ns)   --->   "%operatr_load = load i32* %operatr_addr, align 4" [edge_prj/main.c:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 25 [1/2] (0.67ns)   --->   "%block_load = load i32* %block_addr, align 4" [edge_prj/main.c:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_1 = shl i32 %operatr_load, 2" [edge_prj/main.c:60]
ST_3 : Operation 27 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_16 = sub i32 %tmp_1, %operatr_load" [edge_prj/main.c:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (3.42ns)   --->   "%tmp_17 = mul i32 %block_load, %tmp_16" [edge_prj/main.c:60]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.01ns)   --->   "%value_2 = add i32 %tmp_17, %value" [edge_prj/main.c:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [edge_prj/main.c:59]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.125ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('value') with incoming values : ('value', edge_prj/main.c:61) [5]  (0.656 ns)

 <State 2>: 1.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', edge_prj/main.c:59) [6]  (0 ns)
	'sub' operation ('tmp', edge_prj/main.c:61) [16]  (0 ns)
	'add' operation ('tmp_s', edge_prj/main.c:61) [17]  (0.614 ns)
	'getelementptr' operation ('operatr_addr', edge_prj/main.c:61) [20]  (0 ns)
	'load' operation ('operatr_load', edge_prj/main.c:61) on array 'operatr' [22]  (0.677 ns)

 <State 3>: 6.13ns
The critical path consists of the following:
	'load' operation ('operatr_load', edge_prj/main.c:61) on array 'operatr' [22]  (0.677 ns)
	'sub' operation ('tmp_16', edge_prj/main.c:60) [25]  (1.02 ns)
	'mul' operation ('tmp_17', edge_prj/main.c:60) [26]  (3.42 ns)
	'add' operation ('value', edge_prj/main.c:61) [27]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
