{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1513145485849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1513145485849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 09:41:25 2017 " "Processing started: Wed Dec 13 09:41:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1513145485849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1513145485849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1513145485849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1513145486270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file write_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_synch " "Found entity 1: write_synch" {  } { { "write_synch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/write_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePulser " "Found entity 1: OnePulser" {  } { { "OnePulser.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/OnePulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486348 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonitorSynch.v(8) " "Verilog HDL information at MonitorSynch.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1513145486348 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonitorSynch.v(13) " "Verilog HDL information at MonitorSynch.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1513145486348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitorsynch.v 1 1 " "Found 1 design units, including 1 entities, in source file monitorsynch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonitorSynch " "Found entity 1: MonitorSynch" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterpointer.v 1 1 " "Found 1 design units, including 1 entities, in source file characterpointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterPointer " "Found entity 1: CharacterPointer" {  } { { "CharacterPointer.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterPointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymemory.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMemory " "Found entity 1: DisplayMemory" {  } { { "DisplayMemory.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/DisplayMemory.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charactermatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file charactermatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterMatrix " "Found entity 1: CharacterMatrix" {  } { { "CharacterMatrix.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterMatrix.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MatrixSlice.v(8) " "Verilog HDL information at MatrixSlice.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1513145486364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixslice.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixslice.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixSlice " "Found entity 1: MatrixSlice" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file characterpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterPixel " "Found entity 1: CharacterPixel" {  } { { "CharacterPixel.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterPixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymem.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymem.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMem " "Found entity 1: displayMem" {  } { { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charactermem.v 1 1 " "Found 1 design units, including 1 entities, in source file charactermem.v" { { "Info" "ISGN_ENTITY_NAME" "1 charactermem " "Found entity 1: charactermem" {  } { { "charactermem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charactermem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.v 1 1 " "Found 1 design units, including 1 entities, in source file charrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 charrom " "Found entity 1: charrom" {  } { { "charrom.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1513145486457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonitorSynch MonitorSynch:instMonitor " "Elaborating entity \"MonitorSynch\" for hierarchy \"MonitorSynch:instMonitor\"" {  } { { "lab5.bdf" "instMonitor" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 64 216 424 240 "instMonitor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter MonitorSynch.v(7) " "Verilog HDL or VHDL warning at MonitorSynch.v(7): object \"counter\" assigned a value but never read" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(11) " "Verilog HDL assignment warning at MonitorSynch.v(11): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(17) " "Verilog HDL assignment warning at MonitorSynch.v(17): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MonitorSynch.v(20) " "Verilog HDL assignment warning at MonitorSynch.v(20): truncated value with size 32 to match size of target (1)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MonitorSynch.v(21) " "Verilog HDL assignment warning at MonitorSynch.v(21): truncated value with size 32 to match size of target (1)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MonitorSynch.v(22) " "Verilog HDL assignment warning at MonitorSynch.v(22): truncated value with size 32 to match size of target (3)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(24) " "Verilog HDL assignment warning at MonitorSynch.v(24): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(25) " "Verilog HDL assignment warning at MonitorSynch.v(25): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486457 "|lab5|MonitorSynch:instMonitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharacterPixel CharacterPixel:inst5 " "Elaborating entity \"CharacterPixel\" for hierarchy \"CharacterPixel:inst5\"" {  } { { "lab5.bdf" "inst5" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 544 1488 1688 624 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charrom charrom:inst " "Elaborating entity \"charrom\" for hierarchy \"charrom:inst\"" {  } { { "lab5.bdf" "inst" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 160 1176 1392 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram charrom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"charrom:inst\|altsyncram:altsyncram_component\"" {  } { { "charrom.v" "altsyncram_component" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "charrom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"charrom:inst\|altsyncram:altsyncram_component\"" {  } { { "charrom.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1513145486535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "charrom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"charrom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../CharacterMatrix.mif " "Parameter \"init_file\" = \"../CharacterMatrix.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486535 ""}  } { { "charrom.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1513145486535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v581 " "Found entity 1: altsyncram_v581" {  } { { "db/altsyncram_v581.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_v581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v581 charrom:inst\|altsyncram:altsyncram_component\|altsyncram_v581:auto_generated " "Elaborating entity \"altsyncram_v581\" for hierarchy \"charrom:inst\|altsyncram:altsyncram_component\|altsyncram_v581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixSlice MatrixSlice:inst2 " "Elaborating entity \"MatrixSlice\" for hierarchy \"MatrixSlice:inst2\"" {  } { { "lab5.bdf" "inst2" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 296 896 1104 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486645 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter MatrixSlice.v(9) " "Verilog HDL Always Construct warning at MatrixSlice.v(9): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1513145486645 "|lab5|MatrixSlice:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MatrixSlice.v(9) " "Verilog HDL assignment warning at MatrixSlice.v(9): truncated value with size 32 to match size of target (2)" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486645 "|lab5|MatrixSlice:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 9 MatrixSlice.v(10) " "Verilog HDL assignment warning at MatrixSlice.v(10): truncated value with size 35 to match size of target (9)" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486645 "|lab5|MatrixSlice:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMem displayMem:instdisplay " "Elaborating entity \"displayMem\" for hierarchy \"displayMem:instdisplay\"" {  } { { "lab5.bdf" "instdisplay" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram displayMem:instdisplay\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\"" {  } { { "displayMem.v" "altsyncram_component" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "displayMem:instdisplay\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"displayMem:instdisplay\|altsyncram:altsyncram_component\"" {  } { { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1513145486660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "displayMem:instdisplay\|altsyncram:altsyncram_component " "Instantiated megafunction \"displayMem:instdisplay\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../DisplayRAM.mif " "Parameter \"init_file\" = \"../DisplayRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145486660 ""}  } { { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1513145486660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po71 " "Found entity 1: altsyncram_po71" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po71 displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated " "Elaborating entity \"altsyncram_po71\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_po71.tdf" "deep_decode" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gib " "Found entity 1: mux_gib" {  } { { "db/mux_gib.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/mux_gib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145486879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145486879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gib displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|mux_gib:mux2 " "Elaborating entity \"mux_gib\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|mux_gib:mux2\"" {  } { { "db/altsyncram_po71.tdf" "mux2" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharacterPointer CharacterPointer:inst1 " "Elaborating entity \"CharacterPointer\" for hierarchy \"CharacterPointer:inst1\"" {  } { { "lab5.bdf" "inst1" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 184 536 752 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145486879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CharacterPointer.v(8) " "Verilog HDL assignment warning at CharacterPointer.v(8): truncated value with size 32 to match size of target (13)" {  } { { "CharacterPointer.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterPointer.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145486879 "|lab5|CharacterPointer:inst1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a6 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a13 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1513145487019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1513145487019 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a7 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a8 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a9 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a10 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a11 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a12 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145487019 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1513145487019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1513145487019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 5/Desktop/verilog files/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/DLD lab 5/Desktop/verilog files/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1513145488033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1513145488158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1513145488158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1513145488205 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1513145488205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1513145488205 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1513145488205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1513145488205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1513145488236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 09:41:28 2017 " "Processing ended: Wed Dec 13 09:41:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1513145488236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1513145488236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1513145488236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145488236 ""}
