Timing Analyzer report for EP2_LED
Fri Aug 04 15:00:58 2006
Version 6.0 Build 178 04/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.473 ns                                       ; FLAGA      ; state.0010     ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.060 ns                                       ; SLEN       ; FX2_FD[6]      ; IFCLK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.915 ns                                      ; FX2_FD[12] ; HIGHBYTE[4]    ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101 ; Tx_register[7] ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+----------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[0]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[2]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[4]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[6]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[0]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[1]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[2]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[3]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[4]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[5]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[6]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; LEDS[7]~reg0     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[0]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[1]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[2]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[3]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[4]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[5]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[6]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; HIGHBYTE[7]      ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; Tx_register[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0001       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1011       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.359 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1100       ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; state.0111       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; state.0001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0010       ; state.0100       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; state.0010       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1101       ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0101       ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1101       ; state.1110       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0111       ; state.1000       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0100       ; state.0101       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1011       ; state.1100       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1100       ; state.1101       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.913 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1000       ; state.1001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.911 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.0000       ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1001       ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1001       ; state.1011       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[3]~reg0     ; Tx_register[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[4]~reg0     ; Tx_register[4]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[7]~reg0     ; Tx_register[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[1]~reg0     ; Tx_register[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[0]~reg0     ; Tx_register[0]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[5]      ; Tx_register[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[2]~reg0     ; Tx_register[2]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[6]~reg0     ; Tx_register[6]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[2]      ; Tx_register[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[4]      ; Tx_register[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[6]      ; Tx_register[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[1]      ; Tx_register[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[3]      ; Tx_register[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LEDS[5]~reg0     ; Tx_register[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[7]      ; Tx_register[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; HIGHBYTE[0]      ; Tx_register[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.1110       ; state.0001       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLWR~reg0        ; SLWR~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLRD~reg0        ; SLRD~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLOE~reg0        ; SLOE~reg0        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FIFO_ADR[1]~reg0 ; FIFO_ADR[1]~reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SLEN             ; SLEN             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To               ; To Clock ;
+-------+--------------+------------+------------+------------------+----------+
; N/A   ; None         ; 5.473 ns   ; FLAGA      ; state.0010       ; IFCLK    ;
; N/A   ; None         ; 5.046 ns   ; FLAGA      ; SLOE~reg0        ; IFCLK    ;
; N/A   ; None         ; 5.018 ns   ; FLAGC      ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A   ; None         ; 4.715 ns   ; FX2_FD[1]  ; LEDS[1]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.713 ns   ; FLAGC      ; state.0010       ; IFCLK    ;
; N/A   ; None         ; 4.575 ns   ; FLAGA      ; state.0100       ; IFCLK    ;
; N/A   ; None         ; 4.554 ns   ; FX2_FD[2]  ; LEDS[2]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.539 ns   ; FLAGC      ; state.1000       ; IFCLK    ;
; N/A   ; None         ; 4.538 ns   ; FX2_FD[0]  ; LEDS[0]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.380 ns   ; FX2_FD[4]  ; LEDS[4]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.373 ns   ; FX2_FD[10] ; HIGHBYTE[2]      ; IFCLK    ;
; N/A   ; None         ; 4.372 ns   ; FX2_FD[5]  ; LEDS[5]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.370 ns   ; FX2_FD[7]  ; LEDS[7]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.370 ns   ; FX2_FD[6]  ; LEDS[6]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.363 ns   ; FX2_FD[14] ; HIGHBYTE[6]      ; IFCLK    ;
; N/A   ; None         ; 4.354 ns   ; FX2_FD[8]  ; HIGHBYTE[0]      ; IFCLK    ;
; N/A   ; None         ; 4.353 ns   ; FX2_FD[15] ; HIGHBYTE[7]      ; IFCLK    ;
; N/A   ; None         ; 4.345 ns   ; FX2_FD[11] ; HIGHBYTE[3]      ; IFCLK    ;
; N/A   ; None         ; 4.309 ns   ; FX2_FD[9]  ; HIGHBYTE[1]      ; IFCLK    ;
; N/A   ; None         ; 4.217 ns   ; FX2_FD[3]  ; LEDS[3]~reg0     ; IFCLK    ;
; N/A   ; None         ; 4.190 ns   ; FX2_FD[13] ; HIGHBYTE[5]      ; IFCLK    ;
; N/A   ; None         ; 4.181 ns   ; FX2_FD[12] ; HIGHBYTE[4]      ; IFCLK    ;
+-------+--------------+------------+------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.060 ns   ; SLEN             ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.060 ns   ; SLEN             ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.732 ns   ; SLEN             ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.732 ns   ; SLEN             ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.686 ns   ; SLEN             ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.542 ns   ; LEDS[6]~reg0     ; LEDS[6]     ; IFCLK      ;
; N/A   ; None         ; 8.365 ns   ; LEDS[7]~reg0     ; LEDS[7]     ; IFCLK      ;
; N/A   ; None         ; 8.360 ns   ; LEDS[5]~reg0     ; LEDS[5]     ; IFCLK      ;
; N/A   ; None         ; 8.051 ns   ; SLEN             ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.041 ns   ; SLEN             ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.041 ns   ; SLEN             ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.990 ns   ; LEDS[3]~reg0     ; LEDS[3]     ; IFCLK      ;
; N/A   ; None         ; 7.947 ns   ; LEDS[4]~reg0     ; LEDS[4]     ; IFCLK      ;
; N/A   ; None         ; 7.909 ns   ; SLWR~reg0        ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.906 ns   ; SLRD~reg0        ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.647 ns   ; Tx_register[2]   ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.642 ns   ; SLEN             ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.641 ns   ; LEDS[0]~reg0     ; LEDS[0]     ; IFCLK      ;
; N/A   ; None         ; 7.638 ns   ; SLEN             ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.632 ns   ; SLEN             ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.632 ns   ; SLEN             ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.628 ns   ; SLEN             ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.626 ns   ; Tx_register[7]   ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 7.625 ns   ; LEDS[2]~reg0     ; LEDS[2]     ; IFCLK      ;
; N/A   ; None         ; 7.625 ns   ; LEDS[1]~reg0     ; LEDS[1]     ; IFCLK      ;
; N/A   ; None         ; 7.624 ns   ; Tx_register[9]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.623 ns   ; Tx_register[6]   ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 7.612 ns   ; SLEN             ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.612 ns   ; Tx_register[8]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.611 ns   ; Tx_register[1]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.594 ns   ; Tx_register[0]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.588 ns   ; FIFO_ADR[1]~reg0 ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.293 ns   ; Tx_register[5]   ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 7.292 ns   ; Tx_register[4]   ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 7.290 ns   ; Tx_register[3]   ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 7.289 ns   ; Tx_register[10]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.288 ns   ; Tx_register[14]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.287 ns   ; SLEN             ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.286 ns   ; Tx_register[11]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.283 ns   ; Tx_register[15]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.278 ns   ; Tx_register[13]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.277 ns   ; SLEN             ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.269 ns   ; Tx_register[12]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.220 ns   ; SLOE~reg0        ; SLOE        ; IFCLK      ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To               ; To Clock ;
+---------------+-------------+-----------+------------+------------------+----------+
; N/A           ; None        ; -3.915 ns ; FX2_FD[12] ; HIGHBYTE[4]      ; IFCLK    ;
; N/A           ; None        ; -3.924 ns ; FX2_FD[13] ; HIGHBYTE[5]      ; IFCLK    ;
; N/A           ; None        ; -3.951 ns ; FX2_FD[3]  ; LEDS[3]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.043 ns ; FX2_FD[9]  ; HIGHBYTE[1]      ; IFCLK    ;
; N/A           ; None        ; -4.079 ns ; FX2_FD[11] ; HIGHBYTE[3]      ; IFCLK    ;
; N/A           ; None        ; -4.087 ns ; FX2_FD[15] ; HIGHBYTE[7]      ; IFCLK    ;
; N/A           ; None        ; -4.088 ns ; FX2_FD[8]  ; HIGHBYTE[0]      ; IFCLK    ;
; N/A           ; None        ; -4.097 ns ; FX2_FD[14] ; HIGHBYTE[6]      ; IFCLK    ;
; N/A           ; None        ; -4.104 ns ; FX2_FD[7]  ; LEDS[7]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.104 ns ; FX2_FD[6]  ; LEDS[6]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.106 ns ; FX2_FD[5]  ; LEDS[5]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.107 ns ; FX2_FD[10] ; HIGHBYTE[2]      ; IFCLK    ;
; N/A           ; None        ; -4.114 ns ; FX2_FD[4]  ; LEDS[4]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.272 ns ; FX2_FD[0]  ; LEDS[0]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.273 ns ; FLAGC      ; state.1000       ; IFCLK    ;
; N/A           ; None        ; -4.288 ns ; FX2_FD[2]  ; LEDS[2]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.309 ns ; FLAGA      ; state.0100       ; IFCLK    ;
; N/A           ; None        ; -4.447 ns ; FLAGC      ; state.0010       ; IFCLK    ;
; N/A           ; None        ; -4.449 ns ; FX2_FD[1]  ; LEDS[1]~reg0     ; IFCLK    ;
; N/A           ; None        ; -4.752 ns ; FLAGC      ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A           ; None        ; -4.780 ns ; FLAGA      ; SLOE~reg0        ; IFCLK    ;
; N/A           ; None        ; -5.207 ns ; FLAGA      ; state.0010       ; IFCLK    ;
+---------------+-------------+-----------+------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Fri Aug 04 15:00:58 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EP2_LED -c EP2_LED --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Info: Clock "IFCLK" Internal fmax is restricted to 340.02 MHz between source register "state.0101" and destination register "Tx_register[0]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 19; REG Node = 'state.0101'
            Info: 2: + IC(1.800 ns) + CELL(0.855 ns) = 2.655 ns; Loc. = LCFF_X4_Y1_N5; Fanout = 1; REG Node = 'Tx_register[0]'
            Info: Total cell delay = 0.855 ns ( 32.20 % )
            Info: Total interconnect delay = 1.800 ns ( 67.80 % )
        Info: - Smallest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 2.772 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.772 ns; Loc. = LCFF_X4_Y1_N5; Fanout = 1; REG Node = 'Tx_register[0]'
                Info: Total cell delay = 1.796 ns ( 64.79 % )
                Info: Total interconnect delay = 0.976 ns ( 35.21 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.777 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.777 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 19; REG Node = 'state.0101'
                Info: Total cell delay = 1.796 ns ( 64.67 % )
                Info: Total interconnect delay = 0.981 ns ( 35.33 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "state.0010" (data pin = "FLAGA", clock pin = "IFCLK") is 5.473 ns
    Info: + Longest pin to register delay is 8.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FLAGA'
        Info: 2: + IC(6.121 ns) + CELL(0.499 ns) = 7.604 ns; Loc. = LCCOMB_X3_Y11_N28; Fanout = 1; COMB Node = 'Selector6~23'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 8.182 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'Selector6~24'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.290 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 3; REG Node = 'state.0010'
        Info: Total cell delay = 1.797 ns ( 21.68 % )
        Info: Total interconnect delay = 6.493 ns ( 78.32 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.777 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.777 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 3; REG Node = 'state.0010'
        Info: Total cell delay = 1.796 ns ( 64.67 % )
        Info: Total interconnect delay = 0.981 ns ( 35.33 % )
Info: tco from clock "IFCLK" to destination pin "FX2_FD[7]" through register "SLEN" is 9.060 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 2.777 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.777 ns; Loc. = LCFF_X3_Y11_N5; Fanout = 17; REG Node = 'SLEN'
        Info: Total cell delay = 1.796 ns ( 64.67 % )
        Info: Total interconnect delay = 0.981 ns ( 35.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N5; Fanout = 17; REG Node = 'SLEN'
        Info: 2: + IC(2.601 ns) + CELL(3.378 ns) = 5.979 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'FX2_FD[7]'
        Info: Total cell delay = 3.378 ns ( 56.50 % )
        Info: Total interconnect delay = 2.601 ns ( 43.50 % )
Info: th for register "HIGHBYTE[4]" (data pin = "FX2_FD[12]", clock pin = "IFCLK") is -3.915 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X3_Y13_N19; Fanout = 1; REG Node = 'HIGHBYTE[4]'
        Info: Total cell delay = 1.796 ns ( 64.60 % )
        Info: Total interconnect delay = 0.984 ns ( 35.40 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_203; Fanout = 1; PIN Node = 'FX2_FD[12]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X3_Y14_N3; Fanout = 1; COMB Node = 'FX2_FD[12]~3'
        Info: 3: + IC(5.703 ns) + CELL(0.206 ns) = 6.893 ns; Loc. = LCCOMB_X3_Y13_N18; Fanout = 1; COMB Node = 'HIGHBYTE[4]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.001 ns; Loc. = LCFF_X3_Y13_N19; Fanout = 1; REG Node = 'HIGHBYTE[4]'
        Info: Total cell delay = 1.298 ns ( 18.54 % )
        Info: Total interconnect delay = 5.703 ns ( 81.46 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Fri Aug 04 15:00:58 2006
    Info: Elapsed time: 00:00:01


