REG_00
''''''

.. _table_mipi_rx_sublvds_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_slvds_enable     | R/W   | Sub-LVDS lane enable   | 0x0  |
	|      |                      |       | for each lane          |      |
	+------+----------------------+-------+------------------------+------+
	| 9:8  | reg_slvds_bit_mode   | R/W   | Sub-LVDS bit mode      | 0x2  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00: 8-bit           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: 10-bit          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: 12-bit          |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_slvds_data\      | R/W   | Sub-LVDS data packet   | 0x0  |
	|      | _reverse             |       | bit inverse            |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_slvds_hdr_mode   | R/W   | Sub-LVDS HDR mode      | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | reg_slvds_hdr_pattern| R/W   | Sub-LVDS HDR pattern   | 0x0  |
	|      |                      |       | mode                   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: pattern 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: pattern 2        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_04
''''''

.. _table_mipi_rx_sublvds_reg_04:
.. table:: REG_04, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_sync_1st   | R/W   | Sub-LVDS SYNC code 1st | 0xFFF|
	|      |                      |       | word                   |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_sync_2nd   | R/W   | Sub-LVDS SYNC code 2nd | 0x000|
	|      |                      |       | word                   |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_08
''''''

.. _table_mipi_rx_sublvds_reg_08:
.. table:: REG_08, Offset Address: 0x008
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_sync_3rd   | R/W   | Sub-LVDS SYNC code 3rd | 0x000|
	|      |                      |       | word                   |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_norm_bk_sav| R/W   | Normal mode blanking   | 0xAB0|
	|      |                      |       | SAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_0C
''''''

.. _table_mipi_rx_sublvds_reg_0c:
.. table:: REG_0C, Offset Address: 0x00c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_norm_bk_eav| R/W   | Normal mode blanking   | 0xB60|
	|      |                      |       | EAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_norm_sav   | R/W   | Normal mode active SAV | 0x800|
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_10
''''''

.. _table_mipi_rx_sublvds_reg_10:
.. table:: REG_10, Offset Address: 0x010
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_norm_eav   | R/W   | Normal mode active EAV | 0x9D0|
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n0_bk_sav  | R/W   | HDR mode n0 blanking   | 0x2B0|
	|      |                      |       | SAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_14
''''''

.. _table_mipi_rx_sublvds_reg_14:
.. table:: REG_14, Offset Address: 0x014
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n0_bk_eav  | R/W   | HDR mode n0 blanking   | 0x360|
	|      |                      |       | EAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n1_bk_sav  | R/W   | HDR mode n1 blanking   | 0x6B0|
	|      |                      |       | SAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_18
''''''

.. _table_mipi_rx_sublvds_reg_18:
.. table:: REG_18, Offset Address: 0x018
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n1_bk_eav  | R/W   | HDR mode n1 blanking   | 0x760|
	|      |                      |       | EAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n0_lef_sav | R/W   | Sub-LVDS mode: n0 long | 0x801|
	|      |                      |       | exposure sav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | SAV n0 (801)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | SAV n0 (004)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOL   |      |
	|      |                      |       | T1 (800)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_1C
''''''

.. _table_mipi_rx_sublvds_reg_1c:
.. table:: REG_1C, Offset Address: 0x01c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n0_lef_eav | R/W   | Sub-LVDS mode: n0 long | 0x9D1|
	|      |                      |       | exposure eav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | EAV n0 (9D1)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | EAV n0 (1D4)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOL   |      |
	|      |                      |       | T1 (A00)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n0_sef_sav | R/W   | Sub-LVDS mode: n0      | 0x802|
	|      |                      |       | short exposure sav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | SAV n0 (802)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | SAV n0 (008)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOL   |      |
	|      |                      |       | T2 (820)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_20
''''''

.. _table_mipi_rx_sublvds_reg_20:
.. table:: REG_20, Offset Address: 0x020
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n0_sef_eav | R/W   | Sub-LVDS mode: n0      | 0x9D2|
	|      |                      |       | short exposure eav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | EAV n0 (9D2)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | EAV n0 (1d8)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOL   |      |
	|      |                      |       | T2 (A20)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n1_lef_sav | R/W   | Sub-LVDS mode: n1 long | 0xC01|
	|      |                      |       | exposure sav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | SAV n1 (C01)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | SAV n1 (404)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOF   |      |
	|      |                      |       | T1 (C00)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_24
''''''

.. _table_mipi_rx_sublvds_reg_24:
.. table:: REG_24, Offset Address: 0x024
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n1_lef_eav | R/W   | Sub-LVDS mode: n1 long | 0xDD1|
	|      |                      |       | exposure eav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | EAV n1 (DD1)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | EAV n1 (5D4)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOF   |      |
	|      |                      |       | T1 (E00)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n1_sef_sav | R/W   | Sub-LVDS mode: n1      | 0xC02|
	|      |                      |       | short exposure sav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | SAV n1 (C02)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | SAV n1 (408)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOF   |      |
	|      |                      |       | T2 (C20)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_28
''''''

.. _table_mipi_rx_sublvds_reg_28:
.. table:: REG_28, Offset Address: 0x028
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n1_sef_eav | R/W   | Sub-LVDS mode: n1      | 0xDD2|
	|      |                      |       | short exposure eav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | EAV n1 (DD2)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | EAV n1 (5D8)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOF   |      |
	|      |                      |       | T2 (E20)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_2C
''''''

.. _table_mipi_rx_sublvds_reg_2c:
.. table:: REG_2C, Offset Address: 0x02c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_vs_gen_sync_code | R/W   | vs generate sync code  | 0xC00|
	|      |                      |       | value                  |      |
	|      |                      |       | using scenario: HiSPi  |      |
	|      |                      |       | P-SP HDR               |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_vs_gen_by_sync\  | R/W   | vs generate by         | 0x0  |
	|      | _code                |       | identical sync code    |      |
	|      |                      |       | using scenario: HiSPi  |      |
	|      |                      |       | P-SP HDR               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_30
''''''

.. _table_mipi_rx_sublvds_reg_30:
.. table:: REG_30, Offset Address: 0x030
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_slvds_lane_mode  | R/W   | Sub-LVDS lane mode     | 0x3  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b0: 1-lane           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b1: 2-lane           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b3: 4-lane           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b7: 8-lane           |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11:4 | reg_slvds_sync_source| R/W   | Sub-LVDS output sync   | 0x1  |
	|      |                      |       | source select          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_50
''''''

.. _table_mipi_rx_sublvds_reg_50:
.. table:: REG_50, Offset Address: 0x050
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n0_lsef_sav| R/W   | SAV for n0 long &      | 0x803|
	|      |                      |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	|      |                      |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n0_lsef_eav| R/W   | EAV for n0 long &      | 0x9D3|
	|      |                      |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_54
''''''

.. _table_mipi_rx_sublvds_reg_54:
.. table:: REG_54, Offset Address: 0x054
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_slvds_n1_lsef_sav| R/W   | SAV for n1 long &      | 0xC03|
	|      |                      |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_slvds_n1_lsef_eav| R/W   | EAV for n1 long &      | 0xDD3|
	|      |                      |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_58
''''''

.. _table_mipi_rx_sublvds_reg_58:
.. table:: REG_58, Offset Address: 0x058
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_slvds_hdr_p2\    | R/W   | Hsize for pattern 2    | 0xF0 |
	|      | _hsize               |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_slvds_hdr_p2\    | R/W   | Hblank size for        | 0x14 |
	|      | _hblank              |       | pattern 2              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_60
''''''

.. _table_mipi_rx_sublvds_reg_60:
.. table:: REG_60, Offset Address: 0x060
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_hispi_mode       | R/W   | HiSPi mode enable      | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: Sub-LVDS         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: HiSPi            |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_hispi_use_hsize  | R/W   | HiSPi DE de-assert by  | 0x0  |
	|      |                      |       | register count         |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_hispi_hdr\       | R/W   | HiSPi P-SP HDR mode    | 0x0  |
	|      | _psp_mode            |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_64
''''''

.. _table_mipi_rx_sublvds_reg_64:
.. table:: REG_64, Offset Address: 0x064
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_hispi_norm_sof   | R/W   | HiSPi SOF sync code    | 0xC00|
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_hispi_norm_eof   | R/W   | HiSPi EOF sync code    | 0xE00|
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_68
''''''

.. _table_mipi_rx_sublvds_reg_68:
.. table:: REG_68, Offset Address: 0x068
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_hispi_hdr_t1_sof | R/W   | HiSPi HDR T1 SOF       | 0xC00|
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_hispi_hdr_t1_eof | R/W   | HiSPi HDR T1 EOF       | 0xE00|
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_6C
''''''

.. _table_mipi_rx_sublvds_reg_6c:
.. table:: REG_6C, Offset Address: 0x06c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_hispi_hdr_t1_sol | R/W   | HiSPi HDR T1 SOL       | 0x800|
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_hispi_hdr_t1_eol | R/W   | HiSPi HDR T1 EOL       | 0xA00|
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_70
''''''

.. _table_mipi_rx_sublvds_reg_70:
.. table:: REG_70, Offset Address: 0x070
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_hispi_hdr_t2_sof | R/W   | HiSPi HDR T2 SOF       | 0xC20|
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_hispi_hdr_t2_eof | R/W   | HiSPi HDR T2 EOF       | 0xE20|
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_74
''''''

.. _table_mipi_rx_sublvds_reg_74:
.. table:: REG_74, Offset Address: 0x074
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_hispi_hdr_t2_sol | R/W   | HiSPi HDR T2 SOL       | 0x820|
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_hispi_hdr_t2_eol | R/W   | HiSPi HDR T2 EOL       | 0xA20|
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_80
''''''

.. _table_mipi_rx_sublvds_reg_80:
.. table:: REG_80, Offset Address: 0x080
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_dbg_sel          | R/W   | Debug signal select    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
