INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sim_1/new/pll_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
