digraph "CFG for '_Z21dot_cmp_kernal_reducePfS_S_' function" {
	label="CFG for '_Z21dot_cmp_kernal_reducePfS_S_' function";

	Node0x61c3050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 1\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = getelementptr inbounds float, float addrspace(1)* %1, i64 %14\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %19 = fmul contract float %16, %18\l  %20 = add i32 %13, %10\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %26 = fmul contract float %23, %25\l  %27 = fadd contract float %19, %26\l  %28 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %4\l  store float %27, float addrspace(3)* %28, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %29 = icmp ult i16 %9, 2\l  br i1 %29, label %30, label %32\l|{<s0>T|<s1>F}}"];
	Node0x61c3050:s0 -> Node0x61c6b10;
	Node0x61c3050:s1 -> Node0x61c6ba0;
	Node0x61c6b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%30:\l30:                                               \l  %31 = icmp eq i32 %4, 0\l  br i1 %31, label %44, label %48\l|{<s0>T|<s1>F}}"];
	Node0x61c6b10:s0 -> Node0x61c6d70;
	Node0x61c6b10:s1 -> Node0x61c6dc0;
	Node0x61c6ba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  %33 = phi i32 [ %34, %42 ], [ %10, %3 ]\l  %34 = lshr i32 %33, 1\l  %35 = icmp ult i32 %4, %34\l  br i1 %35, label %36, label %42\l|{<s0>T|<s1>F}}"];
	Node0x61c6ba0:s0 -> Node0x61c7290;
	Node0x61c6ba0:s1 -> Node0x61c5910;
	Node0x61c7290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%36:\l36:                                               \l  %37 = add nuw nsw i32 %34, %4\l  %38 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %37\l  %39 = load float, float addrspace(3)* %38, align 4, !tbaa !7\l  %40 = load float, float addrspace(3)* %28, align 4, !tbaa !7\l  %41 = fadd contract float %39, %40\l  store float %41, float addrspace(3)* %28, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x61c7290 -> Node0x61c5910;
	Node0x61c5910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = icmp ult i32 %33, 4\l  br i1 %43, label %30, label %32, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x61c5910:s0 -> Node0x61c6b10;
	Node0x61c5910:s1 -> Node0x61c6ba0;
	Node0x61c6d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%44:\l44:                                               \l  %45 = load float, float addrspace(3)* getelementptr inbounds ([0 x float],\l... [0 x float] addrspace(3)* @sdata, i32 0, i32 0), align 4, !tbaa !7\l  %46 = zext i32 %5 to i64\l  %47 = getelementptr inbounds float, float addrspace(1)* %2, i64 %46\l  store float %45, float addrspace(1)* %47, align 4, !tbaa !7\l  br label %48\l}"];
	Node0x61c6d70 -> Node0x61c6dc0;
	Node0x61c6dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%48:\l48:                                               \l  ret void\l}"];
}
