// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_mp_mul_14785 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_q0,
        a_offset1,
        b_address0,
        b_ce0,
        b_q0,
        b_offset,
        c_address0,
        c_ce0,
        c_we0,
        c_d0
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] a_address0;
output   a_ce0;
input  [63:0] a_q0;
input  [0:0] a_offset1;
output  [3:0] b_address0;
output   b_ce0;
input  [63:0] b_q0;
input  [0:0] b_offset;
output  [3:0] c_address0;
output   c_ce0;
output   c_we0;
output  [63:0] c_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] a_address0;
reg a_ce0;
reg[3:0] b_address0;
reg b_ce0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] tmp_s_fu_172_p3;
reg   [3:0] tmp_s_reg_395;
wire   [3:0] tmp_387_fu_180_p3;
reg   [3:0] tmp_387_reg_401;
reg   [3:0] u_reg_406;
wire    ap_CS_fsm_state2;
reg   [63:0] v_177_reg_411;
wire   [2:0] trunc_ln143_fu_229_p1;
reg   [2:0] trunc_ln143_reg_419;
reg   [3:0] indvars_iv31_load_reg_453;
wire    ap_CS_fsm_state3;
reg   [3:0] i_66_reg_458;
wire    ap_CS_fsm_state6;
reg   [63:0] v_load_reg_467;
wire   [2:0] trunc_ln156_fu_308_p1;
reg   [2:0] trunc_ln156_reg_475;
wire    ap_CS_fsm_state7;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_done;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_idle;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_ready;
wire   [3:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_a_address0;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_a_ce0;
wire   [3:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_b_address0;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_b_ce0;
wire   [63:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_v_114_out;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_v_114_out_ap_vld;
wire   [63:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_u_95_out_o;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_u_95_out_o_ap_vld;
wire   [3:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_t_out_o;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_t_out_o_ap_vld;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_ce;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_ce;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_ce;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_ce;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_done;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_idle;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_ready;
wire   [3:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_a_address0;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_a_ce0;
wire   [3:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_b_address0;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_b_ce0;
wire   [63:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_v_35_out;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_v_35_out_ap_vld;
wire   [63:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_u_34_out_o;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_u_34_out_o_ap_vld;
wire   [2:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_t_33_out;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_t_33_out_ap_vld;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_ce;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_ce;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_ce;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_din0;
wire   [31:0] grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_din1;
wire    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_ce;
reg    grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [63:0] v_017_fu_60;
reg   [3:0] u_016_fu_56;
reg    grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [63:0] v_fu_80;
wire   [31:0] zext_ln150_fu_277_p1;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln156_fu_284_p2;
wire   [31:0] zext_ln163_fu_335_p1;
wire    ap_CS_fsm_state9;
reg   [3:0] indvars_iv31_fu_48;
wire   [3:0] add_ln143_13_fu_262_p2;
reg   [3:0] i_fu_52;
wire   [3:0] add_ln143_fu_223_p2;
wire   [0:0] icmp_ln143_fu_217_p2;
reg   [3:0] u_29_fu_76;
wire   [3:0] zext_ln157_fu_331_p1;
reg   [3:0] indvars_iv_fu_84;
wire   [3:0] add_ln156_13_fu_313_p2;
reg   [3:0] i_25_fu_88;
wire   [3:0] add_ln156_fu_290_p2;
reg    c_we0_local;
reg   [63:0] c_d0_local;
reg    c_ce0_local;
reg   [3:0] c_address0_local;
wire   [63:0] grp_fu_480_p2;
reg   [31:0] grp_fu_480_p0;
reg   [31:0] grp_fu_480_p1;
reg    grp_fu_480_ce;
wire   [63:0] grp_fu_484_p2;
reg   [31:0] grp_fu_484_p0;
reg   [31:0] grp_fu_484_p1;
reg    grp_fu_484_ce;
wire   [63:0] grp_fu_488_p2;
reg   [31:0] grp_fu_488_p0;
reg   [31:0] grp_fu_488_p1;
reg    grp_fu_488_ce;
wire   [63:0] grp_fu_492_p2;
reg   [31:0] grp_fu_492_p0;
reg   [31:0] grp_fu_492_p1;
reg    grp_fu_492_ce;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg = 1'b0;
#0 v_017_fu_60 = 64'd0;
#0 u_016_fu_56 = 4'd0;
#0 grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg = 1'b0;
#0 v_fu_80 = 64'd0;
#0 indvars_iv31_fu_48 = 4'd0;
#0 i_fu_52 = 4'd0;
#0 u_29_fu_76 = 4'd0;
#0 indvars_iv_fu_84 = 4'd0;
#0 i_25_fu_88 = 4'd0;
end

sikep503_kem_enc_hw_mp_mul_14785_Pipeline_VITIS_LOOP_144_2 grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start),
    .ap_done(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_done),
    .ap_idle(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_idle),
    .ap_ready(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_ready),
    .v_017(v_177_reg_411),
    .zext_ln143(u_reg_406),
    .indvars_iv31(indvars_iv31_load_reg_453),
    .a_offset1(a_offset1),
    .a_address0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_a_address0),
    .a_ce0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_a_ce0),
    .a_q0(a_q0),
    .i(trunc_ln143_reg_419),
    .zext_ln145(tmp_s_reg_395),
    .b_address0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_b_address0),
    .b_ce0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_b_ce0),
    .b_q0(b_q0),
    .v_114_out(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_v_114_out),
    .v_114_out_ap_vld(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_v_114_out_ap_vld),
    .u_95_out_i(v_017_fu_60),
    .u_95_out_o(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_u_95_out_o),
    .u_95_out_o_ap_vld(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_u_95_out_o_ap_vld),
    .t_out_i(u_016_fu_56),
    .t_out_o(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_t_out_o),
    .t_out_o_ap_vld(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_t_out_o_ap_vld),
    .grp_fu_480_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_din0),
    .grp_fu_480_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_din1),
    .grp_fu_480_p_dout0(grp_fu_480_p2),
    .grp_fu_480_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_ce),
    .grp_fu_484_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_din0),
    .grp_fu_484_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_din1),
    .grp_fu_484_p_dout0(grp_fu_484_p2),
    .grp_fu_484_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_ce),
    .grp_fu_488_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_din0),
    .grp_fu_488_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_din1),
    .grp_fu_488_p_dout0(grp_fu_488_p2),
    .grp_fu_488_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_ce),
    .grp_fu_492_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_din0),
    .grp_fu_492_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_din1),
    .grp_fu_492_p_dout0(grp_fu_492_p2),
    .grp_fu_492_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_ce)
);

sikep503_kem_enc_hw_mp_mul_14785_Pipeline_VITIS_LOOP_157_4 grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start),
    .ap_done(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_done),
    .ap_idle(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_idle),
    .ap_ready(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_ready),
    .indvars_iv(trunc_ln156_reg_475),
    .v(v_load_reg_467),
    .zext_ln156(u_29_fu_76),
    .zext_ln145_25(tmp_387_reg_401),
    .a_address0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_a_address0),
    .a_ce0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_a_ce0),
    .a_q0(a_q0),
    .i_25(i_66_reg_458),
    .zext_ln145(tmp_s_reg_395),
    .b_address0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_b_address0),
    .b_ce0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_b_ce0),
    .b_q0(b_q0),
    .v_35_out(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_v_35_out),
    .v_35_out_ap_vld(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_v_35_out_ap_vld),
    .u_34_out_i(v_fu_80),
    .u_34_out_o(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_u_34_out_o),
    .u_34_out_o_ap_vld(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_u_34_out_o_ap_vld),
    .t_33_out(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_t_33_out),
    .t_33_out_ap_vld(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_t_33_out_ap_vld),
    .grp_fu_480_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_din0),
    .grp_fu_480_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_din1),
    .grp_fu_480_p_dout0(grp_fu_480_p2),
    .grp_fu_480_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_ce),
    .grp_fu_484_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_din0),
    .grp_fu_484_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_din1),
    .grp_fu_484_p_dout0(grp_fu_484_p2),
    .grp_fu_484_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_ce),
    .grp_fu_488_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_din0),
    .grp_fu_488_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_din1),
    .grp_fu_488_p_dout0(grp_fu_488_p2),
    .grp_fu_488_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_ce),
    .grp_fu_492_p_din0(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_din0),
    .grp_fu_492_p_din1(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_din1),
    .grp_fu_492_p_dout0(grp_fu_492_p2),
    .grp_fu_492_p_ce(grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_ce)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U775(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_480_p0),
    .din1(grp_fu_480_p1),
    .ce(grp_fu_480_ce),
    .dout(grp_fu_480_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U776(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .ce(grp_fu_484_ce),
    .dout(grp_fu_484_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U777(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_488_p0),
    .din1(grp_fu_488_p1),
    .ce(grp_fu_488_ce),
    .dout(grp_fu_488_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U778(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_492_p0),
    .din1(grp_fu_492_p1),
    .ce(grp_fu_492_ce),
    .dout(grp_fu_492_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_ready == 1'b1)) begin
            grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_ready == 1'b1)) begin
            grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_25_fu_88 <= 4'd8;
    end else if (((icmp_ln156_fu_284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_25_fu_88 <= add_ln156_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_52 <= 4'd0;
    end else if (((icmp_ln143_fu_217_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_52 <= add_ln143_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvars_iv31_fu_48 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvars_iv31_fu_48 <= add_ln143_13_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_fu_84 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indvars_iv_fu_84 <= add_ln156_13_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        u_016_fu_56 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_t_out_o_ap_vld == 1'b1))) begin
        u_016_fu_56 <= grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_t_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        u_29_fu_76 <= u_016_fu_56;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        u_29_fu_76 <= zext_ln157_fu_331_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        v_017_fu_60 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_u_95_out_o_ap_vld == 1'b1))) begin
        v_017_fu_60 <= grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_u_95_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        v_fu_80 <= v_017_fu_60;
    end else if (((1'b1 == ap_CS_fsm_state8) & (grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_u_34_out_o_ap_vld == 1'b1))) begin
        v_fu_80 <= grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_u_34_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_66_reg_458 <= i_25_fu_88;
        v_load_reg_467 <= v_fu_80;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvars_iv31_load_reg_453 <= indvars_iv31_fu_48;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_387_reg_401[3] <= tmp_387_fu_180_p3[3];
        tmp_s_reg_395[3] <= tmp_s_fu_172_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln143_reg_419 <= trunc_ln143_fu_229_p1;
        u_reg_406 <= u_016_fu_56;
        v_177_reg_411 <= v_017_fu_60;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln156_reg_475 <= trunc_ln156_fu_308_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_address0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_address0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_ce0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_ce0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln156_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln156_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        b_address0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        b_address0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_b_address0;
    end else begin
        b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        b_ce0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        b_ce0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_b_ce0;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c_address0_local = zext_ln163_fu_335_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_address0_local = 32'd15;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_address0_local = zext_ln150_fu_277_p1;
    end else begin
        c_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        c_ce0_local = 1'b1;
    end else begin
        c_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c_d0_local = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_v_35_out;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_d0_local = v_fu_80;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_d0_local = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_v_114_out;
    end else begin
        c_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln156_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        c_we0_local = 1'b1;
    end else begin
        c_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_480_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_480_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_ce;
    end else begin
        grp_fu_480_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_480_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_480_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_din0;
    end else begin
        grp_fu_480_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_480_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_480_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_480_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_480_p_din1;
    end else begin
        grp_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_484_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_484_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_ce;
    end else begin
        grp_fu_484_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_484_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_484_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_din0;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_484_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_484_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_484_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_484_p_din1;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_488_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_488_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_ce;
    end else begin
        grp_fu_488_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_488_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_488_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_din0;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_488_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_488_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_488_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_488_p_din1;
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_492_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_492_ce = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_ce;
    end else begin
        grp_fu_492_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_492_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_492_p0 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_din0;
    end else begin
        grp_fu_492_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_492_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_grp_fu_492_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_492_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_grp_fu_492_p_din1;
    end else begin
        grp_fu_492_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln143_fu_217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln156_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln143_13_fu_262_p2 = (indvars_iv31_fu_48 + 4'd1);

assign add_ln143_fu_223_p2 = (i_fu_52 + 4'd1);

assign add_ln156_13_fu_313_p2 = (indvars_iv_fu_84 + 4'd1);

assign add_ln156_fu_290_p2 = (i_25_fu_88 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign c_address0 = c_address0_local;

assign c_ce0 = c_ce0_local;

assign c_d0 = c_d0_local;

assign c_we0 = c_we0_local;

assign grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start = grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg;

assign grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg;

assign icmp_ln143_fu_217_p2 = ((i_fu_52 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_284_p2 = ((i_25_fu_88 == 4'd15) ? 1'b1 : 1'b0);

assign tmp_387_fu_180_p3 = {{a_offset1}, {3'd0}};

assign tmp_s_fu_172_p3 = {{b_offset}, {3'd0}};

assign trunc_ln143_fu_229_p1 = i_fu_52[2:0];

assign trunc_ln156_fu_308_p1 = indvars_iv_fu_84[2:0];

assign zext_ln150_fu_277_p1 = trunc_ln143_reg_419;

assign zext_ln157_fu_331_p1 = grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_t_33_out;

assign zext_ln163_fu_335_p1 = i_66_reg_458;

always @ (posedge ap_clk) begin
    tmp_s_reg_395[2:0] <= 3'b000;
    tmp_387_reg_401[2:0] <= 3'b000;
end

endmodule //sikep503_kem_enc_hw_mp_mul_14785
