<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arruk/TRYonRISCV/RTL/PRIMER25k/impl/gwsynthesis/PRIMER25k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  1 19:03:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9969</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14987</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>8673</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">37.637(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-78563.820</td>
<td>8673</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.569</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2662_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>26.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-16.568</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2106_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>26.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-16.568</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1722_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>26.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-16.567</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2822_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.017</td>
<td>26.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-16.566</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2423_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.034</td>
<td>26.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-16.566</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1911_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.034</td>
<td>26.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.565</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3772_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>26.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.565</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1446_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.040</td>
<td>26.548</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-16.565</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1422_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.040</td>
<td>26.548</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-16.564</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2488_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>26.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-16.563</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3857_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>26.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-16.562</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_4049_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.026</td>
<td>26.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.562</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3793_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.026</td>
<td>26.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.562</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1296_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.026</td>
<td>26.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-16.560</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1510_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.040</td>
<td>26.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-16.558</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1858_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.050</td>
<td>26.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-16.558</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_834_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.050</td>
<td>26.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-16.558</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>26.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-16.558</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_365_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>26.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.546</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3189_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>26.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-16.546</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_893_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>26.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-16.546</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3737_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>26.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-16.546</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3729_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>26.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-16.546</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_192_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>26.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-16.527</td>
<td>DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_744_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.053</td>
<td>26.523</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>UART/cnt_4_s1/Q</td>
<td>UART/cnt_4_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>UART/cnt_3_s1/Q</td>
<td>UART/cnt_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>UART/cnt_2_s0/Q</td>
<td>UART/cnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>UART/cnt_5_s0/Q</td>
<td>UART/cnt_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>CPU/instret_0_s0/Q</td>
<td>CPU/instret_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.311</td>
<td>CPU/em_IR_27_s0/Q</td>
<td>CPU/mw_CSR_RES_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.311</td>
<td>CPU/em_IR_27_s0/Q</td>
<td>CPU/mw_CSR_RES_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.311</td>
<td>CPU/em_IR_27_s0/Q</td>
<td>CPU/mw_CSR_RES_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.328</td>
<td>UART/cnt_6_s1/Q</td>
<td>UART/cnt_6_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>10</td>
<td>0.331</td>
<td>CPU/cycle_0_s0/Q</td>
<td>CPU/cycle_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>CPU/em_IR_14_s0/Q</td>
<td>CPU/mw_IR_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>CPU/em_IR_19_s0/Q</td>
<td>CPU/mw_IR_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>CPU/em_IR_23_s0/Q</td>
<td>CPU/mw_IR_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>CPU/em_IR_26_s0/Q</td>
<td>CPU/mw_IR_26_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>CPU/em_IR_31_s0/Q</td>
<td>CPU/mw_IR_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.338</td>
<td>CPU/em_IR_10_s0/Q</td>
<td>CPU/mw_IR_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>17</td>
<td>0.338</td>
<td>CPU/em_IR_13_s0/Q</td>
<td>CPU/mw_IR_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>18</td>
<td>0.338</td>
<td>CPU/fd_PC_0_s0/Q</td>
<td>CPU/de_PC_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>19</td>
<td>0.341</td>
<td>UART/cnt_0_s1/Q</td>
<td>UART/cnt_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>20</td>
<td>0.341</td>
<td>CPU/fd_PC_2_s0/Q</td>
<td>CPU/de_PC_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>21</td>
<td>0.341</td>
<td>CPU/fd_PC_5_s0/Q</td>
<td>CPU/de_PC_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>22</td>
<td>0.344</td>
<td>CPU/fd_PC_6_s0/Q</td>
<td>CPU/de_PC_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>23</td>
<td>0.362</td>
<td>CPU/fd_PC_9_s0/Q</td>
<td>CPU/de_PC_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.387</td>
</tr>
<tr>
<td>24</td>
<td>0.368</td>
<td>CPU/em_RES_18_s0/Q</td>
<td>CPU/mw_RES_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.385</td>
</tr>
<tr>
<td>25</td>
<td>0.368</td>
<td>CPU/de_IR_27_s0/Q</td>
<td>CPU/em_IR_27_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.386</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CPU/BHT_BHT_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CPU/reg_file_reg_file_0_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_0_RAM_0_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_1_RAM_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_1_RAM_1_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_2_RAM_2_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_2_RAM_2_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/ROM_ROM_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/ROM_ROM_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2662_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.403</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.151</td>
<td>6.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2662_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2662_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.582</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2662_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.764, 21.712%; route: 18.561, 69.920%; tC2Q: 2.221, 8.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2106_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.156</td>
<td>6.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2106_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2106_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.588</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C12[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2106_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.604%; route: 18.594, 70.030%; tC2Q: 2.221, 8.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1722_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.156</td>
<td>6.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1722_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1722_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.588</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1722_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.604%; route: 18.594, 70.030%; tC2Q: 2.221, 8.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2822_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.130</td>
<td>6.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2822_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2822_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.564</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2822_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.625%; route: 18.568, 70.001%; tC2Q: 2.221, 8.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2423_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.147</td>
<td>6.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2423_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_2423_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.581</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_2423_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.612%; route: 18.585, 70.020%; tC2Q: 2.221, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1911_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.147</td>
<td>6.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1911_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_1911_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.581</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_1911_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.612%; route: 18.585, 70.020%; tC2Q: 2.221, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3772_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.108</td>
<td>6.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3772_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3772_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3772_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.643%; route: 18.546, 69.976%; tC2Q: 2.221, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1446_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.153</td>
<td>6.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1446_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1446_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.588</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1446_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.607%; route: 18.591, 70.026%; tC2Q: 2.221, 8.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1422_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.153</td>
<td>6.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1422_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_1422_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.588</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_1422_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.607%; route: 18.591, 70.026%; tC2Q: 2.221, 8.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2488_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.100</td>
<td>6.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2488_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2488_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2488_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.650%; route: 18.537, 69.966%; tC2Q: 2.221, 8.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3857_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.108</td>
<td>6.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3857_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3857_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3857_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.643%; route: 18.546, 69.976%; tC2Q: 2.221, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_4049_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.135</td>
<td>6.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_4049_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_4049_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.573</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_4049_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.622%; route: 18.572, 70.006%; tC2Q: 2.221, 8.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3793_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.135</td>
<td>6.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3793_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3793_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.573</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3793_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.622%; route: 18.572, 70.006%; tC2Q: 2.221, 8.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1296_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.135</td>
<td>6.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1296_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1296_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.573</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1296_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.622%; route: 18.572, 70.006%; tC2Q: 2.221, 8.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1510_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.148</td>
<td>6.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1510_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_1510_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.588</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_1510_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.611%; route: 18.586, 70.020%; tC2Q: 2.221, 8.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1858_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.156</td>
<td>6.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1858_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1858_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.597</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1858_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.604%; route: 18.594, 70.030%; tC2Q: 2.221, 8.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_834_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.156</td>
<td>6.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_834_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_834_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.597</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_834_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.604%; route: 18.594, 70.030%; tC2Q: 2.221, 8.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.148</td>
<td>6.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_4006_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.590</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.611%; route: 18.586, 70.020%; tC2Q: 2.221, 8.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_365_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.148</td>
<td>6.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_365_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_365_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.590</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_365_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.611%; route: 18.586, 70.020%; tC2Q: 2.221, 8.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3189_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.100</td>
<td>6.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3189_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3189_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3189_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.650%; route: 18.538, 69.966%; tC2Q: 2.221, 8.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_893_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.100</td>
<td>6.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_893_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_893_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_893_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.650%; route: 18.538, 69.966%; tC2Q: 2.221, 8.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3737_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.126</td>
<td>6.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C73[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3737_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.638</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C73[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3737_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.580</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C73[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3737_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.629%; route: 18.564, 69.996%; tC2Q: 2.221, 8.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.874%; route: 1.955, 74.126%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3729_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.126</td>
<td>6.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C73[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3729_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.638</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C73[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3729_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.580</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C73[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3729_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.629%; route: 18.564, 69.996%; tC2Q: 2.221, 8.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.874%; route: 1.955, 74.126%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_192_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.126</td>
<td>6.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C73[0][B]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_192_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.638</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C73[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_192_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.580</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C73[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_192_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.629%; route: 18.564, 69.996%; tC2Q: 2.221, 8.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.874%; route: 1.955, 74.126%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_744_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
<tr>
<td>4.826</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.781</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s1/I0</td>
</tr>
<tr>
<td>8.196</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td>CPU/w_loadB_0_s0/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C80[3][A]</td>
<td style=" background: #97FFFF;">CPU/w_loadB_0_s0/O</td>
</tr>
<tr>
<td>9.267</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[3][B]</td>
<td>CPU/wb_DATA_0_s4/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[3][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_0_s4/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td>CPU/e_rs2_0_s3/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][B]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s3/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C82[3][A]</td>
<td>CPU/e_rs2_0_s1/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C82[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_rs2_0_s1/F</td>
</tr>
<tr>
<td>13.395</td>
<td>1.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C86[2][B]</td>
<td>CPU/e_ALUin2_0_s0/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R18C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin2_0_s0/F</td>
</tr>
<tr>
<td>14.668</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][A]</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>15.616</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[0][B]</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>15.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>15.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][A]</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>15.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[1][B]</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>15.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>15.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][A]</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>15.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C82[2][B]</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C82[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][A]</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[0][B]</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][A]</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[1][B]</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][A]</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C83[2][B]</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>16.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C83[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>16.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>16.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>16.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>16.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>16.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>16.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>16.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>16.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>16.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C84[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>16.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C84[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>16.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>16.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>16.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>16.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C85[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C85[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>16.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>16.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>16.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>16.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>16.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C86[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>17.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C86[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>17.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>17.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C87[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/COUT</td>
</tr>
<tr>
<td>17.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td>CPU/u0/s0/r_add_sub_31_s/CIN</td>
</tr>
<tr>
<td>17.417</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C87[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.427</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td>CPU/n309_s15/I3</td>
</tr>
<tr>
<td>17.948</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C87[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s15/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td>CPU/n309_s8/I2</td>
</tr>
<tr>
<td>18.558</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C85[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s8/F</td>
</tr>
<tr>
<td>19.563</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td>CPU/n309_s5/I1</td>
</tr>
<tr>
<td>19.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C83[1][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s5/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[3][B]</td>
<td>CPU/n309_s2/I2</td>
</tr>
<tr>
<td>20.751</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C81[3][B]</td>
<td style=" background: #97FFFF;">CPU/n309_s2/F</td>
</tr>
<tr>
<td>22.141</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>CPU/n1604_s2/I2</td>
</tr>
<tr>
<td>22.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>4097</td>
<td>R27C74[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s2/F</td>
</tr>
<tr>
<td>29.127</td>
<td>6.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C73[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_744_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C73[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_744_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.600</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C73[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_744_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.736, 21.628%; route: 18.565, 69.997%; tC2Q: 2.221, 8.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>UART/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>UART/cnt_4_s5/I2</td>
</tr>
<tr>
<td>1.684</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">UART/cnt_4_s5/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>UART/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>UART/cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>UART/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>UART/cnt_3_s5/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">UART/cnt_3_s5/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>UART/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>UART/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>UART/n23_s4/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">UART/n23_s4/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>UART/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>UART/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>UART/n20_s4/I2</td>
</tr>
<tr>
<td>1.684</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">UART/n20_s4/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>UART/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>UART/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td>CPU/instret_0_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C82[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_0_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td>CPU/n2166_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2166_s2/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C82[0][A]</td>
<td>CPU/instret_0_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C82[0][A]</td>
<td>CPU/instret_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_CSR_RES_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[0][A]</td>
<td>CPU/em_IR_27_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R7C87[0][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_27_s0/Q</td>
</tr>
<tr>
<td>1.604</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td>CPU/n2083_s5/S0</td>
</tr>
<tr>
<td>1.705</td>
<td>0.101</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2083_s5/O</td>
</tr>
<tr>
<td>1.708</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" font-weight:bold;">CPU/mw_CSR_RES_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td>CPU/mw_CSR_RES_12_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C87[2][A]</td>
<td>CPU/mw_CSR_RES_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 31.269%; route: 0.081, 25.077%; tC2Q: 0.141, 43.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_CSR_RES_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[0][A]</td>
<td>CPU/em_IR_27_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R7C87[0][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_27_s0/Q</td>
</tr>
<tr>
<td>1.604</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C87[3][A]</td>
<td>CPU/n2081_s5/S0</td>
</tr>
<tr>
<td>1.705</td>
<td>0.101</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2081_s5/O</td>
</tr>
<tr>
<td>1.708</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[3][A]</td>
<td style=" font-weight:bold;">CPU/mw_CSR_RES_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[3][A]</td>
<td>CPU/mw_CSR_RES_14_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C87[3][A]</td>
<td>CPU/mw_CSR_RES_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 31.269%; route: 0.081, 25.077%; tC2Q: 0.141, 43.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_CSR_RES_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[0][A]</td>
<td>CPU/em_IR_27_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R7C87[0][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_27_s0/Q</td>
</tr>
<tr>
<td>1.604</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C87[1][A]</td>
<td>CPU/n2076_s5/S0</td>
</tr>
<tr>
<td>1.705</td>
<td>0.101</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[1][A]</td>
<td style=" background: #97FFFF;">CPU/n2076_s5/O</td>
</tr>
<tr>
<td>1.708</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[1][A]</td>
<td style=" font-weight:bold;">CPU/mw_CSR_RES_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[1][A]</td>
<td>CPU/mw_CSR_RES_19_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C87[1][A]</td>
<td>CPU/mw_CSR_RES_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 31.269%; route: 0.081, 25.077%; tC2Q: 0.141, 43.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>UART/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">UART/cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>UART/cnt_6_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">UART/cnt_6_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">UART/cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>UART/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>UART/cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C84[2][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C84[2][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C84[2][A]</td>
<td>CPU/n2360_s2/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C84[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2360_s2/F</td>
</tr>
<tr>
<td>1.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C84[2][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C84[2][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C84[2][A]</td>
<td>CPU/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C85[0][B]</td>
<td>CPU/em_IR_14_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C85[0][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_14_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C85[0][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C85[0][A]</td>
<td>CPU/mw_IR_14_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C85[0][A]</td>
<td>CPU/mw_IR_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C80[0][B]</td>
<td>CPU/em_IR_19_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C80[0][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_19_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C80[1][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C80[1][A]</td>
<td>CPU/mw_IR_19_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C80[1][A]</td>
<td>CPU/mw_IR_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td>CPU/em_IR_23_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_23_s0/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C86[2][B]</td>
<td style=" font-weight:bold;">CPU/mw_IR_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[2][B]</td>
<td>CPU/mw_IR_23_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C86[2][B]</td>
<td>CPU/mw_IR_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C85[0][B]</td>
<td>CPU/em_IR_26_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C85[0][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_26_s0/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C85[2][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C85[2][A]</td>
<td>CPU/mw_IR_26_s0/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C85[2][A]</td>
<td>CPU/mw_IR_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C83[2][B]</td>
<td>CPU/em_IR_31_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C83[2][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_31_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C83[1][B]</td>
<td style=" font-weight:bold;">CPU/mw_IR_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C83[1][B]</td>
<td>CPU/mw_IR_31_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C83[1][B]</td>
<td>CPU/mw_IR_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C84[3][A]</td>
<td>CPU/em_IR_10_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C84[3][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_10_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C84[0][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C84[0][A]</td>
<td>CPU/mw_IR_10_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C84[0][A]</td>
<td>CPU/mw_IR_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[3][A]</td>
<td>CPU/em_IR_13_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C86[3][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_13_s0/Q</td>
</tr>
<tr>
<td>1.732</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>CPU/mw_IR_13_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C86[0][A]</td>
<td>CPU/mw_IR_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C80[2][B]</td>
<td>CPU/fd_PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C80[2][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_0_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C80[1][B]</td>
<td style=" font-weight:bold;">CPU/de_PC_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C80[1][B]</td>
<td>CPU/de_PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C80[1][B]</td>
<td>CPU/de_PC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>UART/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">UART/cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>UART/cnt_0_s4/I2</td>
</tr>
<tr>
<td>1.750</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">UART/cnt_0_s4/F</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">UART/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>UART/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>UART/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td>CPU/fd_PC_2_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C72[1][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_2_s0/Q</td>
</tr>
<tr>
<td>1.735</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C72[1][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[1][A]</td>
<td>CPU/de_PC_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C72[1][A]</td>
<td>CPU/de_PC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C74[0][B]</td>
<td>CPU/fd_PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R24C74[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_5_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td>CPU/de_PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C74[0][A]</td>
<td>CPU/de_PC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C74[2][B]</td>
<td>CPU/fd_PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R24C74[2][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_6_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C74[2][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C74[2][A]</td>
<td>CPU/de_PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C74[2][A]</td>
<td>CPU/de_PC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 61.789%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C75[0][B]</td>
<td>CPU/fd_PC_9_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R20C75[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_9_s0/Q</td>
</tr>
<tr>
<td>1.781</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C75[0][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C75[0][A]</td>
<td>CPU/de_PC_9_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C75[0][A]</td>
<td>CPU/de_PC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 63.566%; tC2Q: 0.141, 36.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_RES_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_RES_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C83[2][A]</td>
<td>CPU/em_RES_18_s0/CLK</td>
</tr>
<tr>
<td>1.514</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C83[2][A]</td>
<td style=" font-weight:bold;">CPU/em_RES_18_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C84[0][A]</td>
<td style=" font-weight:bold;">CPU/mw_RES_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C84[0][A]</td>
<td>CPU/mw_RES_18_s0/CLK</td>
</tr>
<tr>
<td>1.387</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C84[0][A]</td>
<td>CPU/mw_RES_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/de_IR_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/em_IR_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C87[1][A]</td>
<td>CPU/de_IR_27_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C87[1][A]</td>
<td style=" font-weight:bold;">CPU/de_IR_27_s0/Q</td>
</tr>
<tr>
<td>1.767</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[0][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4691</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[0][A]</td>
<td>CPU/em_IR_27_s0/CLK</td>
</tr>
<tr>
<td>1.398</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C87[0][A]</td>
<td>CPU/em_IR_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/BHT_BHT_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/BHT_BHT_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/BHT_BHT_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/reg_file_reg_file_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/reg_file_reg_file_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/reg_file_reg_file_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_0_RAM_0_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_0_RAM_0_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_0_RAM_0_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_1_RAM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_1_RAM_1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_1_RAM_1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_1_RAM_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_1_RAM_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_1_RAM_1_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_2_RAM_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_2_RAM_2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_2_RAM_2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_2_RAM_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_2_RAM_2_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_2_RAM_2_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/ROM_ROM_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/ROM_ROM_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/ROM_ROM_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/ROM_ROM_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4691</td>
<td>CLK_d</td>
<td>-16.569</td>
<td>1.985</td>
</tr>
<tr>
<td>4099</td>
<td>de_PC[2]</td>
<td>-10.456</td>
<td>9.556</td>
</tr>
<tr>
<td>4099</td>
<td>de_PC[3]</td>
<td>-6.633</td>
<td>8.004</td>
</tr>
<tr>
<td>4099</td>
<td>de_PC[4]</td>
<td>-12.021</td>
<td>7.301</td>
</tr>
<tr>
<td>4097</td>
<td>n1604_7</td>
<td>-16.569</td>
<td>6.780</td>
</tr>
<tr>
<td>2051</td>
<td>fd_PC[13]</td>
<td>-15.333</td>
<td>6.700</td>
</tr>
<tr>
<td>1027</td>
<td>fd_PC[12]</td>
<td>-14.697</td>
<td>8.189</td>
</tr>
<tr>
<td>515</td>
<td>fd_PC[11]</td>
<td>-14.933</td>
<td>8.894</td>
</tr>
<tr>
<td>515</td>
<td>de_PC[5]</td>
<td>-8.216</td>
<td>7.869</td>
</tr>
<tr>
<td>515</td>
<td>de_PC[6]</td>
<td>-7.699</td>
<td>7.846</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C33</td>
<td>68.06%</td>
</tr>
<tr>
<td>R27C74</td>
<td>66.67%</td>
</tr>
<tr>
<td>R12C81</td>
<td>65.28%</td>
</tr>
<tr>
<td>R17C41</td>
<td>63.89%</td>
</tr>
<tr>
<td>R32C49</td>
<td>63.89%</td>
</tr>
<tr>
<td>R12C56</td>
<td>62.50%</td>
</tr>
<tr>
<td>R21C84</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C84</td>
<td>62.50%</td>
</tr>
<tr>
<td>R8C52</td>
<td>62.50%</td>
</tr>
<tr>
<td>R14C31</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
