{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743029583422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:53:03 2025 " "Processing started: Wed Mar 26 17:53:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743029583422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743029583422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743029583423 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743029584180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743029584935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743029584936 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1743029584958 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1743029584958 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1743029587552 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743029588100 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743029588131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743029609601 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743029609601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.108 " "Worst-case setup slack is -26.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.108         -485757.182 iCLK  " "  -26.108         -485757.182 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029609605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 iCLK  " "    0.401               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029609822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743029609830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743029609838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029609867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029609867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.108 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.108" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029611805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -26.108 (VIOLATED) " "Path #1: Setup slack is -26.108 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q " "     3.327      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:2:dffi\|s_Q\|q " "     3.327      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:2:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.674      0.347 FF    IC  s_IMemAddr\[2\]~6\|datad " "     3.674      0.347 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.125 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     3.799      0.125 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.956      2.157 FF    IC  IMem\|ram~42616\|datab " "     5.956      2.157 FF    IC  IMem\|ram~42616\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.379      0.423 FR  CELL  IMem\|ram~42616\|combout " "     6.379      0.423 FR  CELL  IMem\|ram~42616\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.582      0.203 RR    IC  IMem\|ram~42617\|datad " "     6.582      0.203 RR    IC  IMem\|ram~42617\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.737      0.155 RR  CELL  IMem\|ram~42617\|combout " "     6.737      0.155 RR  CELL  IMem\|ram~42617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.481      0.744 RR    IC  IMem\|ram~42620\|datac " "     7.481      0.744 RR    IC  IMem\|ram~42620\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.768      0.287 RR  CELL  IMem\|ram~42620\|combout " "     7.768      0.287 RR  CELL  IMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.246      2.478 RR    IC  IMem\|ram~42623\|datab " "    10.246      2.478 RR    IC  IMem\|ram~42623\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.624      0.378 RF  CELL  IMem\|ram~42623\|combout " "    10.624      0.378 RF  CELL  IMem\|ram~42623\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.859      0.235 FF    IC  IMem\|ram~42655\|datac " "    10.859      0.235 FF    IC  IMem\|ram~42655\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.139      0.280 FF  CELL  IMem\|ram~42655\|combout " "    11.139      0.280 FF  CELL  IMem\|ram~42655\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.372      0.233 FF    IC  IMem\|ram~42656\|datac " "    11.372      0.233 FF    IC  IMem\|ram~42656\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.653      0.281 FF  CELL  IMem\|ram~42656\|combout " "    11.653      0.281 FF  CELL  IMem\|ram~42656\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.289      1.636 FF    IC  IMem\|ram~42699\|datac " "    13.289      1.636 FF    IC  IMem\|ram~42699\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.570      0.281 FF  CELL  IMem\|ram~42699\|combout " "    13.570      0.281 FF  CELL  IMem\|ram~42699\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.795      0.225 FF    IC  IMem\|ram~42870\|datad " "    13.795      0.225 FF    IC  IMem\|ram~42870\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.920      0.125 FF  CELL  IMem\|ram~42870\|combout " "    13.920      0.125 FF  CELL  IMem\|ram~42870\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.155      0.235 FF    IC  IMem\|ram~43041\|datac " "    14.155      0.235 FF    IC  IMem\|ram~43041\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.436      0.281 FF  CELL  IMem\|ram~43041\|combout " "    14.436      0.281 FF  CELL  IMem\|ram~43041\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.239      0.803 FF    IC  MainRegister\|g_mux1\|Mux17~12\|datad " "    15.239      0.803 FF    IC  MainRegister\|g_mux1\|Mux17~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.389      0.150 FR  CELL  MainRegister\|g_mux1\|Mux17~12\|combout " "    15.389      0.150 FR  CELL  MainRegister\|g_mux1\|Mux17~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.593      0.204 RR    IC  MainRegister\|g_mux1\|Mux17~13\|datad " "    15.593      0.204 RR    IC  MainRegister\|g_mux1\|Mux17~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.748      0.155 RR  CELL  MainRegister\|g_mux1\|Mux17~13\|combout " "    15.748      0.155 RR  CELL  MainRegister\|g_mux1\|Mux17~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.559      5.811 RR    IC  MainRegister\|g_mux1\|Mux17~14\|datad " "    21.559      5.811 RR    IC  MainRegister\|g_mux1\|Mux17~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.714      0.155 RR  CELL  MainRegister\|g_mux1\|Mux17~14\|combout " "    21.714      0.155 RR  CELL  MainRegister\|g_mux1\|Mux17~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.917      0.203 RR    IC  MainRegister\|g_mux1\|Mux17~15\|datad " "    21.917      0.203 RR    IC  MainRegister\|g_mux1\|Mux17~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.056      0.139 RF  CELL  MainRegister\|g_mux1\|Mux17~15\|combout " "    22.056      0.139 RF  CELL  MainRegister\|g_mux1\|Mux17~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.323      0.267 FF    IC  MainRegister\|g_mux1\|Mux17~16\|datab " "    22.323      0.267 FF    IC  MainRegister\|g_mux1\|Mux17~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.748      0.425 FF  CELL  MainRegister\|g_mux1\|Mux17~16\|combout " "    22.748      0.425 FF  CELL  MainRegister\|g_mux1\|Mux17~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.975      0.227 FF    IC  MainRegister\|g_mux1\|Mux17~19\|datad " "    22.975      0.227 FF    IC  MainRegister\|g_mux1\|Mux17~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.125      0.150 FR  CELL  MainRegister\|g_mux1\|Mux17~19\|combout " "    23.125      0.150 FR  CELL  MainRegister\|g_mux1\|Mux17~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.114      0.989 RR    IC  MainALU\|g_shifter\|ShiftRight1~44\|datac " "    24.114      0.989 RR    IC  MainALU\|g_shifter\|ShiftRight1~44\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.401      0.287 RR  CELL  MainALU\|g_shifter\|ShiftRight1~44\|combout " "    24.401      0.287 RR  CELL  MainALU\|g_shifter\|ShiftRight1~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.636      0.235 RR    IC  MainALU\|g_shifter\|ShiftRight1~46\|datab " "    24.636      0.235 RR    IC  MainALU\|g_shifter\|ShiftRight1~46\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.054      0.418 RR  CELL  MainALU\|g_shifter\|ShiftRight1~46\|combout " "    25.054      0.418 RR  CELL  MainALU\|g_shifter\|ShiftRight1~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.315      0.261 RR    IC  MainALU\|g_shifter\|ShiftRight1~50\|datad " "    25.315      0.261 RR    IC  MainALU\|g_shifter\|ShiftRight1~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.470      0.155 RR  CELL  MainALU\|g_shifter\|ShiftRight1~50\|combout " "    25.470      0.155 RR  CELL  MainALU\|g_shifter\|ShiftRight1~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.323      0.853 RR    IC  MainALU\|g_bigmux\|Mux23~0\|datac " "    26.323      0.853 RR    IC  MainALU\|g_bigmux\|Mux23~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.593      0.270 RF  CELL  MainALU\|g_bigmux\|Mux23~0\|combout " "    26.593      0.270 RF  CELL  MainALU\|g_bigmux\|Mux23~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.219      0.626 FF    IC  MainALU\|g_bigmux\|Mux23~1\|dataa " "    27.219      0.626 FF    IC  MainALU\|g_bigmux\|Mux23~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.643      0.424 FF  CELL  MainALU\|g_bigmux\|Mux23~1\|combout " "    27.643      0.424 FF  CELL  MainALU\|g_bigmux\|Mux23~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.909      0.266 FF    IC  MainALU\|g_bigmux\|Mux23~2\|datab " "    27.909      0.266 FF    IC  MainALU\|g_bigmux\|Mux23~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.332      0.423 FR  CELL  MainALU\|g_bigmux\|Mux23~2\|combout " "    28.332      0.423 FR  CELL  MainALU\|g_bigmux\|Mux23~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.982      0.650 RR    IC  MainALU\|g_bigmux\|Mux23~3\|datad " "    28.982      0.650 RR    IC  MainALU\|g_bigmux\|Mux23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.137      0.155 RR  CELL  MainALU\|g_bigmux\|Mux23~3\|combout " "    29.137      0.155 RR  CELL  MainALU\|g_bigmux\|Mux23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.342      0.205 RR    IC  MainALU\|g_bigmux\|Mux23~4\|datad " "    29.342      0.205 RR    IC  MainALU\|g_bigmux\|Mux23~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.497      0.155 RR  CELL  MainALU\|g_bigmux\|Mux23~4\|combout " "    29.497      0.155 RR  CELL  MainALU\|g_bigmux\|Mux23~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.699      0.202 RR    IC  MainALU\|g_bigmux\|Mux23~5\|datad " "    29.699      0.202 RR    IC  MainALU\|g_bigmux\|Mux23~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.854      0.155 RR  CELL  MainALU\|g_bigmux\|Mux23~5\|combout " "    29.854      0.155 RR  CELL  MainALU\|g_bigmux\|Mux23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.057      0.203 RR    IC  MainALU\|g_bigmux\|Mux23~6\|datad " "    30.057      0.203 RR    IC  MainALU\|g_bigmux\|Mux23~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.196      0.139 RF  CELL  MainALU\|g_bigmux\|Mux23~6\|combout " "    30.196      0.139 RF  CELL  MainALU\|g_bigmux\|Mux23~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.425      0.229 FF    IC  MainALU\|g_bigmux\|Mux23~7\|datad " "    30.425      0.229 FF    IC  MainALU\|g_bigmux\|Mux23~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.550      0.125 FF  CELL  MainALU\|g_bigmux\|Mux23~7\|combout " "    30.550      0.125 FF  CELL  MainALU\|g_bigmux\|Mux23~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.679      2.129 FF    IC  DMem\|ram~36401\|datab " "    32.679      2.129 FF    IC  DMem\|ram~36401\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.104      0.425 FF  CELL  DMem\|ram~36401\|combout " "    33.104      0.425 FF  CELL  DMem\|ram~36401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.330      0.226 FF    IC  DMem\|ram~36402\|datad " "    33.330      0.226 FF    IC  DMem\|ram~36402\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.480      0.150 FR  CELL  DMem\|ram~36402\|combout " "    33.480      0.150 FR  CELL  DMem\|ram~36402\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.477      6.997 RR    IC  DMem\|ram~36410\|datad " "    40.477      6.997 RR    IC  DMem\|ram~36410\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.632      0.155 RR  CELL  DMem\|ram~36410\|combout " "    40.632      0.155 RR  CELL  DMem\|ram~36410\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.864      0.232 RR    IC  DMem\|ram~36421\|datab " "    40.864      0.232 RR    IC  DMem\|ram~36421\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.266      0.402 RR  CELL  DMem\|ram~36421\|combout " "    41.266      0.402 RR  CELL  DMem\|ram~36421\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.469      0.203 RR    IC  DMem\|ram~36432\|datad " "    41.469      0.203 RR    IC  DMem\|ram~36432\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.608      0.139 RF  CELL  DMem\|ram~36432\|combout " "    41.608      0.139 RF  CELL  DMem\|ram~36432\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.876      0.268 FF    IC  DMem\|ram~36560\|datab " "    41.876      0.268 FF    IC  DMem\|ram~36560\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.301      0.425 FF  CELL  DMem\|ram~36560\|combout " "    42.301      0.425 FF  CELL  DMem\|ram~36560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.857      1.556 FF    IC  DMem\|ram~36731\|datad " "    43.857      1.556 FF    IC  DMem\|ram~36731\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.982      0.125 FF  CELL  DMem\|ram~36731\|combout " "    43.982      0.125 FF  CELL  DMem\|ram~36731\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.211      0.229 FF    IC  DMem\|ram~36902\|datad " "    44.211      0.229 FF    IC  DMem\|ram~36902\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.361      0.150 FR  CELL  DMem\|ram~36902\|combout " "    44.361      0.150 FR  CELL  DMem\|ram~36902\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.763      0.402 RR    IC  lbModule\|Mux0~1\|datac " "    44.763      0.402 RR    IC  lbModule\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.050      0.287 RR  CELL  lbModule\|Mux0~1\|combout " "    45.050      0.287 RR  CELL  lbModule\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.450      0.400 RR    IC  dataSelMux\|Mux1~1\|datad " "    45.450      0.400 RR    IC  dataSelMux\|Mux1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.605      0.155 RR  CELL  dataSelMux\|Mux1~1\|combout " "    45.605      0.155 RR  CELL  dataSelMux\|Mux1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.141      1.536 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|datad " "    47.141      1.536 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.296      0.155 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|combout " "    47.296      0.155 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.122      1.826 RR    IC  MainRegister\|\\g_reg:31:g_regOther:g_regi\|\\NBit_DFF:18:dffi\|s_Q\|asdata " "    49.122      1.826 RR    IC  MainRegister\|\\g_reg:31:g_regOther:g_regi\|\\NBit_DFF:18:dffi\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.528      0.406 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "    49.528      0.406 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.414      3.414  R        clock network delay " "    23.414      3.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.422      0.008           clock pessimism removed " "    23.422      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.402     -0.020           clock uncertainty " "    23.402     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.420      0.018     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "    23.420      0.018     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    49.528 " "Data Arrival Time  :    49.528" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.420 " "Data Required Time :    23.420" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -26.108 (VIOLATED) " "Slack              :   -26.108 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029611806 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029611806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029612057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.401  " "Path #1: Hold slack is 0.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000  R        clock network delay " "     3.000      3.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     3.232      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|q " "     3.232      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000 FF    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|datac " "     3.232      0.000 FF    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.361 FF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|combout " "     3.593      0.361 FF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|d " "     3.593      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.076 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     3.669      0.076 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.114      3.114  R        clock network delay " "     3.114      3.114  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082     -0.032           clock pessimism removed " "     3.082     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      0.000           clock uncertainty " "     3.082      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.268      0.186      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     3.268      0.186      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.669 " "Data Arrival Time  :     3.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.268 " "Data Required Time :     3.268" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.401  " "Slack              :     0.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029612057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029612057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743029612059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743029612138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743029615713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743029618088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743029618088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.589 " "Worst-case setup slack is -22.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.589         -394880.475 iCLK  " "  -22.589         -394880.475 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029618092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 iCLK  " "    0.353               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029618298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743029618303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743029618306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.768 " "Worst-case minimum pulse width slack is 9.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 iCLK  " "    9.768               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029618336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029618336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.589 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.589" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620313 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029620313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -22.589 (VIOLATED) " "Path #1: Setup slack is -22.589 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.804      2.804  R        clock network delay " "     2.804      2.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q " "     3.017      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:2:dffi\|s_Q\|q " "     3.017      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:2:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.331      0.314 FF    IC  s_IMemAddr\[2\]~6\|datad " "     3.331      0.314 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.110 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     3.441      0.110 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      1.934 FF    IC  IMem\|ram~42616\|datab " "     5.375      1.934 FF    IC  IMem\|ram~42616\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.752      0.377 FR  CELL  IMem\|ram~42616\|combout " "     5.752      0.377 FR  CELL  IMem\|ram~42616\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.939      0.187 RR    IC  IMem\|ram~42617\|datad " "     5.939      0.187 RR    IC  IMem\|ram~42617\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      0.144 RR  CELL  IMem\|ram~42617\|combout " "     6.083      0.144 RR  CELL  IMem\|ram~42617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.781      0.698 RR    IC  IMem\|ram~42620\|datac " "     6.781      0.698 RR    IC  IMem\|ram~42620\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.046      0.265 RR  CELL  IMem\|ram~42620\|combout " "     7.046      0.265 RR  CELL  IMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.375      2.329 RR    IC  IMem\|ram~42623\|datab " "     9.375      2.329 RR    IC  IMem\|ram~42623\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.756      0.381 RR  CELL  IMem\|ram~42623\|combout " "     9.756      0.381 RR  CELL  IMem\|ram~42623\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.942      0.186 RR    IC  IMem\|ram~42655\|datac " "     9.942      0.186 RR    IC  IMem\|ram~42655\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.207      0.265 RR  CELL  IMem\|ram~42655\|combout " "    10.207      0.265 RR  CELL  IMem\|ram~42655\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.392      0.185 RR    IC  IMem\|ram~42656\|datac " "    10.392      0.185 RR    IC  IMem\|ram~42656\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.657      0.265 RR  CELL  IMem\|ram~42656\|combout " "    10.657      0.265 RR  CELL  IMem\|ram~42656\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.180      1.523 RR    IC  IMem\|ram~42699\|datac " "    12.180      1.523 RR    IC  IMem\|ram~42699\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.445      0.265 RR  CELL  IMem\|ram~42699\|combout " "    12.445      0.265 RR  CELL  IMem\|ram~42699\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.631      0.186 RR    IC  IMem\|ram~42870\|datad " "    12.631      0.186 RR    IC  IMem\|ram~42870\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.775      0.144 RR  CELL  IMem\|ram~42870\|combout " "    12.775      0.144 RR  CELL  IMem\|ram~42870\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.961      0.186 RR    IC  IMem\|ram~43041\|datac " "    12.961      0.186 RR    IC  IMem\|ram~43041\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.226      0.265 RR  CELL  IMem\|ram~43041\|combout " "    13.226      0.265 RR  CELL  IMem\|ram~43041\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.957      0.731 RR    IC  MainRegister\|g_mux1\|Mux17~12\|datad " "    13.957      0.731 RR    IC  MainRegister\|g_mux1\|Mux17~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.101      0.144 RR  CELL  MainRegister\|g_mux1\|Mux17~12\|combout " "    14.101      0.144 RR  CELL  MainRegister\|g_mux1\|Mux17~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.289      0.188 RR    IC  MainRegister\|g_mux1\|Mux17~13\|datad " "    14.289      0.188 RR    IC  MainRegister\|g_mux1\|Mux17~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.433      0.144 RR  CELL  MainRegister\|g_mux1\|Mux17~13\|combout " "    14.433      0.144 RR  CELL  MainRegister\|g_mux1\|Mux17~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.855      5.422 RR    IC  MainRegister\|g_mux1\|Mux17~14\|datad " "    19.855      5.422 RR    IC  MainRegister\|g_mux1\|Mux17~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.999      0.144 RR  CELL  MainRegister\|g_mux1\|Mux17~14\|combout " "    19.999      0.144 RR  CELL  MainRegister\|g_mux1\|Mux17~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.186      0.187 RR    IC  MainRegister\|g_mux1\|Mux17~15\|datad " "    20.186      0.187 RR    IC  MainRegister\|g_mux1\|Mux17~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.311      0.125 RF  CELL  MainRegister\|g_mux1\|Mux17~15\|combout " "    20.311      0.125 RF  CELL  MainRegister\|g_mux1\|Mux17~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.553      0.242 FF    IC  MainRegister\|g_mux1\|Mux17~16\|datab " "    20.553      0.242 FF    IC  MainRegister\|g_mux1\|Mux17~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.931      0.378 FF  CELL  MainRegister\|g_mux1\|Mux17~16\|combout " "    20.931      0.378 FF  CELL  MainRegister\|g_mux1\|Mux17~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.137      0.206 FF    IC  MainRegister\|g_mux1\|Mux17~19\|datad " "    21.137      0.206 FF    IC  MainRegister\|g_mux1\|Mux17~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.271      0.134 FR  CELL  MainRegister\|g_mux1\|Mux17~19\|combout " "    21.271      0.134 FR  CELL  MainRegister\|g_mux1\|Mux17~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.196      0.925 RR    IC  MainALU\|g_shifter\|ShiftRight1~44\|datac " "    22.196      0.925 RR    IC  MainALU\|g_shifter\|ShiftRight1~44\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.461      0.265 RR  CELL  MainALU\|g_shifter\|ShiftRight1~44\|combout " "    22.461      0.265 RR  CELL  MainALU\|g_shifter\|ShiftRight1~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.679      0.218 RR    IC  MainALU\|g_shifter\|ShiftRight1~46\|datab " "    22.679      0.218 RR    IC  MainALU\|g_shifter\|ShiftRight1~46\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.060      0.381 RR  CELL  MainALU\|g_shifter\|ShiftRight1~46\|combout " "    23.060      0.381 RR  CELL  MainALU\|g_shifter\|ShiftRight1~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.298      0.238 RR    IC  MainALU\|g_shifter\|ShiftRight1~50\|datad " "    23.298      0.238 RR    IC  MainALU\|g_shifter\|ShiftRight1~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.442      0.144 RR  CELL  MainALU\|g_shifter\|ShiftRight1~50\|combout " "    23.442      0.144 RR  CELL  MainALU\|g_shifter\|ShiftRight1~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.239      0.797 RR    IC  MainALU\|g_bigmux\|Mux23~0\|datac " "    24.239      0.797 RR    IC  MainALU\|g_bigmux\|Mux23~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.484      0.245 RF  CELL  MainALU\|g_bigmux\|Mux23~0\|combout " "    24.484      0.245 RF  CELL  MainALU\|g_bigmux\|Mux23~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.041      0.557 FF    IC  MainALU\|g_bigmux\|Mux23~1\|dataa " "    25.041      0.557 FF    IC  MainALU\|g_bigmux\|Mux23~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.418      0.377 FF  CELL  MainALU\|g_bigmux\|Mux23~1\|combout " "    25.418      0.377 FF  CELL  MainALU\|g_bigmux\|Mux23~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.659      0.241 FF    IC  MainALU\|g_bigmux\|Mux23~2\|datab " "    25.659      0.241 FF    IC  MainALU\|g_bigmux\|Mux23~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.036      0.377 FR  CELL  MainALU\|g_bigmux\|Mux23~2\|combout " "    26.036      0.377 FR  CELL  MainALU\|g_bigmux\|Mux23~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.649      0.613 RR    IC  MainALU\|g_bigmux\|Mux23~3\|datad " "    26.649      0.613 RR    IC  MainALU\|g_bigmux\|Mux23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.793      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~3\|combout " "    26.793      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.982      0.189 RR    IC  MainALU\|g_bigmux\|Mux23~4\|datad " "    26.982      0.189 RR    IC  MainALU\|g_bigmux\|Mux23~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.126      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~4\|combout " "    27.126      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.312      0.186 RR    IC  MainALU\|g_bigmux\|Mux23~5\|datad " "    27.312      0.186 RR    IC  MainALU\|g_bigmux\|Mux23~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.456      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~5\|combout " "    27.456      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.643      0.187 RR    IC  MainALU\|g_bigmux\|Mux23~6\|datad " "    27.643      0.187 RR    IC  MainALU\|g_bigmux\|Mux23~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.787      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~6\|combout " "    27.787      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.976      0.189 RR    IC  MainALU\|g_bigmux\|Mux23~7\|datad " "    27.976      0.189 RR    IC  MainALU\|g_bigmux\|Mux23~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.120      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~7\|combout " "    28.120      0.144 RR  CELL  MainALU\|g_bigmux\|Mux23~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.015      1.895 RR    IC  DMem\|ram~36401\|datab " "    30.015      1.895 RR    IC  DMem\|ram~36401\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.390      0.375 RF  CELL  DMem\|ram~36401\|combout " "    30.390      0.375 RF  CELL  DMem\|ram~36401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.595      0.205 FF    IC  DMem\|ram~36402\|datad " "    30.595      0.205 FF    IC  DMem\|ram~36402\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.729      0.134 FR  CELL  DMem\|ram~36402\|combout " "    30.729      0.134 FR  CELL  DMem\|ram~36402\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.275      6.546 RR    IC  DMem\|ram~36410\|datad " "    37.275      6.546 RR    IC  DMem\|ram~36410\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.419      0.144 RR  CELL  DMem\|ram~36410\|combout " "    37.419      0.144 RR  CELL  DMem\|ram~36410\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.635      0.216 RR    IC  DMem\|ram~36421\|datab " "    37.635      0.216 RR    IC  DMem\|ram~36421\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.004      0.369 RR  CELL  DMem\|ram~36421\|combout " "    38.004      0.369 RR  CELL  DMem\|ram~36421\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.191      0.187 RR    IC  DMem\|ram~36432\|datad " "    38.191      0.187 RR    IC  DMem\|ram~36432\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.335      0.144 RR  CELL  DMem\|ram~36432\|combout " "    38.335      0.144 RR  CELL  DMem\|ram~36432\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.552      0.217 RR    IC  DMem\|ram~36560\|datab " "    38.552      0.217 RR    IC  DMem\|ram~36560\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.916      0.364 RR  CELL  DMem\|ram~36560\|combout " "    38.916      0.364 RR  CELL  DMem\|ram~36560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.382      1.466 RR    IC  DMem\|ram~36731\|datad " "    40.382      1.466 RR    IC  DMem\|ram~36731\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.526      0.144 RR  CELL  DMem\|ram~36731\|combout " "    40.526      0.144 RR  CELL  DMem\|ram~36731\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.715      0.189 RR    IC  DMem\|ram~36902\|datad " "    40.715      0.189 RR    IC  DMem\|ram~36902\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.859      0.144 RR  CELL  DMem\|ram~36902\|combout " "    40.859      0.144 RR  CELL  DMem\|ram~36902\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.238      0.379 RR    IC  lbModule\|Mux0~1\|datac " "    41.238      0.379 RR    IC  lbModule\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.503      0.265 RR  CELL  lbModule\|Mux0~1\|combout " "    41.503      0.265 RR  CELL  lbModule\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.882      0.379 RR    IC  dataSelMux\|Mux1~1\|datad " "    41.882      0.379 RR    IC  dataSelMux\|Mux1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.026      0.144 RR  CELL  dataSelMux\|Mux1~1\|combout " "    42.026      0.144 RR  CELL  dataSelMux\|Mux1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.459      1.433 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|datad " "    43.459      1.433 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.603      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|combout " "    43.603      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.325      1.722 RR    IC  MainRegister\|\\g_reg:31:g_regOther:g_regi\|\\NBit_DFF:18:dffi\|s_Q\|asdata " "    45.325      1.722 RR    IC  MainRegister\|\\g_reg:31:g_regOther:g_regi\|\\NBit_DFF:18:dffi\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.695      0.370 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "    45.695      0.370 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.100      3.100  R        clock network delay " "    23.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.107      0.007           clock pessimism removed " "    23.107      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.087     -0.020           clock uncertainty " "    23.087     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.106      0.019     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "    23.106      0.019     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.695 " "Data Arrival Time  :    45.695" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.106 " "Data Required Time :    23.106" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -22.589 (VIOLATED) " "Slack              :   -22.589 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029620314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029620567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.729      2.729  R        clock network delay " "     2.729      2.729  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     2.942      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|q " "     2.942      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942      0.000 FF    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|datac " "     2.942      0.000 FF    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.319 FF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|combout " "     3.261      0.319 FF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|d " "     3.261      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.065 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     3.326      0.065 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.830      2.830  R        clock network delay " "     2.830      2.830  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.802     -0.028           clock pessimism removed " "     2.802     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.802      0.000           clock uncertainty " "     2.802      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.973      0.171      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     2.973      0.171      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.326 " "Data Arrival Time  :     3.326" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.973 " "Data Required Time :     2.973" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029620568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029620568 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743029620569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743029621864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743029621864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.989 " "Worst-case setup slack is -3.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029621868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029621868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.989           -2984.177 iCLK  " "   -3.989           -2984.177 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029621868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029621868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029622084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029622084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 iCLK  " "    0.180               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029622084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029622084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743029622089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743029622093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029622123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029622123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743029622123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743029622123 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.989 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624051 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029624051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.989 (VIOLATED) " "Path #1: Setup slack is -3.989 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.648      1.648  R        clock network delay " "     1.648      1.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q " "     1.753      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:2:dffi\|s_Q\|q " "     1.753      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:2:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.917      0.164 FF    IC  s_IMemAddr\[2\]~6\|datad " "     1.917      0.164 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.063 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     1.980      0.063 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      1.207 FF    IC  IMem\|ram~42616\|datab " "     3.187      1.207 FF    IC  IMem\|ram~42616\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.398      0.211 FR  CELL  IMem\|ram~42616\|combout " "     3.398      0.211 FR  CELL  IMem\|ram~42616\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.488      0.090 RR    IC  IMem\|ram~42617\|datad " "     3.488      0.090 RR    IC  IMem\|ram~42617\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.554      0.066 RF  CELL  IMem\|ram~42617\|combout " "     3.554      0.066 RF  CELL  IMem\|ram~42617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.966      0.412 FF    IC  IMem\|ram~42620\|datac " "     3.966      0.412 FF    IC  IMem\|ram~42620\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      0.133 FF  CELL  IMem\|ram~42620\|combout " "     4.099      0.133 FF  CELL  IMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.414      1.315 FF    IC  IMem\|ram~42623\|datab " "     5.414      1.315 FF    IC  IMem\|ram~42623\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.207 FF  CELL  IMem\|ram~42623\|combout " "     5.621      0.207 FF  CELL  IMem\|ram~42623\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.734      0.113 FF    IC  IMem\|ram~42655\|datac " "     5.734      0.113 FF    IC  IMem\|ram~42655\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.867      0.133 FF  CELL  IMem\|ram~42655\|combout " "     5.867      0.133 FF  CELL  IMem\|ram~42655\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.978      0.111 FF    IC  IMem\|ram~42656\|datac " "     5.978      0.111 FF    IC  IMem\|ram~42656\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.111      0.133 FF  CELL  IMem\|ram~42656\|combout " "     6.111      0.133 FF  CELL  IMem\|ram~42656\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.018      0.907 FF    IC  IMem\|ram~42699\|datac " "     7.018      0.907 FF    IC  IMem\|ram~42699\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.151      0.133 FF  CELL  IMem\|ram~42699\|combout " "     7.151      0.133 FF  CELL  IMem\|ram~42699\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.257      0.106 FF    IC  IMem\|ram~42870\|datad " "     7.257      0.106 FF    IC  IMem\|ram~42870\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.320      0.063 FF  CELL  IMem\|ram~42870\|combout " "     7.320      0.063 FF  CELL  IMem\|ram~42870\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      0.112 FF    IC  IMem\|ram~43041\|datac " "     7.432      0.112 FF    IC  IMem\|ram~43041\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.565      0.133 FF  CELL  IMem\|ram~43041\|combout " "     7.565      0.133 FF  CELL  IMem\|ram~43041\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.994      0.429 FF    IC  MainRegister\|g_mux1\|Mux17~12\|datad " "     7.994      0.429 FF    IC  MainRegister\|g_mux1\|Mux17~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.057      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~12\|combout " "     8.057      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165      0.108 FF    IC  MainRegister\|g_mux1\|Mux17~13\|datad " "     8.165      0.108 FF    IC  MainRegister\|g_mux1\|Mux17~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.228      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~13\|combout " "     8.228      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.380      3.152 FF    IC  MainRegister\|g_mux1\|Mux17~14\|datad " "    11.380      3.152 FF    IC  MainRegister\|g_mux1\|Mux17~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.443      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~14\|combout " "    11.443      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.549      0.106 FF    IC  MainRegister\|g_mux1\|Mux17~15\|datad " "    11.549      0.106 FF    IC  MainRegister\|g_mux1\|Mux17~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.612      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~15\|combout " "    11.612      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.743      0.131 FF    IC  MainRegister\|g_mux1\|Mux17~16\|datab " "    11.743      0.131 FF    IC  MainRegister\|g_mux1\|Mux17~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.950      0.207 FF  CELL  MainRegister\|g_mux1\|Mux17~16\|combout " "    11.950      0.207 FF  CELL  MainRegister\|g_mux1\|Mux17~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.056      0.106 FF    IC  MainRegister\|g_mux1\|Mux17~19\|datad " "    12.056      0.106 FF    IC  MainRegister\|g_mux1\|Mux17~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.119      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~19\|combout " "    12.119      0.063 FF  CELL  MainRegister\|g_mux1\|Mux17~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.514 FF    IC  MainALU\|g_shifter\|ShiftRight1~44\|datac " "    12.633      0.514 FF    IC  MainALU\|g_shifter\|ShiftRight1~44\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.133 FF  CELL  MainALU\|g_shifter\|ShiftRight1~44\|combout " "    12.766      0.133 FF  CELL  MainALU\|g_shifter\|ShiftRight1~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.897      0.131 FF    IC  MainALU\|g_shifter\|ShiftRight1~46\|datab " "    12.897      0.131 FF    IC  MainALU\|g_shifter\|ShiftRight1~46\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.089      0.192 FF  CELL  MainALU\|g_shifter\|ShiftRight1~46\|combout " "    13.089      0.192 FF  CELL  MainALU\|g_shifter\|ShiftRight1~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.230      0.141 FF    IC  MainALU\|g_shifter\|ShiftRight1~50\|datad " "    13.230      0.141 FF    IC  MainALU\|g_shifter\|ShiftRight1~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.293      0.063 FF  CELL  MainALU\|g_shifter\|ShiftRight1~50\|combout " "    13.293      0.063 FF  CELL  MainALU\|g_shifter\|ShiftRight1~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.771      0.478 FF    IC  MainALU\|g_bigmux\|Mux23~0\|datac " "    13.771      0.478 FF    IC  MainALU\|g_bigmux\|Mux23~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.890      0.119 FR  CELL  MainALU\|g_bigmux\|Mux23~0\|combout " "    13.890      0.119 FR  CELL  MainALU\|g_bigmux\|Mux23~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.167      0.277 RR    IC  MainALU\|g_bigmux\|Mux23~1\|dataa " "    14.167      0.277 RR    IC  MainALU\|g_bigmux\|Mux23~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.355      0.188 RR  CELL  MainALU\|g_bigmux\|Mux23~1\|combout " "    14.355      0.188 RR  CELL  MainALU\|g_bigmux\|Mux23~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.456      0.101 RR    IC  MainALU\|g_bigmux\|Mux23~2\|datab " "    14.456      0.101 RR    IC  MainALU\|g_bigmux\|Mux23~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.661      0.205 RF  CELL  MainALU\|g_bigmux\|Mux23~2\|combout " "    14.661      0.205 RF  CELL  MainALU\|g_bigmux\|Mux23~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.988      0.327 FF    IC  MainALU\|g_bigmux\|Mux23~3\|datad " "    14.988      0.327 FF    IC  MainALU\|g_bigmux\|Mux23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.051      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~3\|combout " "    15.051      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.159      0.108 FF    IC  MainALU\|g_bigmux\|Mux23~4\|datad " "    15.159      0.108 FF    IC  MainALU\|g_bigmux\|Mux23~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.222      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~4\|combout " "    15.222      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.328      0.106 FF    IC  MainALU\|g_bigmux\|Mux23~5\|datad " "    15.328      0.106 FF    IC  MainALU\|g_bigmux\|Mux23~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.391      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~5\|combout " "    15.391      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.499      0.108 FF    IC  MainALU\|g_bigmux\|Mux23~6\|datad " "    15.499      0.108 FF    IC  MainALU\|g_bigmux\|Mux23~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.562      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~6\|combout " "    15.562      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.671      0.109 FF    IC  MainALU\|g_bigmux\|Mux23~7\|datad " "    15.671      0.109 FF    IC  MainALU\|g_bigmux\|Mux23~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.734      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~7\|combout " "    15.734      0.063 FF  CELL  MainALU\|g_bigmux\|Mux23~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.940      1.206 FF    IC  DMem\|ram~36401\|datab " "    16.940      1.206 FF    IC  DMem\|ram~36401\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.147      0.207 FF  CELL  DMem\|ram~36401\|combout " "    17.147      0.207 FF  CELL  DMem\|ram~36401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.253      0.106 FF    IC  DMem\|ram~36402\|datad " "    17.253      0.106 FF    IC  DMem\|ram~36402\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.316      0.063 FF  CELL  DMem\|ram~36402\|combout " "    17.316      0.063 FF  CELL  DMem\|ram~36402\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.125      3.809 FF    IC  DMem\|ram~36410\|datad " "    21.125      3.809 FF    IC  DMem\|ram~36410\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.188      0.063 FF  CELL  DMem\|ram~36410\|combout " "    21.188      0.063 FF  CELL  DMem\|ram~36410\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.318      0.130 FF    IC  DMem\|ram~36421\|datab " "    21.318      0.130 FF    IC  DMem\|ram~36421\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.495      0.177 FF  CELL  DMem\|ram~36421\|combout " "    21.495      0.177 FF  CELL  DMem\|ram~36421\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.602      0.107 FF    IC  DMem\|ram~36432\|datad " "    21.602      0.107 FF    IC  DMem\|ram~36432\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.665      0.063 FF  CELL  DMem\|ram~36432\|combout " "    21.665      0.063 FF  CELL  DMem\|ram~36432\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.796      0.131 FF    IC  DMem\|ram~36560\|datab " "    21.796      0.131 FF    IC  DMem\|ram~36560\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.003      0.207 FF  CELL  DMem\|ram~36560\|combout " "    22.003      0.207 FF  CELL  DMem\|ram~36560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.847      0.844 FF    IC  DMem\|ram~36731\|datad " "    22.847      0.844 FF    IC  DMem\|ram~36731\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.910      0.063 FF  CELL  DMem\|ram~36731\|combout " "    22.910      0.063 FF  CELL  DMem\|ram~36731\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.020      0.110 FF    IC  DMem\|ram~36902\|datad " "    23.020      0.110 FF    IC  DMem\|ram~36902\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.083      0.063 FF  CELL  DMem\|ram~36902\|combout " "    23.083      0.063 FF  CELL  DMem\|ram~36902\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.287      0.204 FF    IC  lbModule\|Mux0~1\|datac " "    23.287      0.204 FF    IC  lbModule\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.420      0.133 FF  CELL  lbModule\|Mux0~1\|combout " "    23.420      0.133 FF  CELL  lbModule\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.623      0.203 FF    IC  dataSelMux\|Mux1~1\|datad " "    23.623      0.203 FF    IC  dataSelMux\|Mux1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.686      0.063 FF  CELL  dataSelMux\|Mux1~1\|combout " "    23.686      0.063 FF  CELL  dataSelMux\|Mux1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.560      0.874 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|datad " "    24.560      0.874 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.623      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|combout " "    24.623      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:18:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.616      0.993 FF    IC  MainRegister\|\\g_reg:31:g_regOther:g_regi\|\\NBit_DFF:18:dffi\|s_Q\|asdata " "    25.616      0.993 FF    IC  MainRegister\|\\g_reg:31:g_regOther:g_regi\|\\NBit_DFF:18:dffi\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.791      0.175 FF  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "    25.791      0.175 FF  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.810      1.810  R        clock network delay " "    21.810      1.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.815      0.005           clock pessimism removed " "    21.815      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.795     -0.020           clock uncertainty " "    21.795     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802      0.007     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q " "    21.802      0.007     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:31:g_regOther:g_regi\|dffg:\\NBit_DFF:18:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.791 " "Data Arrival Time  :    25.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.802 " "Data Required Time :    21.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.989 (VIOLATED) " "Slack              :    -3.989 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029624052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029624298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.611      1.611  R        clock network delay " "     1.611      1.611  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     1.716      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|q " "     1.716      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.000 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|datac " "     1.716      0.000 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.171 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|combout " "     1.887      0.171 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:29:MUXI\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.000 RR    IC  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|d " "     1.887      0.000 RR    IC  Fetch\|g_pc\|\\NBit_DFF:29:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.918      0.031 RR  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     1.918      0.031 RR  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674      1.674  R        clock network delay " "     1.674      1.674  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.654     -0.020           clock pessimism removed " "     1.654     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.654      0.000           clock uncertainty " "     1.654      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.738      0.084      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q " "     1.738      0.084      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:29:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.918 " "Data Arrival Time  :     1.918" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.738 " "Data Required Time :     1.738" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743029624298 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743029624298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743029650268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743029677877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2951 " "Peak virtual memory: 2951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743029679907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:54:39 2025 " "Processing ended: Wed Mar 26 17:54:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743029679907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743029679907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743029679907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743029679907 ""}
