git clone --depth 1 --no-tags https://github.com/ImtiyazAli1997/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735747996
git clone --depth 1 --no-tags https://github.com/oscc-ip/i2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737429262
git clone --depth 1 --no-tags https://github.com/cimonik/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738496985
git clone --depth 1 --no-tags https://github.com/AliMaher15/UART-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733054693
git clone --depth 1 --no-tags https://github.com/BrinaDancer/MIPS2023PACE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738659631
git clone --depth 1 --no-tags https://github.com/cengizakr/convolution-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735692936
git clone --depth 1 --no-tags https://github.com/flaviens/yosys-b1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747113484
git clone --depth 1 --no-tags https://github.com/simervir/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747893922
git clone --depth 1 --no-tags https://github.com/Ferdziu10/UEC-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748287133
git clone --depth 1 --no-tags https://github.com/PeterDessev/ECEN-2350-Final-Project-SystemVerilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732847201
git clone --depth 1 --no-tags https://github.com/saher-i/MY_SV_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736474346
git clone --depth 1 --no-tags https://github.com/padhu125/Dual-channel-sinusoidal-triangular-sawtooth-square-and-dc-waveform-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737155882
git clone --depth 1 --no-tags https://github.com/hh2150597/CA_Project_7th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737334706
git clone --depth 1 --no-tags https://github.com/HareemArsh/CA-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737306779
git clone --depth 1 --no-tags https://github.com/Shaff234/3-Stage-Pipeline-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737355028
git clone --depth 1 --no-tags https://github.com/Vietngo2748/RAM-in-3-data-type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738352884
git clone --depth 1 --no-tags https://github.com/ChrisAtUW/FPGA_minigame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738748247
git clone --depth 1 --no-tags https://github.com/Ayesha-WEB-DEV/3-stage_pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737328201
git clone --depth 1 --no-tags https://github.com/GaalElbaz/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741133928
git clone --depth 1 --no-tags https://github.com/arruk/MIPS_multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735339451
git clone --depth 1 --no-tags https://github.com/bilibidum/svdarkeden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740626748
git clone --depth 1 --no-tags https://github.com/simran9293/32-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742019354
git clone --depth 1 --no-tags https://github.com/Ianmurph91/distributed_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742465718
git clone --depth 1 --no-tags https://github.com/JackSabine/xentry-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736852792
git clone --depth 1 --no-tags https://github.com/rishabh4749/D_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736727847
git clone --depth 1 --no-tags https://github.com/rishabh4749/Mux_Two_DFFs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742717443
git clone --depth 1 --no-tags https://github.com/xayin212/riscv_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739225738
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/UART16550_TX-RX_LOGIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743095524
git clone --depth 1 --no-tags https://github.com/AliMaher15/spi-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738236193
git clone --depth 1 --no-tags https://github.com/tom21487/reg_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734874112
git clone --depth 1 --no-tags https://github.com/MahantaTalakal/Carry-Look-Ahead-Adder_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743350620
git clone --depth 1 --no-tags https://github.com/attar8/Fifo-module-using-System-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732934432
git clone --depth 1 --no-tags https://github.com/Ammara-Noor/five-stage-pipelined-proc-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734619040
git clone --depth 1 --no-tags https://github.com/mathewwu11/Baccarat-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734587116
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/idma_axis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735716350
git clone --depth 1 --no-tags https://github.com/Gayan0303/oddevenfinder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744980887
git clone --depth 1 --no-tags https://github.com/rishabh4749/Dual_Edge_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745439595
git clone --depth 1 --no-tags https://github.com/dounsnight/CTRL_GATE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744985099
git clone --depth 1 --no-tags https://github.com/Hamzaweb49/seqmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735549186
git clone --depth 1 --no-tags https://github.com/casager/HSCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747351349
git clone --depth 1 --no-tags https://github.com/benjicruz/IEEE-at-UCLA-DAV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745259598
git clone --depth 1 --no-tags https://github.com/attar8/Five-Stage-Mips-Processor-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732618327
git clone --depth 1 --no-tags https://github.com/dreampursuitLX/GWAS-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733785087
git clone --depth 1 --no-tags https://github.com/esynr3z/verilator-uvm-perf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734702339
git clone --depth 1 --no-tags https://github.com/cuongcuong1220/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735222583
git clone --depth 1 --no-tags https://github.com/Katerinalex001/laba_2_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736508999
git clone --depth 1 --no-tags https://github.com/AwaisDar1/Three-Staged-Pipeline-Processor-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735140210
git clone --depth 1 --no-tags https://github.com/gaganng/rtl_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737883779
git clone --depth 1 --no-tags https://github.com/Abdullah7861/Three-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737306504
git clone --depth 1 --no-tags https://github.com/Sanjay4477/32-bit-Vedic-Multiplier-using-Carry-Save-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740099185
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739597466
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/UVM_Verification_of_APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739918575
git clone --depth 1 --no-tags https://github.com/tiagosr/gw2_hdmi_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740725056
git clone --depth 1 --no-tags https://github.com/shohschulz/64-Bit-Pipelined-ARM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740734231
git clone --depth 1 --no-tags https://github.com/MaxCharlington/wasm-future.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741875650
git clone --depth 1 --no-tags https://github.com/BillyScreezo/Gold-transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741911115
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/AHB-UVC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742071197
git clone --depth 1 --no-tags https://github.com/rishabh4749/Multiple_DFFs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736741157
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Synchronous_Reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736746189
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Byte_Enable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736864063
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/UVM_of_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742883776
git clone --depth 1 --no-tags https://github.com/ananya343B/D_flipflop_layeredtb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744118498
git clone --depth 1 --no-tags https://github.com/kietuan/DATKLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741508454
git clone --depth 1 --no-tags https://github.com/Jashanjyot/Hardware-Image_Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745546599
git clone --depth 1 --no-tags https://github.com/ruwayd99/FormalVerification_for_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735432219
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/FIFO_SV_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742897763
git clone --depth 1 --no-tags https://github.com/cdhmanning/FLD119x-src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746520111
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746225374
git clone --depth 1 --no-tags https://github.com/Rubayet13/Fifo_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740477010
git clone --depth 1 --no-tags https://github.com/daisukex/sc-spilite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740277750
git clone --depth 1 --no-tags https://github.com/dav3floyd/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747835448
git clone --depth 1 --no-tags https://github.com/CepbluKot/fpga_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748402220
git clone --depth 1 --no-tags https://github.com/cn9826/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743242949
git clone --depth 1 --no-tags https://github.com/BrunaMatias/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732630039
git clone --depth 1 --no-tags https://github.com/Karthikdhondi/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735268460
git clone --depth 1 --no-tags https://github.com/carlabferreira/ISL-UFMG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737122340
git clone --depth 1 --no-tags https://github.com/dingandrew/hdc_sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743688735
git clone --depth 1 --no-tags https://github.com/henrybliu/bitcoin-hash-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744310326
git clone --depth 1 --no-tags https://github.com/aGhandhii/floating_point_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741767570
git clone --depth 1 --no-tags https://github.com/Teimir/UART_OKBE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745174594
git clone --depth 1 --no-tags https://github.com/vikrantIIITD2024/Elevator-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747550346
git clone --depth 1 --no-tags https://github.com/meiniKi/FazyRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760114130
git clone --depth 1 --no-tags https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758080826
git clone --depth 1 --no-tags https://github.com/MPSU/FPGA_pract.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759820069
git clone --depth 1 --no-tags https://github.com/karimmahmoud22/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753227913
git clone --depth 1 --no-tags https://github.com/pulp-platform/soc_model_rt_analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748601292
git clone --depth 1 --no-tags https://github.com/perlindgren/hippomenes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760322894
git clone --depth 1 --no-tags https://github.com/rolandking/openFPGA-jailbreak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762707315
git clone --depth 1 --no-tags https://github.com/bsc-loca/sauria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754999164
git clone --depth 1 --no-tags https://github.com/RiscV-FPGA/Quinta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765105068
git clone --depth 1 --no-tags https://github.com/ismartsid/VeriRISC-Single_cycle_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749918955
git clone --depth 1 --no-tags https://github.com/vlsi-lab/len5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766539168
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753419033
git clone --depth 1 --no-tags https://github.com/RISC-V-on-FPGA/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765099954
git clone --depth 1 --no-tags https://github.com/The8BitEnthusiast/apple-1-breadboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752305874
git clone --depth 1 --no-tags https://github.com/joaocarvalho00/Basilisk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754842680
git clone --depth 1 --no-tags https://github.com/pesadaum/cademics-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767177373
git clone --depth 1 --no-tags https://github.com/ranzbak/fpga-toccata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749201965
git clone --depth 1 --no-tags https://github.com/NMeghaShree/Design-and-Verification-of-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750445204
