<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Trace_mode.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_processor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_top_processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_top_processor_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_processor_fpga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_processor_fpga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_processor_fpga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_processor_fpga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_processor_fpga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_processor_fpga.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_processor_fpga.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_processor_fpga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_processor_fpga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_processor_fpga.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_processor_fpga_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_processor_fpga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_processor_fpga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_fpga_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_processor_fpga_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_processor_fpga_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_fpga_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525754976" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525754976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525756311" xil_pn:in_ck="8759735820405137427" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525756311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="../ALU.vhd"/>
      <outfile xil_pn:name="../Controller.vhd"/>
      <outfile xil_pn:name="../Decoder.vhd"/>
      <outfile xil_pn:name="../Instructions_ROM.vhd"/>
      <outfile xil_pn:name="../PC.vhd"/>
      <outfile xil_pn:name="../Registers.vhd"/>
      <outfile xil_pn:name="../common.vhd"/>
      <outfile xil_pn:name="../top_processor.vhd"/>
      <outfile xil_pn:name="tb_top_processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525756218" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7658604459907120483" xil_pn:start_ts="1525756218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525756218" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1621974078198638047" xil_pn:start_ts="1525756218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525754976" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9112132183855947083" xil_pn:start_ts="1525754976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1525756311" xil_pn:in_ck="8759735820405137427" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525756311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="../ALU.vhd"/>
      <outfile xil_pn:name="../Controller.vhd"/>
      <outfile xil_pn:name="../Decoder.vhd"/>
      <outfile xil_pn:name="../Instructions_ROM.vhd"/>
      <outfile xil_pn:name="../PC.vhd"/>
      <outfile xil_pn:name="../Registers.vhd"/>
      <outfile xil_pn:name="../common.vhd"/>
      <outfile xil_pn:name="../top_processor.vhd"/>
      <outfile xil_pn:name="tb_top_processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525756319" xil_pn:in_ck="8759735820405137427" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-223591340639199300" xil_pn:start_ts="1525756311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_top_processor_beh.prj"/>
      <outfile xil_pn:name="tb_top_processor_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1525796147" xil_pn:in_ck="-3964006785993776074" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5705536232496851287" xil_pn:start_ts="1525796147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_processor_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1525977233" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525977233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977233" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3543458763645368521" xil_pn:start_ts="1525977233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977233" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-655061642911706126" xil_pn:start_ts="1525977233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977234" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525977233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977234" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6484612876490427065" xil_pn:start_ts="1525977234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977234" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1525977234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977234" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6099332144675379652" xil_pn:start_ts="1525977234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977341" xil_pn:in_ck="3093596448703492226" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8469679469422918993" xil_pn:start_ts="1525977328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_processor_fpga.lso"/>
      <outfile xil_pn:name="top_processor_fpga.ngc"/>
      <outfile xil_pn:name="top_processor_fpga.ngr"/>
      <outfile xil_pn:name="top_processor_fpga.prj"/>
      <outfile xil_pn:name="top_processor_fpga.stx"/>
      <outfile xil_pn:name="top_processor_fpga.syr"/>
      <outfile xil_pn:name="top_processor_fpga.xst"/>
      <outfile xil_pn:name="top_processor_fpga_vhdl.prj"/>
      <outfile xil_pn:name="top_processor_fpga_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525977341" xil_pn:in_ck="-7738419291134064759" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6894126036611167132" xil_pn:start_ts="1525977341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525977349" xil_pn:in_ck="62194785942247134" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1011580568835502079" xil_pn:start_ts="1525977341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_processor_fpga.bld"/>
      <outfile xil_pn:name="top_processor_fpga.ngd"/>
      <outfile xil_pn:name="top_processor_fpga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525979048" xil_pn:in_ck="62194785942247135" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1525979043">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_processor_fpga_map.map"/>
      <outfile xil_pn:name="top_processor_fpga_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
