// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_38_18_s_HH_
#define _exp_38_18_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_mul_42ns_44nspcA.h"
#include "dut_mul_48ns_50nsqcK.h"
#include "dut_mul_50ns_50nsrcU.h"
#include "dut_mac_muladd_3nsc4.h"
#include "exp_38_18_s_f_x_mjbC.h"
#include "exp_38_18_s_f_x_mkbM.h"
#include "exp_38_18_s_f_x_llbW.h"
#include "exp_38_18_s_f_x_mmb6.h"
#include "exp_38_18_s_f_x_mncg.h"
#include "exp_38_18_s_exp_xocq.h"

namespace ap_rtl {

struct exp_38_18_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<38> > x_V;
    sc_out< sc_lv<38> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_38_18_s(sc_module_name name);
    SC_HAS_PROCESS(exp_38_18_s);

    ~exp_38_18_s();

    sc_trace_file* mVcdFile;

    exp_38_18_s_f_x_mjbC* f_x_msb_4_h_table_V_U;
    exp_38_18_s_f_x_mkbM* f_x_msb_4_l_table_V_U;
    exp_38_18_s_f_x_llbW* f_x_lsb_table_V_U;
    exp_38_18_s_f_x_mmb6* f_x_msb_3_table_V_U;
    exp_38_18_s_f_x_mncg* f_x_msb_2_table_V_U;
    exp_38_18_s_exp_xocq* exp_x_msb_1_table_V_U;
    dut_mul_42ns_44nspcA<1,3,42,44,86>* dut_mul_42ns_44nspcA_U862;
    dut_mul_48ns_50nsqcK<1,2,48,50,98>* dut_mul_48ns_50nsqcK_U863;
    dut_mul_50ns_50nsrcU<1,2,50,50,100>* dut_mul_50ns_50nsrcU_U864;
    dut_mac_muladd_3nsc4<1,1,3,4,10,10>* dut_mac_muladd_3nsc4_U865;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > f_x_msb_4_h_table_V_address0;
    sc_signal< sc_logic > f_x_msb_4_h_table_V_ce0;
    sc_signal< sc_lv<6> > f_x_msb_4_h_table_V_q0;
    sc_signal< sc_lv<3> > f_x_msb_4_l_table_V_address0;
    sc_signal< sc_logic > f_x_msb_4_l_table_V_ce0;
    sc_signal< sc_lv<7> > f_x_msb_4_l_table_V_q0;
    sc_signal< sc_lv<4> > f_x_lsb_table_V_address0;
    sc_signal< sc_logic > f_x_lsb_table_V_ce0;
    sc_signal< sc_lv<8> > f_x_lsb_table_V_q0;
    sc_signal< sc_lv<5> > f_x_msb_3_table_V_address0;
    sc_signal< sc_logic > f_x_msb_3_table_V_ce0;
    sc_signal< sc_lv<32> > f_x_msb_3_table_V_q0;
    sc_signal< sc_lv<8> > f_x_msb_2_table_V_address0;
    sc_signal< sc_logic > f_x_msb_2_table_V_ce0;
    sc_signal< sc_lv<46> > f_x_msb_2_table_V_q0;
    sc_signal< sc_lv<8> > exp_x_msb_1_table_V_address0;
    sc_signal< sc_logic > exp_x_msb_1_table_V_ce0;
    sc_signal< sc_lv<50> > exp_x_msb_1_table_V_q0;
    sc_signal< sc_lv<4> > tmp_V_3_fu_276_p3;
    sc_signal< sc_lv<4> > tmp_V_3_reg_1130;
    sc_signal< sc_lv<1> > tmp_fu_306_p3;
    sc_signal< sc_lv<1> > tmp_reg_1135;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_1135_pp0_iter10_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141_pp0_iter1_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141_pp0_iter2_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141_pp0_iter3_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141_pp0_iter4_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141_pp0_iter5_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1141_pp0_iter6_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1146;
    sc_signal< sc_lv<8> > tmp_V_reg_1146_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1146_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1146_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1146_pp0_iter4_reg;
    sc_signal< sc_lv<5> > tmp_V_1_fu_600_p4;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1152;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1152_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1152_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1152_pp0_iter3_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1152_pp0_iter4_reg;
    sc_signal< sc_lv<3> > tmp_V_2_fu_610_p4;
    sc_signal< sc_lv<3> > tmp_V_2_reg_1158;
    sc_signal< sc_lv<4> > trunc_ln612_1_fu_631_p1;
    sc_signal< sc_lv<4> > trunc_ln612_1_reg_1178;
    sc_signal< sc_lv<4> > trunc_ln612_1_reg_1178_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln281_8_fu_706_p2;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln281_8_reg_1188_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_ln281_17_fu_760_p2;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln281_17_reg_1193_pp0_iter10_reg;
    sc_signal< sc_lv<7> > f_x_msb_4_l_V_reg_1198;
    sc_signal< sc_lv<10> > grp_fu_1122_p3;
    sc_signal< sc_lv<10> > exp_x_msb_4_lsb_m_1_s_reg_1203;
    sc_signal< sc_lv<5> > trunc_ln612_2_fu_792_p1;
    sc_signal< sc_lv<5> > trunc_ln612_2_reg_1208;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1213;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1213_pp0_iter2_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1213_pp0_iter3_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1213_pp0_iter4_reg;
    sc_signal< sc_lv<42> > p_Result_37_fu_796_p7;
    sc_signal< sc_lv<42> > p_Result_37_reg_1219;
    sc_signal< sc_lv<42> > p_Result_37_reg_1219_pp0_iter3_reg;
    sc_signal< sc_lv<42> > p_Result_37_reg_1219_pp0_iter4_reg;
    sc_signal< sc_lv<31> > f_x_msb_3_4_lsb_s_V_reg_1234;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_fu_874_p2;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_reg_1244;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_reg_1244_pp0_iter6_reg;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_reg_1244_pp0_iter7_reg;
    sc_signal< sc_lv<9> > ret_V_fu_897_p2;
    sc_signal< sc_lv<9> > ret_V_reg_1250;
    sc_signal< sc_lv<9> > ret_V_reg_1250_pp0_iter6_reg;
    sc_signal< sc_lv<9> > ret_V_reg_1250_pp0_iter7_reg;
    sc_signal< sc_lv<41> > trunc_ln612_3_fu_903_p1;
    sc_signal< sc_lv<41> > trunc_ln612_3_reg_1256;
    sc_signal< sc_lv<41> > trunc_ln612_3_reg_1256_pp0_iter6_reg;
    sc_signal< sc_lv<41> > trunc_ln612_3_reg_1256_pp0_iter7_reg;
    sc_signal< sc_lv<46> > f_x_msb_2_3_4_lsb_s_s_reg_1272;
    sc_signal< sc_lv<50> > exp_x_msb_2_3_4_lsb_s_reg_1282;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1287;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1287_pp0_iter9_reg;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1287_pp0_iter10_reg;
    sc_signal< sc_lv<48> > y_lo_s_V_reg_1303;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln544_fu_620_p1;
    sc_signal< sc_lv<64> > zext_ln544_1_fu_626_p1;
    sc_signal< sc_lv<64> > zext_ln544_2_fu_635_p1;
    sc_signal< sc_lv<64> > zext_ln544_3_fu_840_p1;
    sc_signal< sc_lv<64> > zext_ln544_4_fu_942_p1;
    sc_signal< sc_lv<38> > x_l_V_fu_268_p0;
    sc_signal< sc_lv<38> > trunc_ln703_fu_272_p0;
    sc_signal< sc_lv<1> > trunc_ln703_fu_272_p1;
    sc_signal< sc_lv<38> > p_Result_33_fu_284_p1;
    sc_signal< sc_lv<38> > trunc_ln612_fu_294_p0;
    sc_signal< sc_lv<20> > trunc_ln612_fu_294_p1;
    sc_signal< sc_lv<38> > tmp_fu_306_p1;
    sc_signal< sc_lv<47> > x_l_V_fu_268_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_314_p3;
    sc_signal< sc_lv<1> > p_Result_1_fu_328_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_342_p3;
    sc_signal< sc_lv<1> > p_Result_3_fu_356_p3;
    sc_signal< sc_lv<1> > p_Result_4_fu_370_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_384_p3;
    sc_signal< sc_lv<1> > p_Result_6_fu_398_p3;
    sc_signal< sc_lv<1> > p_Result_7_fu_412_p3;
    sc_signal< sc_lv<1> > p_Result_8_fu_426_p3;
    sc_signal< sc_lv<1> > p_Result_9_fu_440_p3;
    sc_signal< sc_lv<1> > p_Result_s_92_fu_454_p3;
    sc_signal< sc_lv<1> > p_Result_10_fu_468_p3;
    sc_signal< sc_lv<1> > p_Result_11_fu_482_p3;
    sc_signal< sc_lv<1> > p_Result_12_fu_496_p3;
    sc_signal< sc_lv<1> > p_Result_13_fu_510_p3;
    sc_signal< sc_lv<1> > p_Result_14_fu_524_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_538_p3;
    sc_signal< sc_lv<1> > p_Result_16_fu_552_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_566_p3;
    sc_signal< sc_lv<38> > p_Result_18_fu_580_p1;
    sc_signal< sc_lv<38> > tmp_V_fu_590_p1;
    sc_signal< sc_lv<38> > tmp_V_1_fu_600_p1;
    sc_signal< sc_lv<38> > tmp_V_2_fu_610_p1;
    sc_signal< sc_lv<38> > trunc_ln612_1_fu_631_p0;
    sc_signal< sc_lv<5> > p_Result_33_fu_284_p4;
    sc_signal< sc_lv<23> > p_Result_34_fu_298_p3;
    sc_signal< sc_lv<1> > icmp_ln281_1_fu_646_p2;
    sc_signal< sc_lv<1> > icmp_ln281_fu_640_p2;
    sc_signal< sc_lv<1> > xor_ln278_fu_322_p2;
    sc_signal< sc_lv<1> > xor_ln278_1_fu_336_p2;
    sc_signal< sc_lv<1> > xor_ln278_3_fu_364_p2;
    sc_signal< sc_lv<1> > xor_ln278_4_fu_378_p2;
    sc_signal< sc_lv<1> > or_ln281_1_fu_664_p2;
    sc_signal< sc_lv<1> > xor_ln278_2_fu_350_p2;
    sc_signal< sc_lv<1> > or_ln281_2_fu_670_p2;
    sc_signal< sc_lv<1> > or_ln281_fu_658_p2;
    sc_signal< sc_lv<1> > xor_ln278_5_fu_392_p2;
    sc_signal< sc_lv<1> > xor_ln278_6_fu_406_p2;
    sc_signal< sc_lv<1> > xor_ln278_8_fu_434_p2;
    sc_signal< sc_lv<1> > xor_ln278_9_fu_448_p2;
    sc_signal< sc_lv<1> > or_ln281_5_fu_688_p2;
    sc_signal< sc_lv<1> > xor_ln278_7_fu_420_p2;
    sc_signal< sc_lv<1> > or_ln281_6_fu_694_p2;
    sc_signal< sc_lv<1> > or_ln281_4_fu_682_p2;
    sc_signal< sc_lv<1> > or_ln281_7_fu_700_p2;
    sc_signal< sc_lv<1> > or_ln281_3_fu_676_p2;
    sc_signal< sc_lv<1> > xor_ln278_10_fu_462_p2;
    sc_signal< sc_lv<1> > xor_ln278_11_fu_476_p2;
    sc_signal< sc_lv<1> > xor_ln278_13_fu_504_p2;
    sc_signal< sc_lv<1> > xor_ln278_14_fu_518_p2;
    sc_signal< sc_lv<1> > or_ln281_10_fu_718_p2;
    sc_signal< sc_lv<1> > xor_ln278_12_fu_490_p2;
    sc_signal< sc_lv<1> > or_ln281_11_fu_724_p2;
    sc_signal< sc_lv<1> > or_ln281_9_fu_712_p2;
    sc_signal< sc_lv<1> > xor_ln278_15_fu_532_p2;
    sc_signal< sc_lv<1> > xor_ln278_16_fu_546_p2;
    sc_signal< sc_lv<1> > xor_ln278_18_fu_574_p2;
    sc_signal< sc_lv<1> > and_ln281_fu_652_p2;
    sc_signal< sc_lv<1> > or_ln281_14_fu_742_p2;
    sc_signal< sc_lv<1> > xor_ln278_17_fu_560_p2;
    sc_signal< sc_lv<1> > or_ln281_15_fu_748_p2;
    sc_signal< sc_lv<1> > or_ln281_13_fu_736_p2;
    sc_signal< sc_lv<1> > or_ln281_16_fu_754_p2;
    sc_signal< sc_lv<1> > or_ln281_12_fu_730_p2;
    sc_signal< sc_lv<3> > p_Result_22_fu_772_p4;
    sc_signal< sc_lv<44> > p_Result_38_fu_808_p4;
    sc_signal< sc_lv<42> > grp_fu_824_p0;
    sc_signal< sc_lv<44> > grp_fu_824_p1;
    sc_signal< sc_lv<86> > grp_fu_824_p2;
    sc_signal< sc_lv<47> > rhs_V_fu_847_p5;
    sc_signal< sc_lv<43> > zext_ln703_1_fu_844_p1;
    sc_signal< sc_lv<43> > zext_ln703_2_fu_861_p1;
    sc_signal< sc_lv<43> > add_ln703_fu_864_p2;
    sc_signal< sc_lv<48> > zext_ln728_fu_857_p1;
    sc_signal< sc_lv<48> > zext_ln703_3_fu_870_p1;
    sc_signal< sc_lv<5> > p_Result_39_fu_880_p4;
    sc_signal< sc_lv<9> > lhs_V_fu_890_p1;
    sc_signal< sc_lv<9> > rhs_V_1_fu_894_p1;
    sc_signal< sc_lv<50> > p_Result_40_fu_907_p3;
    sc_signal< sc_lv<48> > grp_fu_920_p0;
    sc_signal< sc_lv<50> > grp_fu_920_p1;
    sc_signal< sc_lv<98> > grp_fu_920_p2;
    sc_signal< sc_lv<8> > p_Result_35_fu_926_p3;
    sc_signal< sc_lv<56> > rhs_V_2_fu_950_p4;
    sc_signal< sc_lv<57> > lhs_V_1_fu_947_p1;
    sc_signal< sc_lv<57> > zext_ln728_1_fu_958_p1;
    sc_signal< sc_lv<57> > zext_ln703_7_fu_968_p1;
    sc_signal< sc_lv<57> > ret_V_8_fu_962_p2;
    sc_signal< sc_lv<57> > ret_V_9_fu_971_p2;
    sc_signal< sc_lv<50> > grp_fu_993_p0;
    sc_signal< sc_lv<50> > grp_fu_993_p1;
    sc_signal< sc_lv<100> > grp_fu_993_p2;
    sc_signal< sc_lv<50> > zext_ln703_8_fu_1009_p1;
    sc_signal< sc_lv<50> > y_l_V_fu_1012_p2;
    sc_signal< sc_lv<1> > xor_ln282_fu_1027_p2;
    sc_signal< sc_lv<1> > or_ln281_18_fu_1040_p2;
    sc_signal< sc_lv<46> > select_ln282_fu_1032_p3;
    sc_signal< sc_lv<46> > y_V_fu_1017_p4;
    sc_signal< sc_lv<46> > p_Val2_45_fu_1044_p3;
    sc_signal< sc_lv<2> > tmp_82_fu_1052_p4;
    sc_signal< sc_lv<1> > icmp_ln456_fu_1062_p2;
    sc_signal< sc_lv<1> > tmp_83_fu_1068_p3;
    sc_signal< sc_lv<3> > tmp_84_fu_1082_p4;
    sc_signal< sc_lv<1> > icmp_ln456_1_fu_1092_p2;
    sc_signal< sc_lv<1> > or_ln456_fu_1076_p2;
    sc_signal< sc_lv<1> > or_ln456_1_fu_1098_p2;
    sc_signal< sc_lv<38> > tmp_s_fu_1104_p4;
    sc_signal< sc_lv<3> > grp_fu_1122_p0;
    sc_signal< sc_lv<4> > grp_fu_1122_p1;
    sc_signal< sc_lv<10> > grp_fu_1122_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to10;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<7> > grp_fu_1122_p00;
    sc_signal< sc_lv<7> > grp_fu_1122_p10;
    sc_signal< sc_lv<86> > grp_fu_824_p00;
    sc_signal< sc_lv<86> > grp_fu_824_p10;
    sc_signal< sc_lv<98> > grp_fu_920_p00;
    sc_signal< sc_lv<98> > grp_fu_920_p10;
    sc_signal< sc_lv<100> > grp_fu_993_p00;
    sc_signal< sc_lv<100> > grp_fu_993_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<23> ap_const_lv23_78A013;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<46> ap_const_lv46_3FFFFFFFFFFF;
    static const sc_lv<46> ap_const_lv46_0;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<38> ap_const_lv38_1FFFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_fu_864_p2();
    void thread_and_ln281_fu_652_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to10();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_exp_x_msb_1_table_V_address0();
    void thread_exp_x_msb_1_table_V_ce0();
    void thread_exp_x_msb_3_4_lsb_m_s_fu_874_p2();
    void thread_f_x_lsb_table_V_address0();
    void thread_f_x_lsb_table_V_ce0();
    void thread_f_x_msb_2_table_V_address0();
    void thread_f_x_msb_2_table_V_ce0();
    void thread_f_x_msb_3_table_V_address0();
    void thread_f_x_msb_3_table_V_ce0();
    void thread_f_x_msb_4_h_table_V_address0();
    void thread_f_x_msb_4_h_table_V_ce0();
    void thread_f_x_msb_4_l_table_V_address0();
    void thread_f_x_msb_4_l_table_V_ce0();
    void thread_grp_fu_1122_p0();
    void thread_grp_fu_1122_p00();
    void thread_grp_fu_1122_p1();
    void thread_grp_fu_1122_p10();
    void thread_grp_fu_1122_p2();
    void thread_grp_fu_824_p0();
    void thread_grp_fu_824_p00();
    void thread_grp_fu_824_p1();
    void thread_grp_fu_824_p10();
    void thread_grp_fu_920_p0();
    void thread_grp_fu_920_p00();
    void thread_grp_fu_920_p1();
    void thread_grp_fu_920_p10();
    void thread_grp_fu_993_p0();
    void thread_grp_fu_993_p00();
    void thread_grp_fu_993_p1();
    void thread_grp_fu_993_p10();
    void thread_icmp_ln281_1_fu_646_p2();
    void thread_icmp_ln281_fu_640_p2();
    void thread_icmp_ln456_1_fu_1092_p2();
    void thread_icmp_ln456_fu_1062_p2();
    void thread_lhs_V_1_fu_947_p1();
    void thread_lhs_V_fu_890_p1();
    void thread_or_ln281_10_fu_718_p2();
    void thread_or_ln281_11_fu_724_p2();
    void thread_or_ln281_12_fu_730_p2();
    void thread_or_ln281_13_fu_736_p2();
    void thread_or_ln281_14_fu_742_p2();
    void thread_or_ln281_15_fu_748_p2();
    void thread_or_ln281_16_fu_754_p2();
    void thread_or_ln281_17_fu_760_p2();
    void thread_or_ln281_18_fu_1040_p2();
    void thread_or_ln281_1_fu_664_p2();
    void thread_or_ln281_2_fu_670_p2();
    void thread_or_ln281_3_fu_676_p2();
    void thread_or_ln281_4_fu_682_p2();
    void thread_or_ln281_5_fu_688_p2();
    void thread_or_ln281_6_fu_694_p2();
    void thread_or_ln281_7_fu_700_p2();
    void thread_or_ln281_8_fu_706_p2();
    void thread_or_ln281_9_fu_712_p2();
    void thread_or_ln281_fu_658_p2();
    void thread_or_ln456_1_fu_1098_p2();
    void thread_or_ln456_fu_1076_p2();
    void thread_p_Result_10_fu_468_p3();
    void thread_p_Result_11_fu_482_p3();
    void thread_p_Result_12_fu_496_p3();
    void thread_p_Result_13_fu_510_p3();
    void thread_p_Result_14_fu_524_p3();
    void thread_p_Result_15_fu_538_p3();
    void thread_p_Result_16_fu_552_p3();
    void thread_p_Result_17_fu_566_p3();
    void thread_p_Result_18_fu_580_p1();
    void thread_p_Result_1_fu_328_p3();
    void thread_p_Result_22_fu_772_p4();
    void thread_p_Result_2_fu_342_p3();
    void thread_p_Result_33_fu_284_p1();
    void thread_p_Result_33_fu_284_p4();
    void thread_p_Result_34_fu_298_p3();
    void thread_p_Result_35_fu_926_p3();
    void thread_p_Result_37_fu_796_p7();
    void thread_p_Result_38_fu_808_p4();
    void thread_p_Result_39_fu_880_p4();
    void thread_p_Result_3_fu_356_p3();
    void thread_p_Result_40_fu_907_p3();
    void thread_p_Result_4_fu_370_p3();
    void thread_p_Result_5_fu_384_p3();
    void thread_p_Result_6_fu_398_p3();
    void thread_p_Result_7_fu_412_p3();
    void thread_p_Result_8_fu_426_p3();
    void thread_p_Result_9_fu_440_p3();
    void thread_p_Result_s_92_fu_454_p3();
    void thread_p_Result_s_fu_314_p3();
    void thread_p_Val2_45_fu_1044_p3();
    void thread_ret_V_8_fu_962_p2();
    void thread_ret_V_9_fu_971_p2();
    void thread_ret_V_fu_897_p2();
    void thread_rhs_V_1_fu_894_p1();
    void thread_rhs_V_2_fu_950_p4();
    void thread_rhs_V_fu_847_p5();
    void thread_select_ln282_fu_1032_p3();
    void thread_tmp_82_fu_1052_p4();
    void thread_tmp_83_fu_1068_p3();
    void thread_tmp_84_fu_1082_p4();
    void thread_tmp_V_1_fu_600_p1();
    void thread_tmp_V_1_fu_600_p4();
    void thread_tmp_V_2_fu_610_p1();
    void thread_tmp_V_2_fu_610_p4();
    void thread_tmp_V_3_fu_276_p3();
    void thread_tmp_V_fu_590_p1();
    void thread_tmp_fu_306_p1();
    void thread_tmp_fu_306_p3();
    void thread_tmp_s_fu_1104_p4();
    void thread_trunc_ln612_1_fu_631_p0();
    void thread_trunc_ln612_1_fu_631_p1();
    void thread_trunc_ln612_2_fu_792_p1();
    void thread_trunc_ln612_3_fu_903_p1();
    void thread_trunc_ln612_fu_294_p0();
    void thread_trunc_ln612_fu_294_p1();
    void thread_trunc_ln703_fu_272_p0();
    void thread_trunc_ln703_fu_272_p1();
    void thread_x_l_V_fu_268_p0();
    void thread_x_l_V_fu_268_p1();
    void thread_xor_ln278_10_fu_462_p2();
    void thread_xor_ln278_11_fu_476_p2();
    void thread_xor_ln278_12_fu_490_p2();
    void thread_xor_ln278_13_fu_504_p2();
    void thread_xor_ln278_14_fu_518_p2();
    void thread_xor_ln278_15_fu_532_p2();
    void thread_xor_ln278_16_fu_546_p2();
    void thread_xor_ln278_17_fu_560_p2();
    void thread_xor_ln278_18_fu_574_p2();
    void thread_xor_ln278_1_fu_336_p2();
    void thread_xor_ln278_2_fu_350_p2();
    void thread_xor_ln278_3_fu_364_p2();
    void thread_xor_ln278_4_fu_378_p2();
    void thread_xor_ln278_5_fu_392_p2();
    void thread_xor_ln278_6_fu_406_p2();
    void thread_xor_ln278_7_fu_420_p2();
    void thread_xor_ln278_8_fu_434_p2();
    void thread_xor_ln278_9_fu_448_p2();
    void thread_xor_ln278_fu_322_p2();
    void thread_xor_ln282_fu_1027_p2();
    void thread_y_V_fu_1017_p4();
    void thread_y_l_V_fu_1012_p2();
    void thread_zext_ln544_1_fu_626_p1();
    void thread_zext_ln544_2_fu_635_p1();
    void thread_zext_ln544_3_fu_840_p1();
    void thread_zext_ln544_4_fu_942_p1();
    void thread_zext_ln544_fu_620_p1();
    void thread_zext_ln703_1_fu_844_p1();
    void thread_zext_ln703_2_fu_861_p1();
    void thread_zext_ln703_3_fu_870_p1();
    void thread_zext_ln703_7_fu_968_p1();
    void thread_zext_ln703_8_fu_1009_p1();
    void thread_zext_ln728_1_fu_958_p1();
    void thread_zext_ln728_fu_857_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
