Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 19:29:26 2025
| Host         : DESKTOP-TRASTI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_TOP_timing_summary_routed.rpt -pb RISCV_TOP_timing_summary_routed.pb -rpx RISCV_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCV_TOP
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  333         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (333)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (986)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (333)
--------------------------
 There are 333 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (986)
--------------------------------------------------
 There are 986 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  987          inf        0.000                      0                  987           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           987 Endpoints
Min Delay           987 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Write_backOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.629ns  (logic 3.248ns (22.200%)  route 11.381ns (77.800%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.615     0.884    Instruction_Mem/PC_out[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.063     0.947 r  Instruction_Mem/Write_backOut_OBUF_inst_i_99/O
                         net (fo=256, routed)         4.364     5.311    Program_Counter/instruction_outTop[0]
    SLICE_X20Y15         LUT4 (Prop_lut4_I2_O)        0.164     5.475 r  Program_Counter/Registers[31][30]_i_33/O
                         net (fo=1, routed)           0.568     6.044    Program_Counter/Registers[31][30]_i_33_n_0
    SLICE_X20Y14         LUT3 (Prop_lut3_I1_O)        0.053     6.097 r  Program_Counter/Registers_reg[31][30]_i_14/O
                         net (fo=1, routed)           0.461     6.558    Program_Counter/Registers_reg[31][30]_i_14_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.053     6.611 r  Program_Counter/Registers[31][30]_i_6/O
                         net (fo=19, routed)          1.211     7.822    Program_Counter/read_data1Top[30]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.053     7.875 r  Program_Counter/Registers[31][28]_i_9/O
                         net (fo=9, routed)           1.096     8.971    Program_Counter/Registers[31][28]_i_9_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.053     9.024 r  Program_Counter/Write_backOut_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.775     9.799    Program_Counter/Write_backOut_OBUF_inst_i_18_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.053     9.852 r  Program_Counter/Write_backOut_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.450    10.302    Program_Counter/Write_backOut_OBUF_inst_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I3_O)        0.053    10.355 r  Program_Counter/Write_backOut_OBUF_inst_i_1/O
                         net (fo=12, routed)          1.841    12.195    Write_backOut_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434    14.629 r  Write_backOut_OBUF_inst/O
                         net (fo=0)                   0.000    14.629    Write_backOut
    U16                                                               r  Write_backOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[9][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.744ns  (logic 0.941ns (8.012%)  route 10.803ns (91.988%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.615     0.884    Instruction_Mem/PC_out[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.063     0.947 r  Instruction_Mem/Write_backOut_OBUF_inst_i_99/O
                         net (fo=256, routed)         4.364     5.311    Program_Counter/instruction_outTop[0]
    SLICE_X20Y15         LUT4 (Prop_lut4_I2_O)        0.164     5.475 r  Program_Counter/Registers[31][30]_i_33/O
                         net (fo=1, routed)           0.568     6.044    Program_Counter/Registers[31][30]_i_33_n_0
    SLICE_X20Y14         LUT3 (Prop_lut3_I1_O)        0.053     6.097 r  Program_Counter/Registers_reg[31][30]_i_14/O
                         net (fo=1, routed)           0.461     6.558    Program_Counter/Registers_reg[31][30]_i_14_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.053     6.611 r  Program_Counter/Registers[31][30]_i_6/O
                         net (fo=19, routed)          1.211     7.822    Program_Counter/read_data1Top[30]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.053     7.875 r  Program_Counter/Registers[31][28]_i_9/O
                         net (fo=9, routed)           0.918     8.794    Program_Counter/Registers[31][28]_i_9_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.065     8.859 r  Program_Counter/Registers[31][20]_i_9/O
                         net (fo=1, routed)           0.681     9.540    Program_Counter/Registers[31][20]_i_9_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.168     9.708 r  Program_Counter/Registers[31][20]_i_4/O
                         net (fo=1, routed)           0.568    10.276    Program_Counter/Registers[31][20]_i_4_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.053    10.329 r  Program_Counter/Registers[31][20]_i_1/O
                         net (fo=10, routed)          1.416    11.744    Register_File/D[20]
    SLICE_X4Y13          FDRE                                         r  Register_File/Registers_reg[9][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[27][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.742ns  (logic 0.941ns (8.014%)  route 10.801ns (91.986%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.615     0.884    Instruction_Mem/PC_out[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.063     0.947 r  Instruction_Mem/Write_backOut_OBUF_inst_i_99/O
                         net (fo=256, routed)         4.364     5.311    Program_Counter/instruction_outTop[0]
    SLICE_X20Y15         LUT4 (Prop_lut4_I2_O)        0.164     5.475 r  Program_Counter/Registers[31][30]_i_33/O
                         net (fo=1, routed)           0.568     6.044    Program_Counter/Registers[31][30]_i_33_n_0
    SLICE_X20Y14         LUT3 (Prop_lut3_I1_O)        0.053     6.097 r  Program_Counter/Registers_reg[31][30]_i_14/O
                         net (fo=1, routed)           0.461     6.558    Program_Counter/Registers_reg[31][30]_i_14_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.053     6.611 r  Program_Counter/Registers[31][30]_i_6/O
                         net (fo=19, routed)          1.526     8.137    Program_Counter/read_data1Top[30]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.065     8.202 r  Program_Counter/Registers[31][29]_i_26/O
                         net (fo=4, routed)           0.432     8.634    Program_Counter/Registers[31][29]_i_26_n_0
    SLICE_X16Y7          LUT5 (Prop_lut5_I0_O)        0.168     8.802 r  Program_Counter/Registers[31][13]_i_9/O
                         net (fo=2, routed)           0.580     9.382    Program_Counter/Registers[31][13]_i_9_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I3_O)        0.053     9.435 r  Program_Counter/Registers[31][9]_i_4/O
                         net (fo=1, routed)           0.554     9.989    Program_Counter/Registers[31][9]_i_4_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I4_O)        0.053    10.042 r  Program_Counter/Registers[31][9]_i_1/O
                         net (fo=10, routed)          1.701    11.742    Register_File/D[9]
    SLICE_X6Y4           FDRE                                         r  Register_File/Registers_reg[27][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[31][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.579ns  (logic 0.693ns (5.985%)  route 10.886ns (94.015%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[3]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  Program_Counter/PC_out_reg[3]/Q
                         net (fo=38, routed)          0.762     1.031    Instruction_Mem/PC_out[1]
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.053     1.084 f  Instruction_Mem/Write_backOut_OBUF_inst_i_98/O
                         net (fo=256, routed)         4.720     5.805    Program_Counter/instruction_outTop[1]
    SLICE_X17Y2          LUT3 (Prop_lut3_I2_O)        0.053     5.858 r  Program_Counter/Registers[31][7]_i_31/O
                         net (fo=1, routed)           0.457     6.315    Program_Counter/Registers[31][7]_i_31_n_0
    SLICE_X17Y2          LUT3 (Prop_lut3_I0_O)        0.053     6.368 r  Program_Counter/Registers_reg[31][7]_i_14/O
                         net (fo=1, routed)           0.462     6.830    Program_Counter/Registers_reg[31][7]_i_14_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I3_O)        0.053     6.883 r  Program_Counter/Registers[31][7]_i_5/O
                         net (fo=16, routed)          1.332     8.215    Program_Counter/read_data1Top[7]
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.053     8.268 r  Program_Counter/Registers[31][28]_i_18/O
                         net (fo=3, routed)           0.692     8.960    Program_Counter/Registers[31][28]_i_18_n_0
    SLICE_X9Y9           LUT4 (Prop_lut4_I0_O)        0.053     9.013 r  Program_Counter/Registers[31][12]_i_7/O
                         net (fo=2, routed)           0.687     9.700    Program_Counter/Registers[31][12]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.053     9.753 r  Program_Counter/Registers[31][8]_i_3/O
                         net (fo=1, routed)           0.609    10.362    Program_Counter/Registers[31][8]_i_3_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.053    10.415 r  Program_Counter/Registers[31][8]_i_1/O
                         net (fo=10, routed)          1.164    11.579    Register_File/D[8]
    SLICE_X15Y2          FDRE                                         r  Register_File/Registers_reg[31][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[22][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 0.693ns (6.023%)  route 10.813ns (93.977%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[3]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  Program_Counter/PC_out_reg[3]/Q
                         net (fo=38, routed)          0.762     1.031    Instruction_Mem/PC_out[1]
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.053     1.084 f  Instruction_Mem/Write_backOut_OBUF_inst_i_98/O
                         net (fo=256, routed)         4.720     5.805    Program_Counter/instruction_outTop[1]
    SLICE_X17Y2          LUT3 (Prop_lut3_I2_O)        0.053     5.858 r  Program_Counter/Registers[31][7]_i_31/O
                         net (fo=1, routed)           0.457     6.315    Program_Counter/Registers[31][7]_i_31_n_0
    SLICE_X17Y2          LUT3 (Prop_lut3_I0_O)        0.053     6.368 r  Program_Counter/Registers_reg[31][7]_i_14/O
                         net (fo=1, routed)           0.462     6.830    Program_Counter/Registers_reg[31][7]_i_14_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I3_O)        0.053     6.883 r  Program_Counter/Registers[31][7]_i_5/O
                         net (fo=16, routed)          1.544     8.427    Program_Counter/read_data1Top[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.053     8.480 r  Program_Counter/Registers[31][6]_i_18/O
                         net (fo=2, routed)           0.597     9.077    Program_Counter/Registers[31][6]_i_18_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.053     9.130 r  Program_Counter/Registers[31][6]_i_10/O
                         net (fo=2, routed)           0.620     9.750    Program_Counter/Registers[31][6]_i_10_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.053     9.803 r  Program_Counter/Registers[31][6]_i_4/O
                         net (fo=1, routed)           0.750    10.553    Program_Counter/Registers[31][6]_i_4_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.053    10.606 r  Program_Counter/Registers[31][6]_i_1/O
                         net (fo=11, routed)          0.900    11.506    Register_File/D[6]
    SLICE_X5Y1           FDRE                                         r  Register_File/Registers_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[23][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.504ns  (logic 0.693ns (6.024%)  route 10.811ns (93.976%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[3]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  Program_Counter/PC_out_reg[3]/Q
                         net (fo=38, routed)          0.762     1.031    Instruction_Mem/PC_out[1]
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.053     1.084 f  Instruction_Mem/Write_backOut_OBUF_inst_i_98/O
                         net (fo=256, routed)         4.720     5.805    Program_Counter/instruction_outTop[1]
    SLICE_X17Y2          LUT3 (Prop_lut3_I2_O)        0.053     5.858 r  Program_Counter/Registers[31][7]_i_31/O
                         net (fo=1, routed)           0.457     6.315    Program_Counter/Registers[31][7]_i_31_n_0
    SLICE_X17Y2          LUT3 (Prop_lut3_I0_O)        0.053     6.368 r  Program_Counter/Registers_reg[31][7]_i_14/O
                         net (fo=1, routed)           0.462     6.830    Program_Counter/Registers_reg[31][7]_i_14_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I3_O)        0.053     6.883 r  Program_Counter/Registers[31][7]_i_5/O
                         net (fo=16, routed)          1.544     8.427    Program_Counter/read_data1Top[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.053     8.480 r  Program_Counter/Registers[31][6]_i_18/O
                         net (fo=2, routed)           0.597     9.077    Program_Counter/Registers[31][6]_i_18_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.053     9.130 r  Program_Counter/Registers[31][6]_i_10/O
                         net (fo=2, routed)           0.620     9.750    Program_Counter/Registers[31][6]_i_10_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.053     9.803 r  Program_Counter/Registers[31][6]_i_4/O
                         net (fo=1, routed)           0.750    10.553    Program_Counter/Registers[31][6]_i_4_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.053    10.606 r  Program_Counter/Registers[31][6]_i_1/O
                         net (fo=11, routed)          0.897    11.504    Register_File/D[6]
    SLICE_X5Y2           FDRE                                         r  Register_File/Registers_reg[23][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[19][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.500ns  (logic 0.814ns (7.078%)  route 10.686ns (92.922%))
  Logic Levels:           9  (FDCE=1 LUT3=3 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.615     0.884    Instruction_Mem/PC_out[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.063     0.947 r  Instruction_Mem/Write_backOut_OBUF_inst_i_99/O
                         net (fo=256, routed)         4.248     5.195    Program_Counter/instruction_outTop[0]
    SLICE_X21Y13         LUT3 (Prop_lut3_I0_O)        0.164     5.359 r  Program_Counter/Registers[31][27]_i_31/O
                         net (fo=1, routed)           0.561     5.920    Program_Counter/Registers[31][27]_i_31_n_0
    SLICE_X20Y13         LUT3 (Prop_lut3_I0_O)        0.053     5.973 r  Program_Counter/Registers_reg[31][27]_i_14/O
                         net (fo=1, routed)           0.678     6.652    Program_Counter/Registers_reg[31][27]_i_14_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I3_O)        0.053     6.705 r  Program_Counter/Registers[31][27]_i_5/O
                         net (fo=16, routed)          1.011     7.715    Program_Counter/read_data1Top[27]
    SLICE_X10Y13         LUT6 (Prop_lut6_I1_O)        0.053     7.768 r  Program_Counter/Registers[31][26]_i_18/O
                         net (fo=7, routed)           0.670     8.439    Program_Counter/Registers[31][26]_i_18_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.053     8.492 r  Program_Counter/Registers[31][26]_i_11/O
                         net (fo=2, routed)           0.883     9.375    Program_Counter/Registers[31][26]_i_11_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.053     9.428 r  Program_Counter/Registers[31][26]_i_4/O
                         net (fo=1, routed)           0.826    10.253    Program_Counter/Registers[31][26]_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.053    10.306 r  Program_Counter/Registers[31][26]_i_1/O
                         net (fo=10, routed)          1.194    11.500    Register_File/D[26]
    SLICE_X19Y14         FDRE                                         r  Register_File/Registers_reg[19][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[27][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 0.693ns (6.039%)  route 10.783ns (93.961%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[3]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  Program_Counter/PC_out_reg[3]/Q
                         net (fo=38, routed)          0.762     1.031    Instruction_Mem/PC_out[1]
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.053     1.084 f  Instruction_Mem/Write_backOut_OBUF_inst_i_98/O
                         net (fo=256, routed)         4.720     5.805    Program_Counter/instruction_outTop[1]
    SLICE_X17Y2          LUT3 (Prop_lut3_I2_O)        0.053     5.858 r  Program_Counter/Registers[31][7]_i_31/O
                         net (fo=1, routed)           0.457     6.315    Program_Counter/Registers[31][7]_i_31_n_0
    SLICE_X17Y2          LUT3 (Prop_lut3_I0_O)        0.053     6.368 r  Program_Counter/Registers_reg[31][7]_i_14/O
                         net (fo=1, routed)           0.462     6.830    Program_Counter/Registers_reg[31][7]_i_14_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I3_O)        0.053     6.883 r  Program_Counter/Registers[31][7]_i_5/O
                         net (fo=16, routed)          1.332     8.215    Program_Counter/read_data1Top[7]
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.053     8.268 r  Program_Counter/Registers[31][28]_i_18/O
                         net (fo=3, routed)           0.692     8.960    Program_Counter/Registers[31][28]_i_18_n_0
    SLICE_X9Y9           LUT4 (Prop_lut4_I0_O)        0.053     9.013 r  Program_Counter/Registers[31][12]_i_7/O
                         net (fo=2, routed)           0.687     9.700    Program_Counter/Registers[31][12]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.053     9.753 r  Program_Counter/Registers[31][8]_i_3/O
                         net (fo=1, routed)           0.609    10.362    Program_Counter/Registers[31][8]_i_3_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.053    10.415 r  Program_Counter/Registers[31][8]_i_1/O
                         net (fo=10, routed)          1.061    11.476    Register_File/D[8]
    SLICE_X14Y1          FDRE                                         r  Register_File/Registers_reg[27][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[5][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 0.693ns (6.039%)  route 10.783ns (93.961%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[3]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  Program_Counter/PC_out_reg[3]/Q
                         net (fo=38, routed)          0.762     1.031    Instruction_Mem/PC_out[1]
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.053     1.084 f  Instruction_Mem/Write_backOut_OBUF_inst_i_98/O
                         net (fo=256, routed)         4.720     5.805    Program_Counter/instruction_outTop[1]
    SLICE_X17Y2          LUT3 (Prop_lut3_I2_O)        0.053     5.858 r  Program_Counter/Registers[31][7]_i_31/O
                         net (fo=1, routed)           0.457     6.315    Program_Counter/Registers[31][7]_i_31_n_0
    SLICE_X17Y2          LUT3 (Prop_lut3_I0_O)        0.053     6.368 r  Program_Counter/Registers_reg[31][7]_i_14/O
                         net (fo=1, routed)           0.462     6.830    Program_Counter/Registers_reg[31][7]_i_14_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I3_O)        0.053     6.883 r  Program_Counter/Registers[31][7]_i_5/O
                         net (fo=16, routed)          1.332     8.215    Program_Counter/read_data1Top[7]
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.053     8.268 r  Program_Counter/Registers[31][28]_i_18/O
                         net (fo=3, routed)           0.692     8.960    Program_Counter/Registers[31][28]_i_18_n_0
    SLICE_X9Y9           LUT4 (Prop_lut4_I0_O)        0.053     9.013 r  Program_Counter/Registers[31][12]_i_7/O
                         net (fo=2, routed)           0.687     9.700    Program_Counter/Registers[31][12]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.053     9.753 r  Program_Counter/Registers[31][8]_i_3/O
                         net (fo=1, routed)           0.609    10.362    Program_Counter/Registers[31][8]_i_3_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.053    10.415 r  Program_Counter/Registers[31][8]_i_1/O
                         net (fo=10, routed)          1.061    11.476    Register_File/D[8]
    SLICE_X15Y1          FDRE                                         r  Register_File/Registers_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[19][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 0.941ns (8.207%)  route 10.525ns (91.793%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.615     0.884    Instruction_Mem/PC_out[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.063     0.947 r  Instruction_Mem/Write_backOut_OBUF_inst_i_99/O
                         net (fo=256, routed)         4.364     5.311    Program_Counter/instruction_outTop[0]
    SLICE_X20Y15         LUT4 (Prop_lut4_I2_O)        0.164     5.475 r  Program_Counter/Registers[31][30]_i_33/O
                         net (fo=1, routed)           0.568     6.044    Program_Counter/Registers[31][30]_i_33_n_0
    SLICE_X20Y14         LUT3 (Prop_lut3_I1_O)        0.053     6.097 r  Program_Counter/Registers_reg[31][30]_i_14/O
                         net (fo=1, routed)           0.461     6.558    Program_Counter/Registers_reg[31][30]_i_14_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.053     6.611 r  Program_Counter/Registers[31][30]_i_6/O
                         net (fo=19, routed)          1.211     7.822    Program_Counter/read_data1Top[30]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.053     7.875 r  Program_Counter/Registers[31][28]_i_9/O
                         net (fo=9, routed)           0.918     8.794    Program_Counter/Registers[31][28]_i_9_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.065     8.859 r  Program_Counter/Registers[31][20]_i_9/O
                         net (fo=1, routed)           0.681     9.540    Program_Counter/Registers[31][20]_i_9_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.168     9.708 r  Program_Counter/Registers[31][20]_i_4/O
                         net (fo=1, routed)           0.568    10.276    Program_Counter/Registers[31][20]_i_4_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.053    10.329 r  Program_Counter/Registers[31][20]_i_1/O
                         net (fo=10, routed)          1.137    11.466    Register_File/D[20]
    SLICE_X2Y14          FDRE                                         r  Register_File/Registers_reg[19][20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Register_File/Registers_reg[21][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Register_File/Registers_reg[21][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.118ns (64.311%)  route 0.065ns (35.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  Register_File/Registers_reg[21][4]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  Register_File/Registers_reg[21][4]/Q
                         net (fo=2, routed)           0.065     0.183    Register_File/Registers_reg[21]_9[4]
    SLICE_X2Y3           FDRE                                         r  Register_File/Registers_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Register_File/Registers_reg[21][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Register_File/Registers_reg[21][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.118ns (63.889%)  route 0.067ns (36.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE                         0.000     0.000 r  Register_File/Registers_reg[21][6]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  Register_File/Registers_reg[21][6]/Q
                         net (fo=2, routed)           0.067     0.185    Register_File/Registers_reg[21]_9[6]
    SLICE_X6Y0           FDRE                                         r  Register_File/Registers_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Program_Counter/PC_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.177ns (59.232%)  route 0.122ns (40.768%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[4]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  Program_Counter/PC_out_reg[4]/Q
                         net (fo=102, routed)         0.122     0.222    pc4/PC_out[2]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.299 r  pc4/PC_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.299    Program_Counter/NexttoPC[2]
    SLICE_X5Y5           FDCE                                         r  Program_Counter/PC_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Program_Counter/PC_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.219ns (71.226%)  route 0.088ns (28.774%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.088     0.188    pc4/PC_out[0]
    SLICE_X5Y5           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     0.307 r  pc4/PC_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    Program_Counter/NexttoPC[1]
    SLICE_X5Y5           FDCE                                         r  Program_Counter/PC_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Program_Counter/PC_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.183ns (53.660%)  route 0.158ns (46.340%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[5]/C
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  Program_Counter/PC_out_reg[5]/Q
                         net (fo=38, routed)          0.158     0.258    pc4/PC_out[3]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.341 r  pc4/PC_out_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.341    Program_Counter/NexttoPC[3]
    SLICE_X5Y6           FDCE                                         r  Program_Counter/PC_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Program_Counter/PC_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.177ns (45.330%)  route 0.213ns (54.670%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  Program_Counter/PC_out_reg[2]/Q
                         net (fo=24, routed)          0.213     0.313    Instruction_Mem/PC_out[0]
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  Instruction_Mem/PC_out[4]_i_2/O
                         net (fo=1, routed)           0.000     0.341    pc4/S[0]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.390 r  pc4/PC_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.390    Program_Counter/NexttoPC[0]
    SLICE_X5Y5           FDCE                                         r  Program_Counter/PC_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Register_File/Registers_reg[22][9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.083ns (20.088%)  route 0.329ns (79.912%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  reset_IBUF_inst/O
                         net (fo=351, routed)         0.329     0.412    Register_File/reset_IBUF
    SLICE_X1Y1           FDRE                                         r  Register_File/Registers_reg[22][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[13][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.128ns (29.570%)  route 0.305ns (70.430%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[5]/C
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  Program_Counter/PC_out_reg[5]/Q
                         net (fo=38, routed)          0.176     0.276    Program_Counter/PC_out_reg[5]_2[3]
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.028     0.304 r  Program_Counter/Registers[13][31]_i_1/O
                         net (fo=32, routed)          0.129     0.433    Register_File/Registers_reg[13][31]_1[0]
    SLICE_X6Y3           FDRE                                         r  Register_File/Registers_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[13][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.128ns (29.570%)  route 0.305ns (70.430%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[5]/C
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  Program_Counter/PC_out_reg[5]/Q
                         net (fo=38, routed)          0.176     0.276    Program_Counter/PC_out_reg[5]_2[3]
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.028     0.304 r  Program_Counter/Registers[13][31]_i_1/O
                         net (fo=32, routed)          0.129     0.433    Register_File/Registers_reg[13][31]_1[0]
    SLICE_X6Y3           FDRE                                         r  Register_File/Registers_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Register_File/Registers_reg[31][14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.130ns (30.020%)  route 0.303ns (69.980%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE                         0.000     0.000 r  Program_Counter/PC_out_reg[5]/C
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  Program_Counter/PC_out_reg[5]/Q
                         net (fo=38, routed)          0.172     0.272    Program_Counter/PC_out_reg[5]_2[3]
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.030     0.302 r  Program_Counter/Registers[31][31]_i_1/O
                         net (fo=32, routed)          0.131     0.433    Register_File/E[0]
    SLICE_X6Y9           FDRE                                         r  Register_File/Registers_reg[31][14]/CE
  -------------------------------------------------------------------    -------------------





