// Seed: 2306121430
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri1 id_3
);
  logic [7:0] id_5;
  assign id_5[-1] = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2
    , id_7,
    input wor _id_3
    , id_8,
    input tri1 id_4,
    output tri0 id_5
);
  logic [-1 : 1] id_9;
  ;
  wire [id_3 : 1  >  1] id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_5
  );
endmodule
