<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/86178/Desktop/Study/CO/p7/mips_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="mips_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="12" />
   <wvobject fp_name="/mips_tb/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/d_part/W_PC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">W_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">W_PC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/d_part/W_WriteAddr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">W_WriteAddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">W_WriteAddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/d_part/RegWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/mem_part/cp0/ExcCode" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ExcCode[6:2]</obj_property>
      <obj_property name="ObjectShortName">ExcCode[6:2]</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/mem_part/m_exc/OutTimerAddrRange" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OutTimerAddrRange</obj_property>
      <obj_property name="ObjectShortName">OutTimerAddrRange</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/mem_part/m_exc/OutDMAddrRange" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OutDMAddrRange</obj_property>
      <obj_property name="ObjectShortName">OutDMAddrRange</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/mem_part/m_exc/WriteTimerCnt" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WriteTimerCnt</obj_property>
      <obj_property name="ObjectShortName">WriteTimerCnt</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/mem_part/PC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_tb/uut/CPU/dp/mem_part/m_exc/ExcCodePrev" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ExcCodePrev[4:0]</obj_property>
      <obj_property name="ObjectShortName">ExcCodePrev[4:0]</obj_property>
   </wvobject>
</wave_config>
