{"vcs1":{"timestamp_begin":1681593986.920966814, "rt":0.67, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681593987.631851282, "rt":0.75, "ut":0.19, "st":0.12}}
{"link":{"timestamp_begin":1681593988.406725550, "rt":0.69, "ut":0.05, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681593986.626714683}
{"VCS_COMP_START_TIME": 1681593986.626714683}
{"VCS_COMP_END_TIME": 1681593989.669522104}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337600}}
{"stitch_vcselab": {"peak_mem": 222620}}
