
CourseWork.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000531c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  080054a8  080054a8  000154a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056b8  080056b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080056b8  080056b8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056b8  080056b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b8  080056b8  000156b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056bc  080056bc  000156bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080056c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000018c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000198  20000198  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c347  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019a2  00000000  00000000  0002c383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000880  00000000  00000000  0002dd28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007e8  00000000  00000000  0002e5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cee9  00000000  00000000  0002ed90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b4b8  00000000  00000000  0004bc79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aee1c  00000000  00000000  00057131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00105f4d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000025f8  00000000  00000000  00105fa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800548c 	.word	0x0800548c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800548c 	.word	0x0800548c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <fft>:
void fft(float data_re[], float data_im[], const unsigned int N)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
  rearrange(data_re, data_im, N);
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	68f8      	ldr	r0, [r7, #12]
 8000b76:	f000 f809 	bl	8000b8c <rearrange>
  compute(data_re, data_im, N);
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	68b9      	ldr	r1, [r7, #8]
 8000b7e:	68f8      	ldr	r0, [r7, #12]
 8000b80:	f000 f862 	bl	8000c48 <compute>
}
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <rearrange>:

void rearrange(float data_re[], float data_im[], const unsigned int N)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b08b      	sub	sp, #44	; 0x2c
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  unsigned int target = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
  for (unsigned int position=0; position<N; position++)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]
 8000ba0:	e046      	b.n	8000c30 <rearrange+0xa4>
  {
    if (target > position)
 8000ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ba4:	6a3b      	ldr	r3, [r7, #32]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d92b      	bls.n	8000c02 <rearrange+0x76>
    {
	const float temp_re = data_re[target];
 8000baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	68fa      	ldr	r2, [r7, #12]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	61bb      	str	r3, [r7, #24]
	const float temp_im = data_im[target];
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	68ba      	ldr	r2, [r7, #8]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	617b      	str	r3, [r7, #20]
	data_re[target] = data_re[position];
 8000bc2:	6a3b      	ldr	r3, [r7, #32]
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	441a      	add	r2, r3
 8000bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	68f9      	ldr	r1, [r7, #12]
 8000bd0:	440b      	add	r3, r1
 8000bd2:	6812      	ldr	r2, [r2, #0]
 8000bd4:	601a      	str	r2, [r3, #0]
	data_im[target] = data_im[position];
 8000bd6:	6a3b      	ldr	r3, [r7, #32]
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	441a      	add	r2, r3
 8000bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	68b9      	ldr	r1, [r7, #8]
 8000be4:	440b      	add	r3, r1
 8000be6:	6812      	ldr	r2, [r2, #0]
 8000be8:	601a      	str	r2, [r3, #0]
	data_re[position] = temp_re;
 8000bea:	6a3b      	ldr	r3, [r7, #32]
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	69ba      	ldr	r2, [r7, #24]
 8000bf4:	601a      	str	r2, [r3, #0]
	data_im[position] = temp_im;
 8000bf6:	6a3b      	ldr	r3, [r7, #32]
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	697a      	ldr	r2, [r7, #20]
 8000c00:	601a      	str	r2, [r3, #0]
    }
  unsigned int mask = N;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	61fb      	str	r3, [r7, #28]
  while (target & (mask >>=1))
 8000c06:	e004      	b.n	8000c12 <rearrange+0x86>
  {
    target &= ~mask;
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	43db      	mvns	r3, r3
 8000c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c0e:	4013      	ands	r3, r2
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
  while (target & (mask >>=1))
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	085b      	lsrs	r3, r3, #1
 8000c16:	61fb      	str	r3, [r7, #28]
 8000c18:	69fa      	ldr	r2, [r7, #28]
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d1f2      	bne.n	8000c08 <rearrange+0x7c>
  }
    target |= mask;
 8000c22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
  for (unsigned int position=0; position<N; position++)
 8000c2a:	6a3b      	ldr	r3, [r7, #32]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	623b      	str	r3, [r7, #32]
 8000c30:	6a3a      	ldr	r2, [r7, #32]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d3b4      	bcc.n	8000ba2 <rearrange+0x16>
  }
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	372c      	adds	r7, #44	; 0x2c
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <compute>:

void compute(float data_re[], float data_im[], const unsigned int N)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b090      	sub	sp, #64	; 0x40
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
  const float pi = -3.14159265358979323846;
 8000c54:	4b6b      	ldr	r3, [pc, #428]	; (8000e04 <compute+0x1bc>)
 8000c56:	62fb      	str	r3, [r7, #44]	; 0x2c

  for (unsigned int step=1; step<N; step <<= 1)
 8000c58:	2301      	movs	r3, #1
 8000c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000c5c:	e0c7      	b.n	8000dee <compute+0x1a6>
  {
    const unsigned int jump = step << 1;
 8000c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	62bb      	str	r3, [r7, #40]	; 0x28
    const float step_d = (float) step;
 8000c64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c66:	ee07 3a90 	vmov	s15, r3
 8000c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c6e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float twiddle_re = 1.0;
 8000c72:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000c76:	63bb      	str	r3, [r7, #56]	; 0x38
    float twiddle_im = 0.0;
 8000c78:	f04f 0300 	mov.w	r3, #0
 8000c7c:	623b      	str	r3, [r7, #32]
    for(unsigned int group=0; group<step; group++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	637b      	str	r3, [r7, #52]	; 0x34
 8000c82:	e0ac      	b.n	8000dde <compute+0x196>
    {
	  for (unsigned int pair=group; pair<N; pair+=jump)
 8000c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c86:	633b      	str	r3, [r7, #48]	; 0x30
 8000c88:	e077      	b.n	8000d7a <compute+0x132>
	  {
	    const unsigned int match = pair + step;
 8000c8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c8e:	4413      	add	r3, r2
 8000c90:	61bb      	str	r3, [r7, #24]
	    const float product_re = twiddle_re*data_re[match]-twiddle_im*data_im[match];
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	4413      	add	r3, r2
 8000c9a:	ed93 7a00 	vldr	s14, [r3]
 8000c9e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ca2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	68ba      	ldr	r2, [r7, #8]
 8000cac:	4413      	add	r3, r2
 8000cae:	edd3 6a00 	vldr	s13, [r3]
 8000cb2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000cba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cbe:	edc7 7a05 	vstr	s15, [r7, #20]
	    const float product_im = twiddle_im*data_re[match]+twiddle_re*data_im[match];
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	4413      	add	r3, r2
 8000cca:	ed93 7a00 	vldr	s14, [r3]
 8000cce:	edd7 7a08 	vldr	s15, [r7, #32]
 8000cd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	4413      	add	r3, r2
 8000cde:	edd3 6a00 	vldr	s13, [r3]
 8000ce2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ce6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cee:	edc7 7a04 	vstr	s15, [r7, #16]
	    data_re[match] = data_re[pair]-product_re;
 8000cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	ed93 7a00 	vldr	s14, [r3]
 8000cfe:	69bb      	ldr	r3, [r7, #24]
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	4413      	add	r3, r2
 8000d06:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d0e:	edc3 7a00 	vstr	s15, [r3]
	    data_im[match] = data_im[pair]-product_im;
 8000d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	68ba      	ldr	r2, [r7, #8]
 8000d18:	4413      	add	r3, r2
 8000d1a:	ed93 7a00 	vldr	s14, [r3]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	4413      	add	r3, r2
 8000d26:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d2e:	edc3 7a00 	vstr	s15, [r3]
	    data_re[pair] += product_re;
 8000d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	4413      	add	r3, r2
 8000d3a:	ed93 7a00 	vldr	s14, [r3]
 8000d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	4413      	add	r3, r2
 8000d46:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d4e:	edc3 7a00 	vstr	s15, [r3]
	    data_im[pair] += product_im;
 8000d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	4413      	add	r3, r2
 8000d5a:	ed93 7a00 	vldr	s14, [r3]
 8000d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	4413      	add	r3, r2
 8000d66:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d6e:	edc3 7a00 	vstr	s15, [r3]
	  for (unsigned int pair=group; pair<N; pair+=jump)
 8000d72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d76:	4413      	add	r3, r2
 8000d78:	633b      	str	r3, [r7, #48]	; 0x30
 8000d7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d383      	bcc.n	8000c8a <compute+0x42>
	  }

	// we need the factors below for the next iteration
	// if we don't iterate then don't compute

	if (group+1 == step)
 8000d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d84:	3301      	adds	r3, #1
 8000d86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d024      	beq.n	8000dd6 <compute+0x18e>
	{
      continue;
	}

	float angle = pi*((float) group+1)/step_d;
 8000d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d8e:	ee07 3a90 	vmov	s15, r3
 8000d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000d9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000d9e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000da2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000da6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000daa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dae:	edc7 7a07 	vstr	s15, [r7, #28]
	twiddle_re = cos(angle);
 8000db2:	69f8      	ldr	r0, [r7, #28]
 8000db4:	f7ff fb6c 	bl	8000490 <__aeabi_f2d>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	ec43 2b10 	vmov	d0, r2, r3
 8000dc0:	f003 fb06 	bl	80043d0 <cos>
 8000dc4:	ec53 2b10 	vmov	r2, r3, d0
 8000dc8:	4610      	mov	r0, r2
 8000dca:	4619      	mov	r1, r3
 8000dcc:	f7ff fe7a 	bl	8000ac4 <__aeabi_d2f>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	63bb      	str	r3, [r7, #56]	; 0x38
 8000dd4:	e000      	b.n	8000dd8 <compute+0x190>
      continue;
 8000dd6:	bf00      	nop
    for(unsigned int group=0; group<step; group++)
 8000dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dda:	3301      	adds	r3, #1
 8000ddc:	637b      	str	r3, [r7, #52]	; 0x34
 8000dde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000de2:	429a      	cmp	r2, r3
 8000de4:	f4ff af4e 	bcc.w	8000c84 <compute+0x3c>
  for (unsigned int step=1; step<N; step <<= 1)
 8000de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000dee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	f4ff af33 	bcc.w	8000c5e <compute+0x16>

    }
  }
}
 8000df8:	bf00      	nop
 8000dfa:	bf00      	nop
 8000dfc:	3740      	adds	r7, #64	; 0x40
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	c0490fdb 	.word	0xc0490fdb

08000e08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e0e:	f000 fa91 	bl	8001334 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e12:	f000 f827 	bl	8000e64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e16:	f000 f8ed 	bl	8000ff4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000e1a:	f000 f87d 	bl	8000f18 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000e1e:	f000 f8b9 	bl	8000f94 <MX_USART1_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint8_t UART_Data = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
	if(amountOfPoints == 31)
 8000e26:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <main+0x50>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b1f      	cmp	r3, #31
 8000e2c:	d10d      	bne.n	8000e4a <main+0x42>
	{
		HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8000e2e:	2009      	movs	r0, #9
 8000e30:	f000 fc0f 	bl	8001652 <HAL_NVIC_DisableIRQ>

		fft(ADC_Data, ADC_Data, 32);
 8000e34:	2220      	movs	r2, #32
 8000e36:	4909      	ldr	r1, [pc, #36]	; (8000e5c <main+0x54>)
 8000e38:	4808      	ldr	r0, [pc, #32]	; (8000e5c <main+0x54>)
 8000e3a:	f7ff fe93 	bl	8000b64 <fft>
		amountOfPoints = 0;
 8000e3e:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <main+0x50>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]

		HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000e44:	2009      	movs	r0, #9
 8000e46:	f000 fbf6 	bl	8001636 <HAL_NVIC_EnableIRQ>
	}

	HAL_UART_Transmit(&huart1, &UART_Data, 1, 100);
 8000e4a:	1df9      	adds	r1, r7, #7
 8000e4c:	2364      	movs	r3, #100	; 0x64
 8000e4e:	2201      	movs	r2, #1
 8000e50:	4803      	ldr	r0, [pc, #12]	; (8000e60 <main+0x58>)
 8000e52:	f002 fea5 	bl	8003ba0 <HAL_UART_Transmit>
	if(amountOfPoints == 31)
 8000e56:	e7e6      	b.n	8000e26 <main+0x1e>
 8000e58:	20000028 	.word	0x20000028
 8000e5c:	20000114 	.word	0x20000114
 8000e60:	2000002c 	.word	0x2000002c

08000e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b09e      	sub	sp, #120	; 0x78
 8000e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e6e:	2228      	movs	r2, #40	; 0x28
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f004 fb02 	bl	800547c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e78:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e88:	463b      	mov	r3, r7
 8000e8a:	223c      	movs	r2, #60	; 0x3c
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f004 faf4 	bl	800547c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e94:	2301      	movs	r3, #1
 8000e96:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e9c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eaa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eae:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000eb0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000eb4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 fd82 	bl	80019c4 <HAL_RCC_OscConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ec6:	f000 f8d5 	bl	8001074 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eca:	230f      	movs	r3, #15
 8000ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ed6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ee0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f001 fc74 	bl	80027d4 <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000ef2:	f000 f8bf 	bl	8001074 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000efe:	463b      	mov	r3, r7
 8000f00:	4618      	mov	r0, r3
 8000f02:	f001 fe9d 	bl	8002c40 <HAL_RCCEx_PeriphCLKConfig>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000f0c:	f000 f8b2 	bl	8001074 <Error_Handler>
  }
}
 8000f10:	bf00      	nop
 8000f12:	3778      	adds	r7, #120	; 0x78
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f1e:	4a1c      	ldr	r2, [pc, #112]	; (8000f90 <MX_SPI1_Init+0x78>)
 8000f20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f2a:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f30:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f32:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f36:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f3e:	4b13      	ldr	r3, [pc, #76]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000f44:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f46:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000f4a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f4e:	2228      	movs	r2, #40	; 0x28
 8000f50:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f64:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f66:	2207      	movs	r2, #7
 8000f68:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f6a:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f72:	2208      	movs	r2, #8
 8000f74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <MX_SPI1_Init+0x74>)
 8000f78:	f002 f812 	bl	8002fa0 <HAL_SPI_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000f82:	f000 f877 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	200000b0 	.word	0x200000b0
 8000f90:	40013000 	.word	0x40013000

08000f94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f98:	4b14      	ldr	r3, [pc, #80]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000f9a:	4a15      	ldr	r2, [pc, #84]	; (8000ff0 <MX_USART1_UART_Init+0x5c>)
 8000f9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000f9e:	4b13      	ldr	r3, [pc, #76]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fa0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000fa4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fba:	220c      	movs	r2, #12
 8000fbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fc4:	4b09      	ldr	r3, [pc, #36]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fca:	4b08      	ldr	r3, [pc, #32]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000fd6:	4805      	ldr	r0, [pc, #20]	; (8000fec <MX_USART1_UART_Init+0x58>)
 8000fd8:	f002 fd8c 	bl	8003af4 <HAL_HalfDuplex_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000fe2:	f000 f847 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	2000002c 	.word	0x2000002c
 8000ff0:	40013800 	.word	0x40013800

08000ff4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
 8001008:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800100a:	4b19      	ldr	r3, [pc, #100]	; (8001070 <MX_GPIO_Init+0x7c>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	4a18      	ldr	r2, [pc, #96]	; (8001070 <MX_GPIO_Init+0x7c>)
 8001010:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001014:	6153      	str	r3, [r2, #20]
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <MX_GPIO_Init+0x7c>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <MX_GPIO_Init+0x7c>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <MX_GPIO_Init+0x7c>)
 8001028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800102c:	6153      	str	r3, [r2, #20]
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <MX_GPIO_Init+0x7c>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : DRDY_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin;
 800103a:	2308      	movs	r3, #8
 800103c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800103e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001042:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	4619      	mov	r1, r3
 800104e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001052:	f000 fb19 	bl	8001688 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2009      	movs	r0, #9
 800105c:	f000 facf 	bl	80015fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001060:	2009      	movs	r0, #9
 8001062:	f000 fae8 	bl	8001636 <HAL_NVIC_EnableIRQ>

}
 8001066:	bf00      	nop
 8001068:	3720      	adds	r7, #32
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000

08001074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001078:	b672      	cpsid	i
}
 800107a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107c:	e7fe      	b.n	800107c <Error_Handler+0x8>
	...

08001080 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <HAL_MspInit+0x44>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	4a0e      	ldr	r2, [pc, #56]	; (80010c4 <HAL_MspInit+0x44>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6193      	str	r3, [r2, #24]
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <HAL_MspInit+0x44>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <HAL_MspInit+0x44>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	4a08      	ldr	r2, [pc, #32]	; (80010c4 <HAL_MspInit+0x44>)
 80010a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a8:	61d3      	str	r3, [r2, #28]
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <HAL_MspInit+0x44>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	40021000 	.word	0x40021000

080010c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	; 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a17      	ldr	r2, [pc, #92]	; (8001144 <HAL_SPI_MspInit+0x7c>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d128      	bne.n	800113c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <HAL_SPI_MspInit+0x80>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	4a16      	ldr	r2, [pc, #88]	; (8001148 <HAL_SPI_MspInit+0x80>)
 80010f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010f4:	6193      	str	r3, [r2, #24]
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <HAL_SPI_MspInit+0x80>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <HAL_SPI_MspInit+0x80>)
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	4a10      	ldr	r2, [pc, #64]	; (8001148 <HAL_SPI_MspInit+0x80>)
 8001108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800110c:	6153      	str	r3, [r2, #20]
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <HAL_SPI_MspInit+0x80>)
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800111a:	23f0      	movs	r3, #240	; 0xf0
 800111c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001126:	2303      	movs	r3, #3
 8001128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800112a:	2305      	movs	r3, #5
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001138:	f000 faa6 	bl	8001688 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	; 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40013000 	.word	0x40013000
 8001148:	40021000 	.word	0x40021000

0800114c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	; 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a18      	ldr	r2, [pc, #96]	; (80011cc <HAL_UART_MspInit+0x80>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d129      	bne.n	80011c2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <HAL_UART_MspInit+0x84>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <HAL_UART_MspInit+0x84>)
 8001174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001178:	6193      	str	r3, [r2, #24]
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_UART_MspInit+0x84>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_UART_MspInit+0x84>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	4a11      	ldr	r2, [pc, #68]	; (80011d0 <HAL_UART_MspInit+0x84>)
 800118c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001190:	6153      	str	r3, [r2, #20]
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <HAL_UART_MspInit+0x84>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800119e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011a4:	2312      	movs	r3, #18
 80011a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ac:	2303      	movs	r3, #3
 80011ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011b0:	2307      	movs	r3, #7
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011be:	f000 fa63 	bl	8001688 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	; 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40013800 	.word	0x40013800
 80011d0:	40021000 	.word	0x40021000

080011d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <NMI_Handler+0x4>

080011da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011de:	e7fe      	b.n	80011de <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <MemManage_Handler+0x4>

080011e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ea:	e7fe      	b.n	80011ea <BusFault_Handler+0x4>

080011ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <UsageFault_Handler+0x4>

080011f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f2:	b480      	push	{r7}
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001220:	f000 f8ce 	bl	80013c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}

08001228 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  uint8_t ADC[3];
  HAL_SPI_Receive(&hspi1, ADC, 3, 100);
 800122e:	1d39      	adds	r1, r7, #4
 8001230:	2364      	movs	r3, #100	; 0x64
 8001232:	2203      	movs	r2, #3
 8001234:	481c      	ldr	r0, [pc, #112]	; (80012a8 <EXTI3_IRQHandler+0x80>)
 8001236:	f001 ff5e 	bl	80030f6 <HAL_SPI_Receive>
  if(amountOfPoints < 32)
 800123a:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <EXTI3_IRQHandler+0x84>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2b1f      	cmp	r3, #31
 8001240:	dc2a      	bgt.n	8001298 <EXTI3_IRQHandler+0x70>
  {
	  ADC_Data[amountOfPoints] = (ADC[0] | (ADC[1]<<8) | (ADC[2]<<16))*2.5/0xFFFFFF;
 8001242:	793b      	ldrb	r3, [r7, #4]
 8001244:	461a      	mov	r2, r3
 8001246:	797b      	ldrb	r3, [r7, #5]
 8001248:	021b      	lsls	r3, r3, #8
 800124a:	431a      	orrs	r2, r3
 800124c:	79bb      	ldrb	r3, [r7, #6]
 800124e:	041b      	lsls	r3, r3, #16
 8001250:	4313      	orrs	r3, r2
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f90a 	bl	800046c <__aeabi_i2d>
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <EXTI3_IRQHandler+0x88>)
 800125e:	f7ff f96f 	bl	8000540 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <EXTI3_IRQHandler+0x8c>)
 8001270:	f7ff fa90 	bl	8000794 <__aeabi_ddiv>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	490c      	ldr	r1, [pc, #48]	; (80012ac <EXTI3_IRQHandler+0x84>)
 800127a:	680c      	ldr	r4, [r1, #0]
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f7ff fc20 	bl	8000ac4 <__aeabi_d2f>
 8001284:	4602      	mov	r2, r0
 8001286:	490c      	ldr	r1, [pc, #48]	; (80012b8 <EXTI3_IRQHandler+0x90>)
 8001288:	00a3      	lsls	r3, r4, #2
 800128a:	440b      	add	r3, r1
 800128c:	601a      	str	r2, [r3, #0]
	  amountOfPoints++;
 800128e:	4b07      	ldr	r3, [pc, #28]	; (80012ac <EXTI3_IRQHandler+0x84>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	4a05      	ldr	r2, [pc, #20]	; (80012ac <EXTI3_IRQHandler+0x84>)
 8001296:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_Pin);
 8001298:	2008      	movs	r0, #8
 800129a:	f000 fb6f 	bl	800197c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd90      	pop	{r4, r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200000b0 	.word	0x200000b0
 80012ac:	20000028 	.word	0x20000028
 80012b0:	40040000 	.word	0x40040000
 80012b4:	416fffff 	.word	0x416fffff
 80012b8:	20000114 	.word	0x20000114

080012bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <SystemInit+0x20>)
 80012c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012c6:	4a05      	ldr	r2, [pc, #20]	; (80012dc <SystemInit+0x20>)
 80012c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001318 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012e4:	480d      	ldr	r0, [pc, #52]	; (800131c <LoopForever+0x6>)
  ldr r1, =_edata
 80012e6:	490e      	ldr	r1, [pc, #56]	; (8001320 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012e8:	4a0e      	ldr	r2, [pc, #56]	; (8001324 <LoopForever+0xe>)
  movs r3, #0
 80012ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012ec:	e002      	b.n	80012f4 <LoopCopyDataInit>

080012ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012f2:	3304      	adds	r3, #4

080012f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f8:	d3f9      	bcc.n	80012ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012fa:	4a0b      	ldr	r2, [pc, #44]	; (8001328 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012fc:	4c0b      	ldr	r4, [pc, #44]	; (800132c <LoopForever+0x16>)
  movs r3, #0
 80012fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001300:	e001      	b.n	8001306 <LoopFillZerobss>

08001302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001304:	3204      	adds	r2, #4

08001306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001306:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001308:	d3fb      	bcc.n	8001302 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800130a:	f7ff ffd7 	bl	80012bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800130e:	f004 f891 	bl	8005434 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001312:	f7ff fd79 	bl	8000e08 <main>

08001316 <LoopForever>:

LoopForever:
    b LoopForever
 8001316:	e7fe      	b.n	8001316 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001318:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800131c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001320:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001324:	080056c0 	.word	0x080056c0
  ldr r2, =_sbss
 8001328:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800132c:	20000198 	.word	0x20000198

08001330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001330:	e7fe      	b.n	8001330 <ADC1_2_IRQHandler>
	...

08001334 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001338:	4b08      	ldr	r3, [pc, #32]	; (800135c <HAL_Init+0x28>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a07      	ldr	r2, [pc, #28]	; (800135c <HAL_Init+0x28>)
 800133e:	f043 0310 	orr.w	r3, r3, #16
 8001342:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001344:	2003      	movs	r0, #3
 8001346:	f000 f94f 	bl	80015e8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800134a:	200f      	movs	r0, #15
 800134c:	f000 f808 	bl	8001360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001350:	f7ff fe96 	bl	8001080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40022000 	.word	0x40022000

08001360 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <HAL_InitTick+0x54>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <HAL_InitTick+0x58>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001376:	fbb3 f3f1 	udiv	r3, r3, r1
 800137a:	fbb2 f3f3 	udiv	r3, r2, r3
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f975 	bl	800166e <HAL_SYSTICK_Config>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e00e      	b.n	80013ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b0f      	cmp	r3, #15
 8001392:	d80a      	bhi.n	80013aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001394:	2200      	movs	r2, #0
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	f04f 30ff 	mov.w	r0, #4294967295
 800139c:	f000 f92f 	bl	80015fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013a0:	4a06      	ldr	r2, [pc, #24]	; (80013bc <HAL_InitTick+0x5c>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e000      	b.n	80013ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000008 	.word	0x20000008
 80013bc:	20000004 	.word	0x20000004

080013c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_IncTick+0x20>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <HAL_IncTick+0x24>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <HAL_IncTick+0x24>)
 80013d2:	6013      	str	r3, [r2, #0]
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000008 	.word	0x20000008
 80013e4:	20000194 	.word	0x20000194

080013e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80013ec:	4b03      	ldr	r3, [pc, #12]	; (80013fc <HAL_GetTick+0x14>)
 80013ee:	681b      	ldr	r3, [r3, #0]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	20000194 	.word	0x20000194

08001400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800141c:	4013      	ands	r3, r2
 800141e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800142c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001432:	4a04      	ldr	r2, [pc, #16]	; (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	60d3      	str	r3, [r2, #12]
}
 8001438:	bf00      	nop
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <__NVIC_GetPriorityGrouping+0x18>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	0a1b      	lsrs	r3, r3, #8
 8001452:	f003 0307 	and.w	r3, r3, #7
}
 8001456:	4618      	mov	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	db0b      	blt.n	800148e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	f003 021f 	and.w	r2, r3, #31
 800147c:	4907      	ldr	r1, [pc, #28]	; (800149c <__NVIC_EnableIRQ+0x38>)
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	095b      	lsrs	r3, r3, #5
 8001484:	2001      	movs	r0, #1
 8001486:	fa00 f202 	lsl.w	r2, r0, r2
 800148a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000e100 	.word	0xe000e100

080014a0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db12      	blt.n	80014d8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f003 021f 	and.w	r2, r3, #31
 80014b8:	490a      	ldr	r1, [pc, #40]	; (80014e4 <__NVIC_DisableIRQ+0x44>)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	095b      	lsrs	r3, r3, #5
 80014c0:	2001      	movs	r0, #1
 80014c2:	fa00 f202 	lsl.w	r2, r0, r2
 80014c6:	3320      	adds	r3, #32
 80014c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80014cc:	f3bf 8f4f 	dsb	sy
}
 80014d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014d2:	f3bf 8f6f 	isb	sy
}
 80014d6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100

080014e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	6039      	str	r1, [r7, #0]
 80014f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	db0a      	blt.n	8001512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	490c      	ldr	r1, [pc, #48]	; (8001534 <__NVIC_SetPriority+0x4c>)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	0112      	lsls	r2, r2, #4
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	440b      	add	r3, r1
 800150c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001510:	e00a      	b.n	8001528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	b2da      	uxtb	r2, r3
 8001516:	4908      	ldr	r1, [pc, #32]	; (8001538 <__NVIC_SetPriority+0x50>)
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	f003 030f 	and.w	r3, r3, #15
 800151e:	3b04      	subs	r3, #4
 8001520:	0112      	lsls	r2, r2, #4
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	440b      	add	r3, r1
 8001526:	761a      	strb	r2, [r3, #24]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000e100 	.word	0xe000e100
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800153c:	b480      	push	{r7}
 800153e:	b089      	sub	sp, #36	; 0x24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	f1c3 0307 	rsb	r3, r3, #7
 8001556:	2b04      	cmp	r3, #4
 8001558:	bf28      	it	cs
 800155a:	2304      	movcs	r3, #4
 800155c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3304      	adds	r3, #4
 8001562:	2b06      	cmp	r3, #6
 8001564:	d902      	bls.n	800156c <NVIC_EncodePriority+0x30>
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	3b03      	subs	r3, #3
 800156a:	e000      	b.n	800156e <NVIC_EncodePriority+0x32>
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001570:	f04f 32ff 	mov.w	r2, #4294967295
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43da      	mvns	r2, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	401a      	ands	r2, r3
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001584:	f04f 31ff 	mov.w	r1, #4294967295
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	fa01 f303 	lsl.w	r3, r1, r3
 800158e:	43d9      	mvns	r1, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	4313      	orrs	r3, r2
         );
}
 8001596:	4618      	mov	r0, r3
 8001598:	3724      	adds	r7, #36	; 0x24
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
	...

080015a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015b4:	d301      	bcc.n	80015ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015b6:	2301      	movs	r3, #1
 80015b8:	e00f      	b.n	80015da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ba:	4a0a      	ldr	r2, [pc, #40]	; (80015e4 <SysTick_Config+0x40>)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3b01      	subs	r3, #1
 80015c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015c2:	210f      	movs	r1, #15
 80015c4:	f04f 30ff 	mov.w	r0, #4294967295
 80015c8:	f7ff ff8e 	bl	80014e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015cc:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <SysTick_Config+0x40>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <SysTick_Config+0x40>)
 80015d4:	2207      	movs	r2, #7
 80015d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	e000e010 	.word	0xe000e010

080015e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff ff05 	bl	8001400 <__NVIC_SetPriorityGrouping>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b086      	sub	sp, #24
 8001602:	af00      	add	r7, sp, #0
 8001604:	4603      	mov	r3, r0
 8001606:	60b9      	str	r1, [r7, #8]
 8001608:	607a      	str	r2, [r7, #4]
 800160a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001610:	f7ff ff1a 	bl	8001448 <__NVIC_GetPriorityGrouping>
 8001614:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	68b9      	ldr	r1, [r7, #8]
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7ff ff8e 	bl	800153c <NVIC_EncodePriority>
 8001620:	4602      	mov	r2, r0
 8001622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff5d 	bl	80014e8 <__NVIC_SetPriority>
}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	4603      	mov	r3, r0
 800163e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff0d 	bl	8001464 <__NVIC_EnableIRQ>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
 8001658:	4603      	mov	r3, r0
 800165a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800165c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff1d 	bl	80014a0 <__NVIC_DisableIRQ>
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff ff94 	bl	80015a4 <SysTick_Config>
 800167c:	4603      	mov	r3, r0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b480      	push	{r7}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001696:	e154      	b.n	8001942 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2101      	movs	r1, #1
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	4013      	ands	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 8146 	beq.w	800193c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f003 0303 	and.w	r3, r3, #3
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d005      	beq.n	80016c8 <HAL_GPIO_Init+0x40>
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d130      	bne.n	800172a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	2203      	movs	r2, #3
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	4013      	ands	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016fe:	2201      	movs	r2, #1
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	43db      	mvns	r3, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	f003 0201 	and.w	r2, r3, #1
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 0303 	and.w	r3, r3, #3
 8001732:	2b03      	cmp	r3, #3
 8001734:	d017      	beq.n	8001766 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	2203      	movs	r2, #3
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4013      	ands	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d123      	bne.n	80017ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	08da      	lsrs	r2, r3, #3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3208      	adds	r2, #8
 800177a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800177e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	691a      	ldr	r2, [r3, #16]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	08da      	lsrs	r2, r3, #3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3208      	adds	r2, #8
 80017b4:	6939      	ldr	r1, [r7, #16]
 80017b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	2203      	movs	r2, #3
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43db      	mvns	r3, r3
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4013      	ands	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f003 0203 	and.w	r2, r3, #3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 80a0 	beq.w	800193c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fc:	4b58      	ldr	r3, [pc, #352]	; (8001960 <HAL_GPIO_Init+0x2d8>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a57      	ldr	r2, [pc, #348]	; (8001960 <HAL_GPIO_Init+0x2d8>)
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b55      	ldr	r3, [pc, #340]	; (8001960 <HAL_GPIO_Init+0x2d8>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001814:	4a53      	ldr	r2, [pc, #332]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	089b      	lsrs	r3, r3, #2
 800181a:	3302      	adds	r3, #2
 800181c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f003 0303 	and.w	r3, r3, #3
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	220f      	movs	r2, #15
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	4013      	ands	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800183e:	d019      	beq.n	8001874 <HAL_GPIO_Init+0x1ec>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a49      	ldr	r2, [pc, #292]	; (8001968 <HAL_GPIO_Init+0x2e0>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d013      	beq.n	8001870 <HAL_GPIO_Init+0x1e8>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a48      	ldr	r2, [pc, #288]	; (800196c <HAL_GPIO_Init+0x2e4>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d00d      	beq.n	800186c <HAL_GPIO_Init+0x1e4>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a47      	ldr	r2, [pc, #284]	; (8001970 <HAL_GPIO_Init+0x2e8>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d007      	beq.n	8001868 <HAL_GPIO_Init+0x1e0>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4a46      	ldr	r2, [pc, #280]	; (8001974 <HAL_GPIO_Init+0x2ec>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d101      	bne.n	8001864 <HAL_GPIO_Init+0x1dc>
 8001860:	2304      	movs	r3, #4
 8001862:	e008      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001864:	2305      	movs	r3, #5
 8001866:	e006      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001868:	2303      	movs	r3, #3
 800186a:	e004      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 800186c:	2302      	movs	r3, #2
 800186e:	e002      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001874:	2300      	movs	r3, #0
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	f002 0203 	and.w	r2, r2, #3
 800187c:	0092      	lsls	r2, r2, #2
 800187e:	4093      	lsls	r3, r2
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001886:	4937      	ldr	r1, [pc, #220]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	089b      	lsrs	r3, r3, #2
 800188c:	3302      	adds	r3, #2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001894:	4b38      	ldr	r3, [pc, #224]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43db      	mvns	r3, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018b8:	4a2f      	ldr	r2, [pc, #188]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80018be:	4b2e      	ldr	r3, [pc, #184]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	43db      	mvns	r3, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4013      	ands	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018e2:	4a25      	ldr	r2, [pc, #148]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018e8:	4b23      	ldr	r3, [pc, #140]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800190c:	4a1a      	ldr	r2, [pc, #104]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001912:	4b19      	ldr	r3, [pc, #100]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	43db      	mvns	r3, r3
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4013      	ands	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4313      	orrs	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001936:	4a10      	ldr	r2, [pc, #64]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	f47f aea3 	bne.w	8001698 <HAL_GPIO_Init+0x10>
  }
}
 8001952:	bf00      	nop
 8001954:	bf00      	nop
 8001956:	371c      	adds	r7, #28
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000
 8001968:	48000400 	.word	0x48000400
 800196c:	48000800 	.word	0x48000800
 8001970:	48000c00 	.word	0x48000c00
 8001974:	48001000 	.word	0x48001000
 8001978:	40010400 	.word	0x40010400

0800197c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001986:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001988:	695a      	ldr	r2, [r3, #20]
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	4013      	ands	r3, r2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d006      	beq.n	80019a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001992:	4a05      	ldr	r2, [pc, #20]	; (80019a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001994:	88fb      	ldrh	r3, [r7, #6]
 8001996:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001998:	88fb      	ldrh	r3, [r7, #6]
 800199a:	4618      	mov	r0, r3
 800199c:	f000 f806 	bl	80019ac <HAL_GPIO_EXTI_Callback>
  }
}
 80019a0:	bf00      	nop
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40010400 	.word	0x40010400

080019ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
	...

080019c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d102      	bne.n	80019de <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	f000 bef4 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019de:	1d3b      	adds	r3, r7, #4
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 816a 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019ee:	4bb3      	ldr	r3, [pc, #716]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	d00c      	beq.n	8001a14 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019fa:	4bb0      	ldr	r3, [pc, #704]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d159      	bne.n	8001aba <HAL_RCC_OscConfig+0xf6>
 8001a06:	4bad      	ldr	r3, [pc, #692]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a12:	d152      	bne.n	8001aba <HAL_RCC_OscConfig+0xf6>
 8001a14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a18:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001a20:	fa93 f3a3 	rbit	r3, r3
 8001a24:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a28:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2c:	fab3 f383 	clz	r3, r3
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	095b      	lsrs	r3, r3, #5
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d102      	bne.n	8001a46 <HAL_RCC_OscConfig+0x82>
 8001a40:	4b9e      	ldr	r3, [pc, #632]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	e015      	b.n	8001a72 <HAL_RCC_OscConfig+0xae>
 8001a46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a4a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001a52:	fa93 f3a3 	rbit	r3, r3
 8001a56:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001a5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a5e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001a62:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001a66:	fa93 f3a3 	rbit	r3, r3
 8001a6a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001a6e:	4b93      	ldr	r3, [pc, #588]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a76:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001a7a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001a7e:	fa92 f2a2 	rbit	r2, r2
 8001a82:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001a86:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001a8a:	fab2 f282 	clz	r2, r2
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	f042 0220 	orr.w	r2, r2, #32
 8001a94:	b2d2      	uxtb	r2, r2
 8001a96:	f002 021f 	and.w	r2, r2, #31
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f000 810c 	beq.w	8001cc0 <HAL_RCC_OscConfig+0x2fc>
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f040 8106 	bne.w	8001cc0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	f000 be86 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aba:	1d3b      	adds	r3, r7, #4
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac4:	d106      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x110>
 8001ac6:	4b7d      	ldr	r3, [pc, #500]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a7c      	ldr	r2, [pc, #496]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	e030      	b.n	8001b36 <HAL_RCC_OscConfig+0x172>
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d10c      	bne.n	8001af8 <HAL_RCC_OscConfig+0x134>
 8001ade:	4b77      	ldr	r3, [pc, #476]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a76      	ldr	r2, [pc, #472]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	4b74      	ldr	r3, [pc, #464]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a73      	ldr	r2, [pc, #460]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001af0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001af4:	6013      	str	r3, [r2, #0]
 8001af6:	e01e      	b.n	8001b36 <HAL_RCC_OscConfig+0x172>
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b02:	d10c      	bne.n	8001b1e <HAL_RCC_OscConfig+0x15a>
 8001b04:	4b6d      	ldr	r3, [pc, #436]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a6c      	ldr	r2, [pc, #432]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	4b6a      	ldr	r3, [pc, #424]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a69      	ldr	r2, [pc, #420]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	e00b      	b.n	8001b36 <HAL_RCC_OscConfig+0x172>
 8001b1e:	4b67      	ldr	r3, [pc, #412]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a66      	ldr	r2, [pc, #408]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b28:	6013      	str	r3, [r2, #0]
 8001b2a:	4b64      	ldr	r3, [pc, #400]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a63      	ldr	r2, [pc, #396]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b34:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b36:	4b61      	ldr	r3, [pc, #388]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3a:	f023 020f 	bic.w	r2, r3, #15
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	495d      	ldr	r1, [pc, #372]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b4a:	1d3b      	adds	r3, r7, #4
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d059      	beq.n	8001c08 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b54:	f7ff fc48 	bl	80013e8 <HAL_GetTick>
 8001b58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5c:	e00a      	b.n	8001b74 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b5e:	f7ff fc43 	bl	80013e8 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b64      	cmp	r3, #100	; 0x64
 8001b6c:	d902      	bls.n	8001b74 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	f000 be29 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>
 8001b74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b78:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001b80:	fa93 f3a3 	rbit	r3, r3
 8001b84:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001b88:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d102      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x1e2>
 8001ba0:	4b46      	ldr	r3, [pc, #280]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	e015      	b.n	8001bd2 <HAL_RCC_OscConfig+0x20e>
 8001ba6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001baa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bae:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001bb2:	fa93 f3a3 	rbit	r3, r3
 8001bb6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001bba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bbe:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001bc2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001bc6:	fa93 f3a3 	rbit	r3, r3
 8001bca:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001bce:	4b3b      	ldr	r3, [pc, #236]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bd6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001bda:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001bde:	fa92 f2a2 	rbit	r2, r2
 8001be2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001be6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001bea:	fab2 f282 	clz	r2, r2
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	f042 0220 	orr.w	r2, r2, #32
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	f002 021f 	and.w	r2, r2, #31
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0ab      	beq.n	8001b5e <HAL_RCC_OscConfig+0x19a>
 8001c06:	e05c      	b.n	8001cc2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fbee 	bl	80013e8 <HAL_GetTick>
 8001c0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c10:	e00a      	b.n	8001c28 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c12:	f7ff fbe9 	bl	80013e8 <HAL_GetTick>
 8001c16:	4602      	mov	r2, r0
 8001c18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	; 0x64
 8001c20:	d902      	bls.n	8001c28 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	f000 bdcf 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>
 8001c28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c2c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001c34:	fa93 f3a3 	rbit	r3, r3
 8001c38:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001c3c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c40:	fab3 f383 	clz	r3, r3
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	095b      	lsrs	r3, r3, #5
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d102      	bne.n	8001c5a <HAL_RCC_OscConfig+0x296>
 8001c54:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	e015      	b.n	8001c86 <HAL_RCC_OscConfig+0x2c2>
 8001c5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c5e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c62:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001c66:	fa93 f3a3 	rbit	r3, r3
 8001c6a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001c6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c72:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001c76:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001c7a:	fa93 f3a3 	rbit	r3, r3
 8001c7e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001c82:	4b0e      	ldr	r3, [pc, #56]	; (8001cbc <HAL_RCC_OscConfig+0x2f8>)
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c8a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001c8e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001c92:	fa92 f2a2 	rbit	r2, r2
 8001c96:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001c9a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001c9e:	fab2 f282 	clz	r2, r2
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	f042 0220 	orr.w	r2, r2, #32
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	f002 021f 	and.w	r2, r2, #31
 8001cae:	2101      	movs	r1, #1
 8001cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1ab      	bne.n	8001c12 <HAL_RCC_OscConfig+0x24e>
 8001cba:	e002      	b.n	8001cc2 <HAL_RCC_OscConfig+0x2fe>
 8001cbc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f000 816f 	beq.w	8001fb0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cd2:	4bd0      	ldr	r3, [pc, #832]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 030c 	and.w	r3, r3, #12
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d00b      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cde:	4bcd      	ldr	r3, [pc, #820]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f003 030c 	and.w	r3, r3, #12
 8001ce6:	2b08      	cmp	r3, #8
 8001ce8:	d16c      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x400>
 8001cea:	4bca      	ldr	r3, [pc, #808]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d166      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x400>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001d00:	fa93 f3a3 	rbit	r3, r3
 8001d04:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001d08:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	095b      	lsrs	r3, r3, #5
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d102      	bne.n	8001d26 <HAL_RCC_OscConfig+0x362>
 8001d20:	4bbc      	ldr	r3, [pc, #752]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	e013      	b.n	8001d4e <HAL_RCC_OscConfig+0x38a>
 8001d26:	2302      	movs	r3, #2
 8001d28:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001d30:	fa93 f3a3 	rbit	r3, r3
 8001d34:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001d38:	2302      	movs	r3, #2
 8001d3a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001d3e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001d42:	fa93 f3a3 	rbit	r3, r3
 8001d46:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001d4a:	4bb2      	ldr	r3, [pc, #712]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001d54:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d58:	fa92 f2a2 	rbit	r2, r2
 8001d5c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001d60:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001d64:	fab2 f282 	clz	r2, r2
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	f042 0220 	orr.w	r2, r2, #32
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	f002 021f 	and.w	r2, r2, #31
 8001d74:	2101      	movs	r1, #1
 8001d76:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d007      	beq.n	8001d90 <HAL_RCC_OscConfig+0x3cc>
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d002      	beq.n	8001d90 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	f000 bd1b 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d90:	4ba0      	ldr	r3, [pc, #640]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	21f8      	movs	r1, #248	; 0xf8
 8001da0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001da8:	fa91 f1a1 	rbit	r1, r1
 8001dac:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001db0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001db4:	fab1 f181 	clz	r1, r1
 8001db8:	b2c9      	uxtb	r1, r1
 8001dba:	408b      	lsls	r3, r1
 8001dbc:	4995      	ldr	r1, [pc, #596]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc2:	e0f5      	b.n	8001fb0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 8085 	beq.w	8001eda <HAL_RCC_OscConfig+0x516>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001dda:	fa93 f3a3 	rbit	r3, r3
 8001dde:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001de2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de6:	fab3 f383 	clz	r3, r3
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001df0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	461a      	mov	r2, r3
 8001df8:	2301      	movs	r3, #1
 8001dfa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff faf4 	bl	80013e8 <HAL_GetTick>
 8001e00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e04:	e00a      	b.n	8001e1c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e06:	f7ff faef 	bl	80013e8 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d902      	bls.n	8001e1c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	f000 bcd5 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e22:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001e26:	fa93 f3a3 	rbit	r3, r3
 8001e2a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001e2e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e32:	fab3 f383 	clz	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	095b      	lsrs	r3, r3, #5
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d102      	bne.n	8001e4c <HAL_RCC_OscConfig+0x488>
 8001e46:	4b73      	ldr	r3, [pc, #460]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	e013      	b.n	8001e74 <HAL_RCC_OscConfig+0x4b0>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e52:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001e56:	fa93 f3a3 	rbit	r3, r3
 8001e5a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001e5e:	2302      	movs	r3, #2
 8001e60:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001e64:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001e68:	fa93 f3a3 	rbit	r3, r3
 8001e6c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001e70:	4b68      	ldr	r3, [pc, #416]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e74:	2202      	movs	r2, #2
 8001e76:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001e7a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001e7e:	fa92 f2a2 	rbit	r2, r2
 8001e82:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001e86:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001e8a:	fab2 f282 	clz	r2, r2
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	f042 0220 	orr.w	r2, r2, #32
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	f002 021f 	and.w	r2, r2, #31
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0af      	beq.n	8001e06 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea6:	4b5b      	ldr	r3, [pc, #364]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	21f8      	movs	r1, #248	; 0xf8
 8001eb6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eba:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001ebe:	fa91 f1a1 	rbit	r1, r1
 8001ec2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001ec6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001eca:	fab1 f181 	clz	r1, r1
 8001ece:	b2c9      	uxtb	r1, r1
 8001ed0:	408b      	lsls	r3, r1
 8001ed2:	4950      	ldr	r1, [pc, #320]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	600b      	str	r3, [r1, #0]
 8001ed8:	e06a      	b.n	8001fb0 <HAL_RCC_OscConfig+0x5ec>
 8001eda:	2301      	movs	r3, #1
 8001edc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001ee4:	fa93 f3a3 	rbit	r3, r3
 8001ee8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001eec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ef0:	fab3 f383 	clz	r3, r3
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001efa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	461a      	mov	r2, r3
 8001f02:	2300      	movs	r3, #0
 8001f04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f06:	f7ff fa6f 	bl	80013e8 <HAL_GetTick>
 8001f0a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0e:	e00a      	b.n	8001f26 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f10:	f7ff fa6a 	bl	80013e8 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d902      	bls.n	8001f26 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	f000 bc50 	b.w	80027c6 <HAL_RCC_OscConfig+0xe02>
 8001f26:	2302      	movs	r3, #2
 8001f28:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001f30:	fa93 f3a3 	rbit	r3, r3
 8001f34:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001f38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f3c:	fab3 f383 	clz	r3, r3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	095b      	lsrs	r3, r3, #5
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d102      	bne.n	8001f56 <HAL_RCC_OscConfig+0x592>
 8001f50:	4b30      	ldr	r3, [pc, #192]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	e013      	b.n	8001f7e <HAL_RCC_OscConfig+0x5ba>
 8001f56:	2302      	movs	r3, #2
 8001f58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001f68:	2302      	movs	r3, #2
 8001f6a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001f6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001f72:	fa93 f3a3 	rbit	r3, r3
 8001f76:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001f7a:	4b26      	ldr	r3, [pc, #152]	; (8002014 <HAL_RCC_OscConfig+0x650>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001f84:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f88:	fa92 f2a2 	rbit	r2, r2
 8001f8c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001f90:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001f94:	fab2 f282 	clz	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f042 0220 	orr.w	r2, r2, #32
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	f002 021f 	and.w	r2, r2, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1af      	bne.n	8001f10 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 80da 	beq.w	8002174 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fc0:	1d3b      	adds	r3, r7, #4
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d069      	beq.n	800209e <HAL_RCC_OscConfig+0x6da>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001fd4:	fa93 f3a3 	rbit	r3, r3
 8001fd8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe0:	fab3 f383 	clz	r3, r3
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <HAL_RCC_OscConfig+0x654>)
 8001fea:	4413      	add	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	461a      	mov	r2, r3
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff4:	f7ff f9f8 	bl	80013e8 <HAL_GetTick>
 8001ff8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ffc:	e00e      	b.n	800201c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ffe:	f7ff f9f3 	bl	80013e8 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d906      	bls.n	800201c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e3d9      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 8002012:	bf00      	nop
 8002014:	40021000 	.word	0x40021000
 8002018:	10908120 	.word	0x10908120
 800201c:	2302      	movs	r3, #2
 800201e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002022:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002026:	fa93 f3a3 	rbit	r3, r3
 800202a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800202e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002032:	2202      	movs	r2, #2
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	fa93 f2a3 	rbit	r2, r3
 8002040:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800204a:	2202      	movs	r2, #2
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	fa93 f2a3 	rbit	r2, r3
 8002058:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800205c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800205e:	4ba5      	ldr	r3, [pc, #660]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002060:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002062:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002066:	2102      	movs	r1, #2
 8002068:	6019      	str	r1, [r3, #0]
 800206a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	fa93 f1a3 	rbit	r1, r3
 8002074:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002078:	6019      	str	r1, [r3, #0]
  return result;
 800207a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	fab3 f383 	clz	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f003 031f 	and.w	r3, r3, #31
 8002090:	2101      	movs	r1, #1
 8002092:	fa01 f303 	lsl.w	r3, r1, r3
 8002096:	4013      	ands	r3, r2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0b0      	beq.n	8001ffe <HAL_RCC_OscConfig+0x63a>
 800209c:	e06a      	b.n	8002174 <HAL_RCC_OscConfig+0x7b0>
 800209e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80020a2:	2201      	movs	r2, #1
 80020a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	fa93 f2a3 	rbit	r2, r3
 80020b0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020b4:	601a      	str	r2, [r3, #0]
  return result;
 80020b6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020ba:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020bc:	fab3 f383 	clz	r3, r3
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	461a      	mov	r2, r3
 80020c4:	4b8c      	ldr	r3, [pc, #560]	; (80022f8 <HAL_RCC_OscConfig+0x934>)
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	461a      	mov	r2, r3
 80020cc:	2300      	movs	r3, #0
 80020ce:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d0:	f7ff f98a 	bl	80013e8 <HAL_GetTick>
 80020d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d8:	e009      	b.n	80020ee <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff f985 	bl	80013e8 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e36b      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 80020ee:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80020f2:	2202      	movs	r2, #2
 80020f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	fa93 f2a3 	rbit	r2, r3
 8002100:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800210a:	2202      	movs	r2, #2
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	fa93 f2a3 	rbit	r2, r3
 8002118:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002122:	2202      	movs	r2, #2
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	fa93 f2a3 	rbit	r2, r3
 8002130:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002134:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002136:	4b6f      	ldr	r3, [pc, #444]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002138:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800213a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800213e:	2102      	movs	r1, #2
 8002140:	6019      	str	r1, [r3, #0]
 8002142:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	fa93 f1a3 	rbit	r1, r3
 800214c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002150:	6019      	str	r1, [r3, #0]
  return result;
 8002152:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	fab3 f383 	clz	r3, r3
 800215c:	b2db      	uxtb	r3, r3
 800215e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002162:	b2db      	uxtb	r3, r3
 8002164:	f003 031f 	and.w	r3, r3, #31
 8002168:	2101      	movs	r1, #1
 800216a:	fa01 f303 	lsl.w	r3, r1, r3
 800216e:	4013      	ands	r3, r2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1b2      	bne.n	80020da <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002174:	1d3b      	adds	r3, r7, #4
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0304 	and.w	r3, r3, #4
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8158 	beq.w	8002434 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002184:	2300      	movs	r3, #0
 8002186:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800218a:	4b5a      	ldr	r3, [pc, #360]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d112      	bne.n	80021bc <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002196:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	4a56      	ldr	r2, [pc, #344]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800219c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021a0:	61d3      	str	r3, [r2, #28]
 80021a2:	4b54      	ldr	r3, [pc, #336]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80021aa:	f107 0308 	add.w	r3, r7, #8
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	f107 0308 	add.w	r3, r7, #8
 80021b4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80021b6:	2301      	movs	r3, #1
 80021b8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021bc:	4b4f      	ldr	r3, [pc, #316]	; (80022fc <HAL_RCC_OscConfig+0x938>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d11a      	bne.n	80021fe <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021c8:	4b4c      	ldr	r3, [pc, #304]	; (80022fc <HAL_RCC_OscConfig+0x938>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a4b      	ldr	r2, [pc, #300]	; (80022fc <HAL_RCC_OscConfig+0x938>)
 80021ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021d4:	f7ff f908 	bl	80013e8 <HAL_GetTick>
 80021d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021dc:	e009      	b.n	80021f2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021de:	f7ff f903 	bl	80013e8 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b64      	cmp	r3, #100	; 0x64
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e2e9      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f2:	4b42      	ldr	r3, [pc, #264]	; (80022fc <HAL_RCC_OscConfig+0x938>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0ef      	beq.n	80021de <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d106      	bne.n	8002216 <HAL_RCC_OscConfig+0x852>
 8002208:	4b3a      	ldr	r3, [pc, #232]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	4a39      	ldr	r2, [pc, #228]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6213      	str	r3, [r2, #32]
 8002214:	e02f      	b.n	8002276 <HAL_RCC_OscConfig+0x8b2>
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10c      	bne.n	800223a <HAL_RCC_OscConfig+0x876>
 8002220:	4b34      	ldr	r3, [pc, #208]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	4a33      	ldr	r2, [pc, #204]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002226:	f023 0301 	bic.w	r3, r3, #1
 800222a:	6213      	str	r3, [r2, #32]
 800222c:	4b31      	ldr	r3, [pc, #196]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	4a30      	ldr	r2, [pc, #192]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002232:	f023 0304 	bic.w	r3, r3, #4
 8002236:	6213      	str	r3, [r2, #32]
 8002238:	e01d      	b.n	8002276 <HAL_RCC_OscConfig+0x8b2>
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b05      	cmp	r3, #5
 8002242:	d10c      	bne.n	800225e <HAL_RCC_OscConfig+0x89a>
 8002244:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	4a2a      	ldr	r2, [pc, #168]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800224a:	f043 0304 	orr.w	r3, r3, #4
 800224e:	6213      	str	r3, [r2, #32]
 8002250:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a27      	ldr	r2, [pc, #156]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6213      	str	r3, [r2, #32]
 800225c:	e00b      	b.n	8002276 <HAL_RCC_OscConfig+0x8b2>
 800225e:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	4a24      	ldr	r2, [pc, #144]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	6213      	str	r3, [r2, #32]
 800226a:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 8002270:	f023 0304 	bic.w	r3, r3, #4
 8002274:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002276:	1d3b      	adds	r3, r7, #4
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d06b      	beq.n	8002358 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002280:	f7ff f8b2 	bl	80013e8 <HAL_GetTick>
 8002284:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002288:	e00b      	b.n	80022a2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800228a:	f7ff f8ad 	bl	80013e8 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	f241 3288 	movw	r2, #5000	; 0x1388
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e291      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 80022a2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80022a6:	2202      	movs	r2, #2
 80022a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022aa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	fa93 f2a3 	rbit	r2, r3
 80022b4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80022be:	2202      	movs	r2, #2
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	fa93 f2a3 	rbit	r2, r3
 80022cc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80022d0:	601a      	str	r2, [r3, #0]
  return result;
 80022d2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80022d6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d8:	fab3 f383 	clz	r3, r3
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	f043 0302 	orr.w	r3, r3, #2
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d109      	bne.n	8002300 <HAL_RCC_OscConfig+0x93c>
 80022ec:	4b01      	ldr	r3, [pc, #4]	; (80022f4 <HAL_RCC_OscConfig+0x930>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	e014      	b.n	800231c <HAL_RCC_OscConfig+0x958>
 80022f2:	bf00      	nop
 80022f4:	40021000 	.word	0x40021000
 80022f8:	10908120 	.word	0x10908120
 80022fc:	40007000 	.word	0x40007000
 8002300:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002304:	2202      	movs	r2, #2
 8002306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	fa93 f2a3 	rbit	r2, r3
 8002312:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	4bbb      	ldr	r3, [pc, #748]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002320:	2102      	movs	r1, #2
 8002322:	6011      	str	r1, [r2, #0]
 8002324:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002328:	6812      	ldr	r2, [r2, #0]
 800232a:	fa92 f1a2 	rbit	r1, r2
 800232e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002332:	6011      	str	r1, [r2, #0]
  return result;
 8002334:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002338:	6812      	ldr	r2, [r2, #0]
 800233a:	fab2 f282 	clz	r2, r2
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	f002 021f 	and.w	r2, r2, #31
 800234a:	2101      	movs	r1, #1
 800234c:	fa01 f202 	lsl.w	r2, r1, r2
 8002350:	4013      	ands	r3, r2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d099      	beq.n	800228a <HAL_RCC_OscConfig+0x8c6>
 8002356:	e063      	b.n	8002420 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002358:	f7ff f846 	bl	80013e8 <HAL_GetTick>
 800235c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002360:	e00b      	b.n	800237a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002362:	f7ff f841 	bl	80013e8 <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002372:	4293      	cmp	r3, r2
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e225      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 800237a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800237e:	2202      	movs	r2, #2
 8002380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002382:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	fa93 f2a3 	rbit	r2, r3
 800238c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002396:	2202      	movs	r2, #2
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	fa93 f2a3 	rbit	r2, r3
 80023a4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80023a8:	601a      	str	r2, [r3, #0]
  return result;
 80023aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80023ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b0:	fab3 f383 	clz	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	f043 0302 	orr.w	r3, r3, #2
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d102      	bne.n	80023ca <HAL_RCC_OscConfig+0xa06>
 80023c4:	4b90      	ldr	r3, [pc, #576]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	e00d      	b.n	80023e6 <HAL_RCC_OscConfig+0xa22>
 80023ca:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80023ce:	2202      	movs	r2, #2
 80023d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	fa93 f2a3 	rbit	r2, r3
 80023dc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	4b89      	ldr	r3, [pc, #548]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80023ea:	2102      	movs	r1, #2
 80023ec:	6011      	str	r1, [r2, #0]
 80023ee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	fa92 f1a2 	rbit	r1, r2
 80023f8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80023fc:	6011      	str	r1, [r2, #0]
  return result;
 80023fe:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002402:	6812      	ldr	r2, [r2, #0]
 8002404:	fab2 f282 	clz	r2, r2
 8002408:	b2d2      	uxtb	r2, r2
 800240a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	f002 021f 	and.w	r2, r2, #31
 8002414:	2101      	movs	r1, #1
 8002416:	fa01 f202 	lsl.w	r2, r1, r2
 800241a:	4013      	ands	r3, r2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1a0      	bne.n	8002362 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002420:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002424:	2b01      	cmp	r3, #1
 8002426:	d105      	bne.n	8002434 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002428:	4b77      	ldr	r3, [pc, #476]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	4a76      	ldr	r2, [pc, #472]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 800242e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002432:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002434:	1d3b      	adds	r3, r7, #4
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	2b00      	cmp	r3, #0
 800243c:	f000 81c2 	beq.w	80027c4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002440:	4b71      	ldr	r3, [pc, #452]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	f000 819c 	beq.w	8002786 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	2b02      	cmp	r3, #2
 8002456:	f040 8114 	bne.w	8002682 <HAL_RCC_OscConfig+0xcbe>
 800245a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800245e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002462:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	fa93 f2a3 	rbit	r2, r3
 800246e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002472:	601a      	str	r2, [r3, #0]
  return result;
 8002474:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002478:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800247a:	fab3 f383 	clz	r3, r3
 800247e:	b2db      	uxtb	r3, r3
 8002480:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002484:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	461a      	mov	r2, r3
 800248c:	2300      	movs	r3, #0
 800248e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002490:	f7fe ffaa 	bl	80013e8 <HAL_GetTick>
 8002494:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002498:	e009      	b.n	80024ae <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800249a:	f7fe ffa5 	bl	80013e8 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e18b      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 80024ae:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80024b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	fa93 f2a3 	rbit	r2, r3
 80024c2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80024c6:	601a      	str	r2, [r3, #0]
  return result;
 80024c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80024cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ce:	fab3 f383 	clz	r3, r3
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	095b      	lsrs	r3, r3, #5
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d102      	bne.n	80024e8 <HAL_RCC_OscConfig+0xb24>
 80024e2:	4b49      	ldr	r3, [pc, #292]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	e01b      	b.n	8002520 <HAL_RCC_OscConfig+0xb5c>
 80024e8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80024ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	fa93 f2a3 	rbit	r2, r3
 80024fc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002506:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	fa93 f2a3 	rbit	r2, r3
 8002516:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	4b3a      	ldr	r3, [pc, #232]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 800251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002520:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002524:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002528:	6011      	str	r1, [r2, #0]
 800252a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800252e:	6812      	ldr	r2, [r2, #0]
 8002530:	fa92 f1a2 	rbit	r1, r2
 8002534:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002538:	6011      	str	r1, [r2, #0]
  return result;
 800253a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800253e:	6812      	ldr	r2, [r2, #0]
 8002540:	fab2 f282 	clz	r2, r2
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	f042 0220 	orr.w	r2, r2, #32
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	f002 021f 	and.w	r2, r2, #31
 8002550:	2101      	movs	r1, #1
 8002552:	fa01 f202 	lsl.w	r2, r1, r2
 8002556:	4013      	ands	r3, r2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d19e      	bne.n	800249a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800255c:	4b2a      	ldr	r3, [pc, #168]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002564:	1d3b      	adds	r3, r7, #4
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	430b      	orrs	r3, r1
 8002572:	4925      	ldr	r1, [pc, #148]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 8002574:	4313      	orrs	r3, r2
 8002576:	604b      	str	r3, [r1, #4]
 8002578:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800257c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002580:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	fa93 f2a3 	rbit	r2, r3
 800258c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002590:	601a      	str	r2, [r3, #0]
  return result;
 8002592:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002596:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002598:	fab3 f383 	clz	r3, r3
 800259c:	b2db      	uxtb	r3, r3
 800259e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	461a      	mov	r2, r3
 80025aa:	2301      	movs	r3, #1
 80025ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7fe ff1b 	bl	80013e8 <HAL_GetTick>
 80025b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025b6:	e009      	b.n	80025cc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b8:	f7fe ff16 	bl	80013e8 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e0fc      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 80025cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80025d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	fa93 f2a3 	rbit	r2, r3
 80025e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80025e4:	601a      	str	r2, [r3, #0]
  return result;
 80025e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80025ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d105      	bne.n	800260c <HAL_RCC_OscConfig+0xc48>
 8002600:	4b01      	ldr	r3, [pc, #4]	; (8002608 <HAL_RCC_OscConfig+0xc44>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	e01e      	b.n	8002644 <HAL_RCC_OscConfig+0xc80>
 8002606:	bf00      	nop
 8002608:	40021000 	.word	0x40021000
 800260c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002610:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002614:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002616:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	fa93 f2a3 	rbit	r2, r3
 8002620:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800262a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	fa93 f2a3 	rbit	r2, r3
 800263a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	4b63      	ldr	r3, [pc, #396]	; (80027d0 <HAL_RCC_OscConfig+0xe0c>)
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002648:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800264c:	6011      	str	r1, [r2, #0]
 800264e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	fa92 f1a2 	rbit	r1, r2
 8002658:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800265c:	6011      	str	r1, [r2, #0]
  return result;
 800265e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002662:	6812      	ldr	r2, [r2, #0]
 8002664:	fab2 f282 	clz	r2, r2
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	f042 0220 	orr.w	r2, r2, #32
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	f002 021f 	and.w	r2, r2, #31
 8002674:	2101      	movs	r1, #1
 8002676:	fa01 f202 	lsl.w	r2, r1, r2
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d09b      	beq.n	80025b8 <HAL_RCC_OscConfig+0xbf4>
 8002680:	e0a0      	b.n	80027c4 <HAL_RCC_OscConfig+0xe00>
 8002682:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002686:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800268a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	fa93 f2a3 	rbit	r2, r3
 8002696:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800269a:	601a      	str	r2, [r3, #0]
  return result;
 800269c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026a0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a2:	fab3 f383 	clz	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	461a      	mov	r2, r3
 80026b4:	2300      	movs	r3, #0
 80026b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7fe fe96 	bl	80013e8 <HAL_GetTick>
 80026bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c0:	e009      	b.n	80026d6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c2:	f7fe fe91 	bl	80013e8 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e077      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
 80026d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	fa93 f2a3 	rbit	r2, r3
 80026ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ee:	601a      	str	r2, [r3, #0]
  return result;
 80026f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026f6:	fab3 f383 	clz	r3, r3
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	095b      	lsrs	r3, r3, #5
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b01      	cmp	r3, #1
 8002708:	d102      	bne.n	8002710 <HAL_RCC_OscConfig+0xd4c>
 800270a:	4b31      	ldr	r3, [pc, #196]	; (80027d0 <HAL_RCC_OscConfig+0xe0c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	e01b      	b.n	8002748 <HAL_RCC_OscConfig+0xd84>
 8002710:	f107 0320 	add.w	r3, r7, #32
 8002714:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271a:	f107 0320 	add.w	r3, r7, #32
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	fa93 f2a3 	rbit	r2, r3
 8002724:	f107 031c 	add.w	r3, r7, #28
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	f107 0318 	add.w	r3, r7, #24
 800272e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	f107 0318 	add.w	r3, r7, #24
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	fa93 f2a3 	rbit	r2, r3
 800273e:	f107 0314 	add.w	r3, r7, #20
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	4b22      	ldr	r3, [pc, #136]	; (80027d0 <HAL_RCC_OscConfig+0xe0c>)
 8002746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002748:	f107 0210 	add.w	r2, r7, #16
 800274c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002750:	6011      	str	r1, [r2, #0]
 8002752:	f107 0210 	add.w	r2, r7, #16
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	fa92 f1a2 	rbit	r1, r2
 800275c:	f107 020c 	add.w	r2, r7, #12
 8002760:	6011      	str	r1, [r2, #0]
  return result;
 8002762:	f107 020c 	add.w	r2, r7, #12
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	fab2 f282 	clz	r2, r2
 800276c:	b2d2      	uxtb	r2, r2
 800276e:	f042 0220 	orr.w	r2, r2, #32
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	f002 021f 	and.w	r2, r2, #31
 8002778:	2101      	movs	r1, #1
 800277a:	fa01 f202 	lsl.w	r2, r1, r2
 800277e:	4013      	ands	r3, r2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d19e      	bne.n	80026c2 <HAL_RCC_OscConfig+0xcfe>
 8002784:	e01e      	b.n	80027c4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	69db      	ldr	r3, [r3, #28]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e018      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002794:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <HAL_RCC_OscConfig+0xe0c>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800279c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80027a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80027a4:	1d3b      	adds	r3, r7, #4
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d108      	bne.n	80027c0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80027ae:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80027b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40021000 	.word	0x40021000

080027d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b09e      	sub	sp, #120	; 0x78
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e162      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027ec:	4b90      	ldr	r3, [pc, #576]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d910      	bls.n	800281c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fa:	4b8d      	ldr	r3, [pc, #564]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 0207 	bic.w	r2, r3, #7
 8002802:	498b      	ldr	r1, [pc, #556]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800280a:	4b89      	ldr	r3, [pc, #548]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	429a      	cmp	r2, r3
 8002816:	d001      	beq.n	800281c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e14a      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d008      	beq.n	800283a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002828:	4b82      	ldr	r3, [pc, #520]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	497f      	ldr	r1, [pc, #508]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 8002836:	4313      	orrs	r3, r2
 8002838:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 80dc 	beq.w	8002a00 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d13c      	bne.n	80028ca <HAL_RCC_ClockConfig+0xf6>
 8002850:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002854:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002856:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002858:	fa93 f3a3 	rbit	r3, r3
 800285c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800285e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	b2db      	uxtb	r3, r3
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d102      	bne.n	800287a <HAL_RCC_ClockConfig+0xa6>
 8002874:	4b6f      	ldr	r3, [pc, #444]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	e00f      	b.n	800289a <HAL_RCC_ClockConfig+0xc6>
 800287a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800287e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	667b      	str	r3, [r7, #100]	; 0x64
 8002888:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800288c:	663b      	str	r3, [r7, #96]	; 0x60
 800288e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002890:	fa93 f3a3 	rbit	r3, r3
 8002894:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002896:	4b67      	ldr	r3, [pc, #412]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 8002898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800289e:	65ba      	str	r2, [r7, #88]	; 0x58
 80028a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028a2:	fa92 f2a2 	rbit	r2, r2
 80028a6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80028a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80028aa:	fab2 f282 	clz	r2, r2
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	f042 0220 	orr.w	r2, r2, #32
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	f002 021f 	and.w	r2, r2, #31
 80028ba:	2101      	movs	r1, #1
 80028bc:	fa01 f202 	lsl.w	r2, r1, r2
 80028c0:	4013      	ands	r3, r2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d17b      	bne.n	80029be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e0f3      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d13c      	bne.n	800294c <HAL_RCC_ClockConfig+0x178>
 80028d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80028e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e2:	fab3 f383 	clz	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	095b      	lsrs	r3, r3, #5
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d102      	bne.n	80028fc <HAL_RCC_ClockConfig+0x128>
 80028f6:	4b4f      	ldr	r3, [pc, #316]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	e00f      	b.n	800291c <HAL_RCC_ClockConfig+0x148>
 80028fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002900:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002904:	fa93 f3a3 	rbit	r3, r3
 8002908:	647b      	str	r3, [r7, #68]	; 0x44
 800290a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800290e:	643b      	str	r3, [r7, #64]	; 0x40
 8002910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002912:	fa93 f3a3 	rbit	r3, r3
 8002916:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002918:	4b46      	ldr	r3, [pc, #280]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 800291a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002920:	63ba      	str	r2, [r7, #56]	; 0x38
 8002922:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002924:	fa92 f2a2 	rbit	r2, r2
 8002928:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800292a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800292c:	fab2 f282 	clz	r2, r2
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	f042 0220 	orr.w	r2, r2, #32
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	f002 021f 	and.w	r2, r2, #31
 800293c:	2101      	movs	r1, #1
 800293e:	fa01 f202 	lsl.w	r2, r1, r2
 8002942:	4013      	ands	r3, r2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d13a      	bne.n	80029be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e0b2      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
 800294c:	2302      	movs	r3, #2
 800294e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002952:	fa93 f3a3 	rbit	r3, r3
 8002956:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	095b      	lsrs	r3, r3, #5
 8002962:	b2db      	uxtb	r3, r3
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b01      	cmp	r3, #1
 800296c:	d102      	bne.n	8002974 <HAL_RCC_ClockConfig+0x1a0>
 800296e:	4b31      	ldr	r3, [pc, #196]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	e00d      	b.n	8002990 <HAL_RCC_ClockConfig+0x1bc>
 8002974:	2302      	movs	r3, #2
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297a:	fa93 f3a3 	rbit	r3, r3
 800297e:	627b      	str	r3, [r7, #36]	; 0x24
 8002980:	2302      	movs	r3, #2
 8002982:	623b      	str	r3, [r7, #32]
 8002984:	6a3b      	ldr	r3, [r7, #32]
 8002986:	fa93 f3a3 	rbit	r3, r3
 800298a:	61fb      	str	r3, [r7, #28]
 800298c:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 800298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002990:	2202      	movs	r2, #2
 8002992:	61ba      	str	r2, [r7, #24]
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	fa92 f2a2 	rbit	r2, r2
 800299a:	617a      	str	r2, [r7, #20]
  return result;
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	fab2 f282 	clz	r2, r2
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	f042 0220 	orr.w	r2, r2, #32
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	f002 021f 	and.w	r2, r2, #31
 80029ae:	2101      	movs	r1, #1
 80029b0:	fa01 f202 	lsl.w	r2, r1, r2
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e079      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029be:	4b1d      	ldr	r3, [pc, #116]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f023 0203 	bic.w	r2, r3, #3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	491a      	ldr	r1, [pc, #104]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029d0:	f7fe fd0a 	bl	80013e8 <HAL_GetTick>
 80029d4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029d6:	e00a      	b.n	80029ee <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d8:	f7fe fd06 	bl	80013e8 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e061      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ee:	4b11      	ldr	r3, [pc, #68]	; (8002a34 <HAL_RCC_ClockConfig+0x260>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 020c 	and.w	r2, r3, #12
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d1eb      	bne.n	80029d8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a00:	4b0b      	ldr	r3, [pc, #44]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d214      	bcs.n	8002a38 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0e:	4b08      	ldr	r3, [pc, #32]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 0207 	bic.w	r2, r3, #7
 8002a16:	4906      	ldr	r1, [pc, #24]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1e:	4b04      	ldr	r3, [pc, #16]	; (8002a30 <HAL_RCC_ClockConfig+0x25c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e040      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x2de>
 8002a30:	40022000 	.word	0x40022000
 8002a34:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d008      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a44:	4b1d      	ldr	r3, [pc, #116]	; (8002abc <HAL_RCC_ClockConfig+0x2e8>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	491a      	ldr	r1, [pc, #104]	; (8002abc <HAL_RCC_ClockConfig+0x2e8>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d009      	beq.n	8002a76 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a62:	4b16      	ldr	r3, [pc, #88]	; (8002abc <HAL_RCC_ClockConfig+0x2e8>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4912      	ldr	r1, [pc, #72]	; (8002abc <HAL_RCC_ClockConfig+0x2e8>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a76:	f000 f829 	bl	8002acc <HAL_RCC_GetSysClockFreq>
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	; (8002abc <HAL_RCC_ClockConfig+0x2e8>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a84:	22f0      	movs	r2, #240	; 0xf0
 8002a86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	fa92 f2a2 	rbit	r2, r2
 8002a8e:	60fa      	str	r2, [r7, #12]
  return result;
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	fab2 f282 	clz	r2, r2
 8002a96:	b2d2      	uxtb	r2, r2
 8002a98:	40d3      	lsrs	r3, r2
 8002a9a:	4a09      	ldr	r2, [pc, #36]	; (8002ac0 <HAL_RCC_ClockConfig+0x2ec>)
 8002a9c:	5cd3      	ldrb	r3, [r2, r3]
 8002a9e:	fa21 f303 	lsr.w	r3, r1, r3
 8002aa2:	4a08      	ldr	r2, [pc, #32]	; (8002ac4 <HAL_RCC_ClockConfig+0x2f0>)
 8002aa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002aa6:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <HAL_RCC_ClockConfig+0x2f4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe fc58 	bl	8001360 <HAL_InitTick>
  
  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3778      	adds	r7, #120	; 0x78
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	080054a8 	.word	0x080054a8
 8002ac4:	20000000 	.word	0x20000000
 8002ac8:	20000004 	.word	0x20000004

08002acc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b08b      	sub	sp, #44	; 0x2c
 8002ad0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61fb      	str	r3, [r7, #28]
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	61bb      	str	r3, [r7, #24]
 8002ada:	2300      	movs	r3, #0
 8002adc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002ae6:	4b29      	ldr	r3, [pc, #164]	; (8002b8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d002      	beq.n	8002afc <HAL_RCC_GetSysClockFreq+0x30>
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d003      	beq.n	8002b02 <HAL_RCC_GetSysClockFreq+0x36>
 8002afa:	e03c      	b.n	8002b76 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002afc:	4b24      	ldr	r3, [pc, #144]	; (8002b90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002afe:	623b      	str	r3, [r7, #32]
      break;
 8002b00:	e03c      	b.n	8002b7c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002b08:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002b0c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	fa92 f2a2 	rbit	r2, r2
 8002b14:	607a      	str	r2, [r7, #4]
  return result;
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	fab2 f282 	clz	r2, r2
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	40d3      	lsrs	r3, r2
 8002b20:	4a1c      	ldr	r2, [pc, #112]	; (8002b94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002b22:	5cd3      	ldrb	r3, [r2, r3]
 8002b24:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002b26:	4b19      	ldr	r3, [pc, #100]	; (8002b8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2a:	f003 030f 	and.w	r3, r3, #15
 8002b2e:	220f      	movs	r2, #15
 8002b30:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	fa92 f2a2 	rbit	r2, r2
 8002b38:	60fa      	str	r2, [r7, #12]
  return result;
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	fab2 f282 	clz	r2, r2
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	40d3      	lsrs	r3, r2
 8002b44:	4a14      	ldr	r2, [pc, #80]	; (8002b98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002b46:	5cd3      	ldrb	r3, [r2, r3]
 8002b48:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d008      	beq.n	8002b66 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b54:	4a0e      	ldr	r2, [pc, #56]	; (8002b90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	fb02 f303 	mul.w	r3, r2, r3
 8002b62:	627b      	str	r3, [r7, #36]	; 0x24
 8002b64:	e004      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	4a0c      	ldr	r2, [pc, #48]	; (8002b9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	623b      	str	r3, [r7, #32]
      break;
 8002b74:	e002      	b.n	8002b7c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b76:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b78:	623b      	str	r3, [r7, #32]
      break;
 8002b7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b7c:	6a3b      	ldr	r3, [r7, #32]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	372c      	adds	r7, #44	; 0x2c
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	007a1200 	.word	0x007a1200
 8002b94:	080054c0 	.word	0x080054c0
 8002b98:	080054d0 	.word	0x080054d0
 8002b9c:	003d0900 	.word	0x003d0900

08002ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ba4:	4b03      	ldr	r3, [pc, #12]	; (8002bb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	20000000 	.word	0x20000000

08002bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002bbe:	f7ff ffef 	bl	8002ba0 <HAL_RCC_GetHCLKFreq>
 8002bc2:	4601      	mov	r1, r0
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bcc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002bd0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	fa92 f2a2 	rbit	r2, r2
 8002bd8:	603a      	str	r2, [r7, #0]
  return result;
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	fab2 f282 	clz	r2, r2
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	40d3      	lsrs	r3, r2
 8002be4:	4a04      	ldr	r2, [pc, #16]	; (8002bf8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002be6:	5cd3      	ldrb	r3, [r2, r3]
 8002be8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	080054b8 	.word	0x080054b8

08002bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002c02:	f7ff ffcd 	bl	8002ba0 <HAL_RCC_GetHCLKFreq>
 8002c06:	4601      	mov	r1, r0
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002c10:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002c14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	fa92 f2a2 	rbit	r2, r2
 8002c1c:	603a      	str	r2, [r7, #0]
  return result;
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	fab2 f282 	clz	r2, r2
 8002c24:	b2d2      	uxtb	r2, r2
 8002c26:	40d3      	lsrs	r3, r2
 8002c28:	4a04      	ldr	r2, [pc, #16]	; (8002c3c <HAL_RCC_GetPCLK2Freq+0x40>)
 8002c2a:	5cd3      	ldrb	r3, [r2, r3]
 8002c2c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002c30:	4618      	mov	r0, r3
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	080054b8 	.word	0x080054b8

08002c40 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b092      	sub	sp, #72	; 0x48
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002c50:	2300      	movs	r3, #0
 8002c52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f000 80d4 	beq.w	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c64:	4b4e      	ldr	r3, [pc, #312]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10e      	bne.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c70:	4b4b      	ldr	r3, [pc, #300]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	4a4a      	ldr	r2, [pc, #296]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c7a:	61d3      	str	r3, [r2, #28]
 8002c7c:	4b48      	ldr	r3, [pc, #288]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c7e:	69db      	ldr	r3, [r3, #28]
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8e:	4b45      	ldr	r3, [pc, #276]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d118      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c9a:	4b42      	ldr	r3, [pc, #264]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a41      	ldr	r2, [pc, #260]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ca6:	f7fe fb9f 	bl	80013e8 <HAL_GetTick>
 8002caa:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cac:	e008      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cae:	f7fe fb9b 	bl	80013e8 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b64      	cmp	r3, #100	; 0x64
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e169      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	4b38      	ldr	r3, [pc, #224]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0f0      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ccc:	4b34      	ldr	r3, [pc, #208]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f000 8084 	beq.w	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d07c      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cec:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	fa93 f3a3 	rbit	r3, r3
 8002d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4b26      	ldr	r3, [pc, #152]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	461a      	mov	r2, r3
 8002d16:	2301      	movs	r3, #1
 8002d18:	6013      	str	r3, [r2, #0]
 8002d1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d22:	fa93 f3a3 	rbit	r3, r3
 8002d26:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d2a:	fab3 f383 	clz	r3, r3
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	461a      	mov	r2, r3
 8002d32:	4b1d      	ldr	r3, [pc, #116]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	461a      	mov	r2, r3
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d3e:	4a18      	ldr	r2, [pc, #96]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d42:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d04b      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4e:	f7fe fb4b 	bl	80013e8 <HAL_GetTick>
 8002d52:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d54:	e00a      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d56:	f7fe fb47 	bl	80013e8 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e113      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d72:	fa93 f3a3 	rbit	r3, r3
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
 8002d78:	2302      	movs	r3, #2
 8002d7a:	623b      	str	r3, [r7, #32]
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	fa93 f3a3 	rbit	r3, r3
 8002d82:	61fb      	str	r3, [r7, #28]
  return result;
 8002d84:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d86:	fab3 f383 	clz	r3, r3
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	095b      	lsrs	r3, r3, #5
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f043 0302 	orr.w	r3, r3, #2
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d108      	bne.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002d9a:	4b01      	ldr	r3, [pc, #4]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	e00d      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40007000 	.word	0x40007000
 8002da8:	10908100 	.word	0x10908100
 8002dac:	2302      	movs	r3, #2
 8002dae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	4b78      	ldr	r3, [pc, #480]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	613a      	str	r2, [r7, #16]
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	fa92 f2a2 	rbit	r2, r2
 8002dc6:	60fa      	str	r2, [r7, #12]
  return result;
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	fab2 f282 	clz	r2, r2
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dd4:	b2d2      	uxtb	r2, r2
 8002dd6:	f002 021f 	and.w	r2, r2, #31
 8002dda:	2101      	movs	r1, #1
 8002ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8002de0:	4013      	ands	r3, r2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0b7      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002de6:	4b6d      	ldr	r3, [pc, #436]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	496a      	ldr	r1, [pc, #424]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002df8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d105      	bne.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e00:	4b66      	ldr	r3, [pc, #408]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	4a65      	ldr	r2, [pc, #404]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e18:	4b60      	ldr	r3, [pc, #384]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1c:	f023 0203 	bic.w	r2, r3, #3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	495d      	ldr	r1, [pc, #372]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d008      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e36:	4b59      	ldr	r3, [pc, #356]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	4956      	ldr	r1, [pc, #344]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e54:	4b51      	ldr	r3, [pc, #324]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	494e      	ldr	r1, [pc, #312]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d008      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e72:	4b4a      	ldr	r3, [pc, #296]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f023 0210 	bic.w	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	4947      	ldr	r1, [pc, #284]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d008      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002e90:	4b42      	ldr	r3, [pc, #264]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9c:	493f      	ldr	r1, [pc, #252]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d008      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002eae:	4b3b      	ldr	r3, [pc, #236]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	f023 0220 	bic.w	r2, r3, #32
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	4938      	ldr	r1, [pc, #224]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0308 	and.w	r3, r3, #8
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ecc:	4b33      	ldr	r3, [pc, #204]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	695b      	ldr	r3, [r3, #20]
 8002ed8:	4930      	ldr	r1, [pc, #192]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0310 	and.w	r3, r3, #16
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d008      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002eea:	4b2c      	ldr	r3, [pc, #176]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	4929      	ldr	r1, [pc, #164]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f08:	4b24      	ldr	r3, [pc, #144]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f14:	4921      	ldr	r1, [pc, #132]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d008      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f26:	4b1d      	ldr	r3, [pc, #116]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	491a      	ldr	r1, [pc, #104]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d008      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002f44:	4b15      	ldr	r3, [pc, #84]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f48:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f50:	4912      	ldr	r1, [pc, #72]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d008      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	490b      	ldr	r1, [pc, #44]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d008      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f8c:	4903      	ldr	r1, [pc, #12]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3748      	adds	r7, #72	; 0x48
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021000 	.word	0x40021000

08002fa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e09d      	b.n	80030ee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d108      	bne.n	8002fcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fc2:	d009      	beq.n	8002fd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	61da      	str	r2, [r3, #28]
 8002fca:	e005      	b.n	8002fd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fe f868 	bl	80010c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800300e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003018:	d902      	bls.n	8003020 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	e002      	b.n	8003026 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003024:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800302e:	d007      	beq.n	8003040 <HAL_SPI_Init+0xa0>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003038:	d002      	beq.n	8003040 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	695b      	ldr	r3, [r3, #20]
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003078:	431a      	orrs	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003082:	ea42 0103 	orr.w	r1, r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	0c1b      	lsrs	r3, r3, #16
 800309c:	f003 0204 	and.w	r2, r3, #4
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a4:	f003 0310 	and.w	r3, r3, #16
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80030bc:	ea42 0103 	orr.w	r1, r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	69da      	ldr	r2, [r3, #28]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b088      	sub	sp, #32
 80030fa:	af02      	add	r7, sp, #8
 80030fc:	60f8      	str	r0, [r7, #12]
 80030fe:	60b9      	str	r1, [r7, #8]
 8003100:	603b      	str	r3, [r7, #0]
 8003102:	4613      	mov	r3, r2
 8003104:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003112:	d112      	bne.n	800313a <HAL_SPI_Receive+0x44>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d10e      	bne.n	800313a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2204      	movs	r2, #4
 8003120:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003124:	88fa      	ldrh	r2, [r7, #6]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	4613      	mov	r3, r2
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 f910 	bl	8003356 <HAL_SPI_TransmitReceive>
 8003136:	4603      	mov	r3, r0
 8003138:	e109      	b.n	800334e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003140:	2b01      	cmp	r3, #1
 8003142:	d101      	bne.n	8003148 <HAL_SPI_Receive+0x52>
 8003144:	2302      	movs	r3, #2
 8003146:	e102      	b.n	800334e <HAL_SPI_Receive+0x258>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003150:	f7fe f94a 	bl	80013e8 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b01      	cmp	r3, #1
 8003160:	d002      	beq.n	8003168 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003162:	2302      	movs	r3, #2
 8003164:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003166:	e0e9      	b.n	800333c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <HAL_SPI_Receive+0x7e>
 800316e:	88fb      	ldrh	r3, [r7, #6]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d102      	bne.n	800317a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003178:	e0e0      	b.n	800333c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2204      	movs	r2, #4
 800317e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	88fa      	ldrh	r2, [r7, #6]
 8003192:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	88fa      	ldrh	r2, [r7, #6]
 800319a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031c4:	d908      	bls.n	80031d8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	e007      	b.n	80031e8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031e6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031f0:	d10f      	bne.n	8003212 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003200:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003210:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321c:	2b40      	cmp	r3, #64	; 0x40
 800321e:	d007      	beq.n	8003230 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800322e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003238:	d867      	bhi.n	800330a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800323a:	e030      	b.n	800329e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d117      	bne.n	800327a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f103 020c 	add.w	r2, r3, #12
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	7812      	ldrb	r2, [r2, #0]
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	1c5a      	adds	r2, r3, #1
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800326c:	b29b      	uxth	r3, r3
 800326e:	3b01      	subs	r3, #1
 8003270:	b29a      	uxth	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003278:	e011      	b.n	800329e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800327a:	f7fe f8b5 	bl	80013e8 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d803      	bhi.n	8003292 <HAL_SPI_Receive+0x19c>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003290:	d102      	bne.n	8003298 <HAL_SPI_Receive+0x1a2>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d102      	bne.n	800329e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800329c:	e04e      	b.n	800333c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1c8      	bne.n	800323c <HAL_SPI_Receive+0x146>
 80032aa:	e034      	b.n	8003316 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d115      	bne.n	80032e6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	b292      	uxth	r2, r2
 80032c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	1c9a      	adds	r2, r3, #2
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3b01      	subs	r3, #1
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80032e4:	e011      	b.n	800330a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032e6:	f7fe f87f 	bl	80013e8 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d803      	bhi.n	80032fe <HAL_SPI_Receive+0x208>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fc:	d102      	bne.n	8003304 <HAL_SPI_Receive+0x20e>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d102      	bne.n	800330a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003308:	e018      	b.n	800333c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1ca      	bne.n	80032ac <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	6839      	ldr	r1, [r7, #0]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fb4c 	bl	80039b8 <SPI_EndRxTransaction>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d002      	beq.n	800332c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2220      	movs	r2, #32
 800332a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003330:	2b00      	cmp	r3, #0
 8003332:	d002      	beq.n	800333a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	75fb      	strb	r3, [r7, #23]
 8003338:	e000      	b.n	800333c <HAL_SPI_Receive+0x246>
  }

error :
 800333a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800334c:	7dfb      	ldrb	r3, [r7, #23]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b08a      	sub	sp, #40	; 0x28
 800335a:	af00      	add	r7, sp, #0
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	607a      	str	r2, [r7, #4]
 8003362:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003364:	2301      	movs	r3, #1
 8003366:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_SPI_TransmitReceive+0x26>
 8003378:	2302      	movs	r3, #2
 800337a:	e1fb      	b.n	8003774 <HAL_SPI_TransmitReceive+0x41e>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003384:	f7fe f830 	bl	80013e8 <HAL_GetTick>
 8003388:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003390:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003398:	887b      	ldrh	r3, [r7, #2]
 800339a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800339c:	887b      	ldrh	r3, [r7, #2]
 800339e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80033a0:	7efb      	ldrb	r3, [r7, #27]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d00e      	beq.n	80033c4 <HAL_SPI_TransmitReceive+0x6e>
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033ac:	d106      	bne.n	80033bc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d102      	bne.n	80033bc <HAL_SPI_TransmitReceive+0x66>
 80033b6:	7efb      	ldrb	r3, [r7, #27]
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d003      	beq.n	80033c4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80033bc:	2302      	movs	r3, #2
 80033be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80033c2:	e1cd      	b.n	8003760 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d005      	beq.n	80033d6 <HAL_SPI_TransmitReceive+0x80>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d002      	beq.n	80033d6 <HAL_SPI_TransmitReceive+0x80>
 80033d0:	887b      	ldrh	r3, [r7, #2]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d103      	bne.n	80033de <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80033dc:	e1c0      	b.n	8003760 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d003      	beq.n	80033f2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2205      	movs	r2, #5
 80033ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	887a      	ldrh	r2, [r7, #2]
 8003402:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	887a      	ldrh	r2, [r7, #2]
 800340a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	887a      	ldrh	r2, [r7, #2]
 8003418:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	887a      	ldrh	r2, [r7, #2]
 800341e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003434:	d802      	bhi.n	800343c <HAL_SPI_TransmitReceive+0xe6>
 8003436:	8a3b      	ldrh	r3, [r7, #16]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d908      	bls.n	800344e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800344a:	605a      	str	r2, [r3, #4]
 800344c:	e007      	b.n	800345e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800345c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003468:	2b40      	cmp	r3, #64	; 0x40
 800346a:	d007      	beq.n	800347c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800347a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003484:	d97c      	bls.n	8003580 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d002      	beq.n	8003494 <HAL_SPI_TransmitReceive+0x13e>
 800348e:	8a7b      	ldrh	r3, [r7, #18]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d169      	bne.n	8003568 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003498:	881a      	ldrh	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a4:	1c9a      	adds	r2, r3, #2
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034b8:	e056      	b.n	8003568 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d11b      	bne.n	8003500 <HAL_SPI_TransmitReceive+0x1aa>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d016      	beq.n	8003500 <HAL_SPI_TransmitReceive+0x1aa>
 80034d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d113      	bne.n	8003500 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034dc:	881a      	ldrh	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e8:	1c9a      	adds	r2, r3, #2
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034fc:	2300      	movs	r3, #0
 80034fe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b01      	cmp	r3, #1
 800350c:	d11c      	bne.n	8003548 <HAL_SPI_TransmitReceive+0x1f2>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003514:	b29b      	uxth	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d016      	beq.n	8003548 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68da      	ldr	r2, [r3, #12]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	b292      	uxth	r2, r2
 8003526:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352c:	1c9a      	adds	r2, r3, #2
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003538:	b29b      	uxth	r3, r3
 800353a:	3b01      	subs	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003544:	2301      	movs	r3, #1
 8003546:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003548:	f7fd ff4e 	bl	80013e8 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003554:	429a      	cmp	r2, r3
 8003556:	d807      	bhi.n	8003568 <HAL_SPI_TransmitReceive+0x212>
 8003558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355e:	d003      	beq.n	8003568 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003566:	e0fb      	b.n	8003760 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1a3      	bne.n	80034ba <HAL_SPI_TransmitReceive+0x164>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003578:	b29b      	uxth	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d19d      	bne.n	80034ba <HAL_SPI_TransmitReceive+0x164>
 800357e:	e0df      	b.n	8003740 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_SPI_TransmitReceive+0x23a>
 8003588:	8a7b      	ldrh	r3, [r7, #18]
 800358a:	2b01      	cmp	r3, #1
 800358c:	f040 80cb 	bne.w	8003726 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b01      	cmp	r3, #1
 8003598:	d912      	bls.n	80035c0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359e:	881a      	ldrh	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035aa:	1c9a      	adds	r2, r3, #2
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	3b02      	subs	r3, #2
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035be:	e0b2      	b.n	8003726 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	330c      	adds	r3, #12
 80035ca:	7812      	ldrb	r2, [r2, #0]
 80035cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035dc:	b29b      	uxth	r3, r3
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035e6:	e09e      	b.n	8003726 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d134      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x30a>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d02f      	beq.n	8003660 <HAL_SPI_TransmitReceive+0x30a>
 8003600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003602:	2b01      	cmp	r3, #1
 8003604:	d12c      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800360a:	b29b      	uxth	r3, r3
 800360c:	2b01      	cmp	r3, #1
 800360e:	d912      	bls.n	8003636 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003614:	881a      	ldrh	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003620:	1c9a      	adds	r2, r3, #2
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800362a:	b29b      	uxth	r3, r3
 800362c:	3b02      	subs	r3, #2
 800362e:	b29a      	uxth	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003634:	e012      	b.n	800365c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	330c      	adds	r3, #12
 8003640:	7812      	ldrb	r2, [r2, #0]
 8003642:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003652:	b29b      	uxth	r3, r3
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b01      	cmp	r3, #1
 800366c:	d148      	bne.n	8003700 <HAL_SPI_TransmitReceive+0x3aa>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003674:	b29b      	uxth	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d042      	beq.n	8003700 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003680:	b29b      	uxth	r3, r3
 8003682:	2b01      	cmp	r3, #1
 8003684:	d923      	bls.n	80036ce <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	b292      	uxth	r2, r2
 8003692:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	1c9a      	adds	r2, r3, #2
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b02      	subs	r3, #2
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d81f      	bhi.n	80036fc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685a      	ldr	r2, [r3, #4]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80036ca:	605a      	str	r2, [r3, #4]
 80036cc:	e016      	b.n	80036fc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f103 020c 	add.w	r2, r3, #12
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036da:	7812      	ldrb	r2, [r2, #0]
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	3b01      	subs	r3, #1
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036fc:	2301      	movs	r3, #1
 80036fe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003700:	f7fd fe72 	bl	80013e8 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800370c:	429a      	cmp	r2, r3
 800370e:	d803      	bhi.n	8003718 <HAL_SPI_TransmitReceive+0x3c2>
 8003710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003716:	d102      	bne.n	800371e <HAL_SPI_TransmitReceive+0x3c8>
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	2b00      	cmp	r3, #0
 800371c:	d103      	bne.n	8003726 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003724:	e01c      	b.n	8003760 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800372a:	b29b      	uxth	r3, r3
 800372c:	2b00      	cmp	r3, #0
 800372e:	f47f af5b 	bne.w	80035e8 <HAL_SPI_TransmitReceive+0x292>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003738:	b29b      	uxth	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	f47f af54 	bne.w	80035e8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003740:	69fa      	ldr	r2, [r7, #28]
 8003742:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 f98f 	bl	8003a68 <SPI_EndRxTxTransaction>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d006      	beq.n	800375e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	661a      	str	r2, [r3, #96]	; 0x60
 800375c:	e000      	b.n	8003760 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800375e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003770:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003774:	4618      	mov	r0, r3
 8003776:	3728      	adds	r7, #40	; 0x28
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b088      	sub	sp, #32
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	603b      	str	r3, [r7, #0]
 8003788:	4613      	mov	r3, r2
 800378a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800378c:	f7fd fe2c 	bl	80013e8 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003794:	1a9b      	subs	r3, r3, r2
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	4413      	add	r3, r2
 800379a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800379c:	f7fd fe24 	bl	80013e8 <HAL_GetTick>
 80037a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037a2:	4b39      	ldr	r3, [pc, #228]	; (8003888 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	015b      	lsls	r3, r3, #5
 80037a8:	0d1b      	lsrs	r3, r3, #20
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	fb02 f303 	mul.w	r3, r2, r3
 80037b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037b2:	e054      	b.n	800385e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ba:	d050      	beq.n	800385e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037bc:	f7fd fe14 	bl	80013e8 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d902      	bls.n	80037d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d13d      	bne.n	800384e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80037e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037ea:	d111      	bne.n	8003810 <SPI_WaitFlagStateUntilTimeout+0x94>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037f4:	d004      	beq.n	8003800 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037fe:	d107      	bne.n	8003810 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800380e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003814:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003818:	d10f      	bne.n	800383a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003838:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e017      	b.n	800387e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	3b01      	subs	r3, #1
 800385c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4013      	ands	r3, r2
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	429a      	cmp	r2, r3
 800386c:	bf0c      	ite	eq
 800386e:	2301      	moveq	r3, #1
 8003870:	2300      	movne	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	461a      	mov	r2, r3
 8003876:	79fb      	ldrb	r3, [r7, #7]
 8003878:	429a      	cmp	r2, r3
 800387a:	d19b      	bne.n	80037b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3720      	adds	r7, #32
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	20000000 	.word	0x20000000

0800388c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b08a      	sub	sp, #40	; 0x28
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
 8003898:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800389a:	2300      	movs	r3, #0
 800389c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800389e:	f7fd fda3 	bl	80013e8 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a6:	1a9b      	subs	r3, r3, r2
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	4413      	add	r3, r2
 80038ac:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80038ae:	f7fd fd9b 	bl	80013e8 <HAL_GetTick>
 80038b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	330c      	adds	r3, #12
 80038ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80038bc:	4b3d      	ldr	r3, [pc, #244]	; (80039b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4413      	add	r3, r2
 80038c6:	00da      	lsls	r2, r3, #3
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	0d1b      	lsrs	r3, r3, #20
 80038cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ce:	fb02 f303 	mul.w	r3, r2, r3
 80038d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80038d4:	e060      	b.n	8003998 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80038dc:	d107      	bne.n	80038ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d104      	bne.n	80038ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80038ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f4:	d050      	beq.n	8003998 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038f6:	f7fd fd77 	bl	80013e8 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003902:	429a      	cmp	r2, r3
 8003904:	d902      	bls.n	800390c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003908:	2b00      	cmp	r3, #0
 800390a:	d13d      	bne.n	8003988 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800391a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003924:	d111      	bne.n	800394a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800392e:	d004      	beq.n	800393a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003938:	d107      	bne.n	800394a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003948:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800394e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003952:	d10f      	bne.n	8003974 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003972:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e010      	b.n	80039aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800398e:	2300      	movs	r3, #0
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	3b01      	subs	r3, #1
 8003996:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	4013      	ands	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d196      	bne.n	80038d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3728      	adds	r7, #40	; 0x28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	20000000 	.word	0x20000000

080039b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af02      	add	r7, sp, #8
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039cc:	d111      	bne.n	80039f2 <SPI_EndRxTransaction+0x3a>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039d6:	d004      	beq.n	80039e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039e0:	d107      	bne.n	80039f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039f0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	2200      	movs	r2, #0
 80039fa:	2180      	movs	r1, #128	; 0x80
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f7ff febd 	bl	800377c <SPI_WaitFlagStateUntilTimeout>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d007      	beq.n	8003a18 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a0c:	f043 0220 	orr.w	r2, r3, #32
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e023      	b.n	8003a60 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a20:	d11d      	bne.n	8003a5e <SPI_EndRxTransaction+0xa6>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a2a:	d004      	beq.n	8003a36 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a34:	d113      	bne.n	8003a5e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f7ff ff22 	bl	800388c <SPI_WaitFifoStateUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d007      	beq.n	8003a5e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a52:	f043 0220 	orr.w	r2, r3, #32
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e000      	b.n	8003a60 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f7ff ff03 	bl	800388c <SPI_WaitFifoStateUntilTimeout>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d007      	beq.n	8003a9c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a90:	f043 0220 	orr.w	r2, r3, #32
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e027      	b.n	8003aec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2180      	movs	r1, #128	; 0x80
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f7ff fe68 	bl	800377c <SPI_WaitFlagStateUntilTimeout>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab6:	f043 0220 	orr.w	r2, r3, #32
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e014      	b.n	8003aec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f7ff fedc 	bl	800388c <SPI_WaitFifoStateUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d007      	beq.n	8003aea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ade:	f043 0220 	orr.w	r2, r3, #32
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e000      	b.n	8003aec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e048      	b.n	8003b98 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7fd fb18 	bl	800114c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2224      	movs	r2, #36	; 0x24
 8003b20:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0201 	bic.w	r2, r2, #1
 8003b30:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f8c8 	bl	8003cc8 <UART_SetConfig>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d101      	bne.n	8003b42 <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e02a      	b.n	8003b98 <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d002      	beq.n	8003b50 <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fa90 	bl	8004070 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689a      	ldr	r2, [r3, #8]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003b6e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0208 	orr.w	r2, r2, #8
 8003b7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0201 	orr.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 fb0f 	bl	80041b4 <UART_CheckIdleState>
 8003b96:	4603      	mov	r3, r0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08a      	sub	sp, #40	; 0x28
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	603b      	str	r3, [r7, #0]
 8003bac:	4613      	mov	r3, r2
 8003bae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	f040 8082 	bne.w	8003cbe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d002      	beq.n	8003bc6 <HAL_UART_Transmit+0x26>
 8003bc0:	88fb      	ldrh	r3, [r7, #6]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e07a      	b.n	8003cc0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d101      	bne.n	8003bd8 <HAL_UART_Transmit+0x38>
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	e073      	b.n	8003cc0 <HAL_UART_Transmit+0x120>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2221      	movs	r2, #33	; 0x21
 8003bec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bee:	f7fd fbfb 	bl	80013e8 <HAL_GetTick>
 8003bf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	88fa      	ldrh	r2, [r7, #6]
 8003bf8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	88fa      	ldrh	r2, [r7, #6]
 8003c00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c0c:	d108      	bne.n	8003c20 <HAL_UART_Transmit+0x80>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d104      	bne.n	8003c20 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	61bb      	str	r3, [r7, #24]
 8003c1e:	e003      	b.n	8003c28 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c24:	2300      	movs	r3, #0
 8003c26:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003c30:	e02d      	b.n	8003c8e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2180      	movs	r1, #128	; 0x80
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fb02 	bl	8004246 <UART_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e039      	b.n	8003cc0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10b      	bne.n	8003c6a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	881a      	ldrh	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c5e:	b292      	uxth	r2, r2
 8003c60:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	3302      	adds	r3, #2
 8003c66:	61bb      	str	r3, [r7, #24]
 8003c68:	e008      	b.n	8003c7c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	781a      	ldrb	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	b292      	uxth	r2, r2
 8003c74:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	3b01      	subs	r3, #1
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1cb      	bne.n	8003c32 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2140      	movs	r1, #64	; 0x40
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 face 	bl	8004246 <UART_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e005      	b.n	8003cc0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	e000      	b.n	8003cc0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003cbe:	2302      	movs	r3, #2
  }
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	431a      	orrs	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003cf6:	f023 030c 	bic.w	r3, r3, #12
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	6979      	ldr	r1, [r7, #20]
 8003d00:	430b      	orrs	r3, r1
 8003d02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4aae      	ldr	r2, [pc, #696]	; (8003ffc <UART_SetConfig+0x334>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d120      	bne.n	8003d8a <UART_SetConfig+0xc2>
 8003d48:	4bad      	ldr	r3, [pc, #692]	; (8004000 <UART_SetConfig+0x338>)
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4c:	f003 0303 	and.w	r3, r3, #3
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d817      	bhi.n	8003d84 <UART_SetConfig+0xbc>
 8003d54:	a201      	add	r2, pc, #4	; (adr r2, 8003d5c <UART_SetConfig+0x94>)
 8003d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5a:	bf00      	nop
 8003d5c:	08003d6d 	.word	0x08003d6d
 8003d60:	08003d79 	.word	0x08003d79
 8003d64:	08003d7f 	.word	0x08003d7f
 8003d68:	08003d73 	.word	0x08003d73
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	77fb      	strb	r3, [r7, #31]
 8003d70:	e0b5      	b.n	8003ede <UART_SetConfig+0x216>
 8003d72:	2302      	movs	r3, #2
 8003d74:	77fb      	strb	r3, [r7, #31]
 8003d76:	e0b2      	b.n	8003ede <UART_SetConfig+0x216>
 8003d78:	2304      	movs	r3, #4
 8003d7a:	77fb      	strb	r3, [r7, #31]
 8003d7c:	e0af      	b.n	8003ede <UART_SetConfig+0x216>
 8003d7e:	2308      	movs	r3, #8
 8003d80:	77fb      	strb	r3, [r7, #31]
 8003d82:	e0ac      	b.n	8003ede <UART_SetConfig+0x216>
 8003d84:	2310      	movs	r3, #16
 8003d86:	77fb      	strb	r3, [r7, #31]
 8003d88:	e0a9      	b.n	8003ede <UART_SetConfig+0x216>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a9d      	ldr	r2, [pc, #628]	; (8004004 <UART_SetConfig+0x33c>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d124      	bne.n	8003dde <UART_SetConfig+0x116>
 8003d94:	4b9a      	ldr	r3, [pc, #616]	; (8004000 <UART_SetConfig+0x338>)
 8003d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d9c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003da0:	d011      	beq.n	8003dc6 <UART_SetConfig+0xfe>
 8003da2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003da6:	d817      	bhi.n	8003dd8 <UART_SetConfig+0x110>
 8003da8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003dac:	d011      	beq.n	8003dd2 <UART_SetConfig+0x10a>
 8003dae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003db2:	d811      	bhi.n	8003dd8 <UART_SetConfig+0x110>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <UART_SetConfig+0xf8>
 8003db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dbc:	d006      	beq.n	8003dcc <UART_SetConfig+0x104>
 8003dbe:	e00b      	b.n	8003dd8 <UART_SetConfig+0x110>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	77fb      	strb	r3, [r7, #31]
 8003dc4:	e08b      	b.n	8003ede <UART_SetConfig+0x216>
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	77fb      	strb	r3, [r7, #31]
 8003dca:	e088      	b.n	8003ede <UART_SetConfig+0x216>
 8003dcc:	2304      	movs	r3, #4
 8003dce:	77fb      	strb	r3, [r7, #31]
 8003dd0:	e085      	b.n	8003ede <UART_SetConfig+0x216>
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	77fb      	strb	r3, [r7, #31]
 8003dd6:	e082      	b.n	8003ede <UART_SetConfig+0x216>
 8003dd8:	2310      	movs	r3, #16
 8003dda:	77fb      	strb	r3, [r7, #31]
 8003ddc:	e07f      	b.n	8003ede <UART_SetConfig+0x216>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a89      	ldr	r2, [pc, #548]	; (8004008 <UART_SetConfig+0x340>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d124      	bne.n	8003e32 <UART_SetConfig+0x16a>
 8003de8:	4b85      	ldr	r3, [pc, #532]	; (8004000 <UART_SetConfig+0x338>)
 8003dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003df0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003df4:	d011      	beq.n	8003e1a <UART_SetConfig+0x152>
 8003df6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003dfa:	d817      	bhi.n	8003e2c <UART_SetConfig+0x164>
 8003dfc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003e00:	d011      	beq.n	8003e26 <UART_SetConfig+0x15e>
 8003e02:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003e06:	d811      	bhi.n	8003e2c <UART_SetConfig+0x164>
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d003      	beq.n	8003e14 <UART_SetConfig+0x14c>
 8003e0c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e10:	d006      	beq.n	8003e20 <UART_SetConfig+0x158>
 8003e12:	e00b      	b.n	8003e2c <UART_SetConfig+0x164>
 8003e14:	2300      	movs	r3, #0
 8003e16:	77fb      	strb	r3, [r7, #31]
 8003e18:	e061      	b.n	8003ede <UART_SetConfig+0x216>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	77fb      	strb	r3, [r7, #31]
 8003e1e:	e05e      	b.n	8003ede <UART_SetConfig+0x216>
 8003e20:	2304      	movs	r3, #4
 8003e22:	77fb      	strb	r3, [r7, #31]
 8003e24:	e05b      	b.n	8003ede <UART_SetConfig+0x216>
 8003e26:	2308      	movs	r3, #8
 8003e28:	77fb      	strb	r3, [r7, #31]
 8003e2a:	e058      	b.n	8003ede <UART_SetConfig+0x216>
 8003e2c:	2310      	movs	r3, #16
 8003e2e:	77fb      	strb	r3, [r7, #31]
 8003e30:	e055      	b.n	8003ede <UART_SetConfig+0x216>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a75      	ldr	r2, [pc, #468]	; (800400c <UART_SetConfig+0x344>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d124      	bne.n	8003e86 <UART_SetConfig+0x1be>
 8003e3c:	4b70      	ldr	r3, [pc, #448]	; (8004000 <UART_SetConfig+0x338>)
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e40:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003e44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e48:	d011      	beq.n	8003e6e <UART_SetConfig+0x1a6>
 8003e4a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e4e:	d817      	bhi.n	8003e80 <UART_SetConfig+0x1b8>
 8003e50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e54:	d011      	beq.n	8003e7a <UART_SetConfig+0x1b2>
 8003e56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e5a:	d811      	bhi.n	8003e80 <UART_SetConfig+0x1b8>
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <UART_SetConfig+0x1a0>
 8003e60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e64:	d006      	beq.n	8003e74 <UART_SetConfig+0x1ac>
 8003e66:	e00b      	b.n	8003e80 <UART_SetConfig+0x1b8>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	77fb      	strb	r3, [r7, #31]
 8003e6c:	e037      	b.n	8003ede <UART_SetConfig+0x216>
 8003e6e:	2302      	movs	r3, #2
 8003e70:	77fb      	strb	r3, [r7, #31]
 8003e72:	e034      	b.n	8003ede <UART_SetConfig+0x216>
 8003e74:	2304      	movs	r3, #4
 8003e76:	77fb      	strb	r3, [r7, #31]
 8003e78:	e031      	b.n	8003ede <UART_SetConfig+0x216>
 8003e7a:	2308      	movs	r3, #8
 8003e7c:	77fb      	strb	r3, [r7, #31]
 8003e7e:	e02e      	b.n	8003ede <UART_SetConfig+0x216>
 8003e80:	2310      	movs	r3, #16
 8003e82:	77fb      	strb	r3, [r7, #31]
 8003e84:	e02b      	b.n	8003ede <UART_SetConfig+0x216>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a61      	ldr	r2, [pc, #388]	; (8004010 <UART_SetConfig+0x348>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d124      	bne.n	8003eda <UART_SetConfig+0x212>
 8003e90:	4b5b      	ldr	r3, [pc, #364]	; (8004000 <UART_SetConfig+0x338>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e94:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003e98:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e9c:	d011      	beq.n	8003ec2 <UART_SetConfig+0x1fa>
 8003e9e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ea2:	d817      	bhi.n	8003ed4 <UART_SetConfig+0x20c>
 8003ea4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ea8:	d011      	beq.n	8003ece <UART_SetConfig+0x206>
 8003eaa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003eae:	d811      	bhi.n	8003ed4 <UART_SetConfig+0x20c>
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <UART_SetConfig+0x1f4>
 8003eb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eb8:	d006      	beq.n	8003ec8 <UART_SetConfig+0x200>
 8003eba:	e00b      	b.n	8003ed4 <UART_SetConfig+0x20c>
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	77fb      	strb	r3, [r7, #31]
 8003ec0:	e00d      	b.n	8003ede <UART_SetConfig+0x216>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	77fb      	strb	r3, [r7, #31]
 8003ec6:	e00a      	b.n	8003ede <UART_SetConfig+0x216>
 8003ec8:	2304      	movs	r3, #4
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e007      	b.n	8003ede <UART_SetConfig+0x216>
 8003ece:	2308      	movs	r3, #8
 8003ed0:	77fb      	strb	r3, [r7, #31]
 8003ed2:	e004      	b.n	8003ede <UART_SetConfig+0x216>
 8003ed4:	2310      	movs	r3, #16
 8003ed6:	77fb      	strb	r3, [r7, #31]
 8003ed8:	e001      	b.n	8003ede <UART_SetConfig+0x216>
 8003eda:	2310      	movs	r3, #16
 8003edc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee6:	d15c      	bne.n	8003fa2 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8003ee8:	7ffb      	ldrb	r3, [r7, #31]
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d827      	bhi.n	8003f3e <UART_SetConfig+0x276>
 8003eee:	a201      	add	r2, pc, #4	; (adr r2, 8003ef4 <UART_SetConfig+0x22c>)
 8003ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef4:	08003f19 	.word	0x08003f19
 8003ef8:	08003f21 	.word	0x08003f21
 8003efc:	08003f29 	.word	0x08003f29
 8003f00:	08003f3f 	.word	0x08003f3f
 8003f04:	08003f2f 	.word	0x08003f2f
 8003f08:	08003f3f 	.word	0x08003f3f
 8003f0c:	08003f3f 	.word	0x08003f3f
 8003f10:	08003f3f 	.word	0x08003f3f
 8003f14:	08003f37 	.word	0x08003f37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f18:	f7fe fe4e 	bl	8002bb8 <HAL_RCC_GetPCLK1Freq>
 8003f1c:	61b8      	str	r0, [r7, #24]
        break;
 8003f1e:	e013      	b.n	8003f48 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f20:	f7fe fe6c 	bl	8002bfc <HAL_RCC_GetPCLK2Freq>
 8003f24:	61b8      	str	r0, [r7, #24]
        break;
 8003f26:	e00f      	b.n	8003f48 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f28:	4b3a      	ldr	r3, [pc, #232]	; (8004014 <UART_SetConfig+0x34c>)
 8003f2a:	61bb      	str	r3, [r7, #24]
        break;
 8003f2c:	e00c      	b.n	8003f48 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f2e:	f7fe fdcd 	bl	8002acc <HAL_RCC_GetSysClockFreq>
 8003f32:	61b8      	str	r0, [r7, #24]
        break;
 8003f34:	e008      	b.n	8003f48 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f3a:	61bb      	str	r3, [r7, #24]
        break;
 8003f3c:	e004      	b.n	8003f48 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	77bb      	strb	r3, [r7, #30]
        break;
 8003f46:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 8085 	beq.w	800405a <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	005a      	lsls	r2, r3, #1
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	085b      	lsrs	r3, r3, #1
 8003f5a:	441a      	add	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	2b0f      	cmp	r3, #15
 8003f6c:	d916      	bls.n	8003f9c <UART_SetConfig+0x2d4>
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f74:	d212      	bcs.n	8003f9c <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	f023 030f 	bic.w	r3, r3, #15
 8003f7e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	085b      	lsrs	r3, r3, #1
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	89fb      	ldrh	r3, [r7, #14]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	89fa      	ldrh	r2, [r7, #14]
 8003f98:	60da      	str	r2, [r3, #12]
 8003f9a:	e05e      	b.n	800405a <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	77bb      	strb	r3, [r7, #30]
 8003fa0:	e05b      	b.n	800405a <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fa2:	7ffb      	ldrb	r3, [r7, #31]
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	d837      	bhi.n	8004018 <UART_SetConfig+0x350>
 8003fa8:	a201      	add	r2, pc, #4	; (adr r2, 8003fb0 <UART_SetConfig+0x2e8>)
 8003faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fae:	bf00      	nop
 8003fb0:	08003fd5 	.word	0x08003fd5
 8003fb4:	08003fdd 	.word	0x08003fdd
 8003fb8:	08003fe5 	.word	0x08003fe5
 8003fbc:	08004019 	.word	0x08004019
 8003fc0:	08003feb 	.word	0x08003feb
 8003fc4:	08004019 	.word	0x08004019
 8003fc8:	08004019 	.word	0x08004019
 8003fcc:	08004019 	.word	0x08004019
 8003fd0:	08003ff3 	.word	0x08003ff3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd4:	f7fe fdf0 	bl	8002bb8 <HAL_RCC_GetPCLK1Freq>
 8003fd8:	61b8      	str	r0, [r7, #24]
        break;
 8003fda:	e022      	b.n	8004022 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fdc:	f7fe fe0e 	bl	8002bfc <HAL_RCC_GetPCLK2Freq>
 8003fe0:	61b8      	str	r0, [r7, #24]
        break;
 8003fe2:	e01e      	b.n	8004022 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fe4:	4b0b      	ldr	r3, [pc, #44]	; (8004014 <UART_SetConfig+0x34c>)
 8003fe6:	61bb      	str	r3, [r7, #24]
        break;
 8003fe8:	e01b      	b.n	8004022 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fea:	f7fe fd6f 	bl	8002acc <HAL_RCC_GetSysClockFreq>
 8003fee:	61b8      	str	r0, [r7, #24]
        break;
 8003ff0:	e017      	b.n	8004022 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ff2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ff6:	61bb      	str	r3, [r7, #24]
        break;
 8003ff8:	e013      	b.n	8004022 <UART_SetConfig+0x35a>
 8003ffa:	bf00      	nop
 8003ffc:	40013800 	.word	0x40013800
 8004000:	40021000 	.word	0x40021000
 8004004:	40004400 	.word	0x40004400
 8004008:	40004800 	.word	0x40004800
 800400c:	40004c00 	.word	0x40004c00
 8004010:	40005000 	.word	0x40005000
 8004014:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004018:	2300      	movs	r3, #0
 800401a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	77bb      	strb	r3, [r7, #30]
        break;
 8004020:	bf00      	nop
    }

    if (pclk != 0U)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d018      	beq.n	800405a <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	085a      	lsrs	r2, r3, #1
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	441a      	add	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	fbb2 f3f3 	udiv	r3, r2, r3
 800403a:	b29b      	uxth	r3, r3
 800403c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	2b0f      	cmp	r3, #15
 8004042:	d908      	bls.n	8004056 <UART_SetConfig+0x38e>
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800404a:	d204      	bcs.n	8004056 <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	60da      	str	r2, [r3, #12]
 8004054:	e001      	b.n	800405a <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004066:	7fbb      	ldrb	r3, [r7, #30]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3720      	adds	r7, #32
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407c:	f003 0301 	and.w	r3, r3, #1
 8004080:	2b00      	cmp	r3, #0
 8004082:	d00a      	beq.n	800409a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	430a      	orrs	r2, r1
 8004098:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00a      	beq.n	80040bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00a      	beq.n	80040de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	430a      	orrs	r2, r1
 80040dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00a      	beq.n	8004100 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004104:	f003 0310 	and.w	r3, r3, #16
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00a      	beq.n	8004122 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	430a      	orrs	r2, r1
 8004120:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004126:	f003 0320 	and.w	r3, r3, #32
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800414c:	2b00      	cmp	r3, #0
 800414e:	d01a      	beq.n	8004186 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800416e:	d10a      	bne.n	8004186 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00a      	beq.n	80041a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	605a      	str	r2, [r3, #4]
  }
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af02      	add	r7, sp, #8
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041c4:	f7fd f910 	bl	80013e8 <HAL_GetTick>
 80041c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d10e      	bne.n	80041f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f82d 	bl	8004246 <UART_WaitOnFlagUntilTimeout>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e023      	b.n	800423e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0304 	and.w	r3, r3, #4
 8004200:	2b04      	cmp	r3, #4
 8004202:	d10e      	bne.n	8004222 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004204:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f817 	bl	8004246 <UART_WaitOnFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e00d      	b.n	800423e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2220      	movs	r2, #32
 800422c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b09c      	sub	sp, #112	; 0x70
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	603b      	str	r3, [r7, #0]
 8004252:	4613      	mov	r3, r2
 8004254:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004256:	e0a5      	b.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004258:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800425a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425e:	f000 80a1 	beq.w	80043a4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004262:	f7fd f8c1 	bl	80013e8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800426e:	429a      	cmp	r2, r3
 8004270:	d302      	bcc.n	8004278 <UART_WaitOnFlagUntilTimeout+0x32>
 8004272:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004274:	2b00      	cmp	r3, #0
 8004276:	d13e      	bne.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004280:	e853 3f00 	ldrex	r3, [r3]
 8004284:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004288:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800428c:	667b      	str	r3, [r7, #100]	; 0x64
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	461a      	mov	r2, r3
 8004294:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004296:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004298:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800429c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800429e:	e841 2300 	strex	r3, r2, [r1]
 80042a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80042a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1e6      	bne.n	8004278 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	3308      	adds	r3, #8
 80042b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b4:	e853 3f00 	ldrex	r3, [r3]
 80042b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80042ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042bc:	f023 0301 	bic.w	r3, r3, #1
 80042c0:	663b      	str	r3, [r7, #96]	; 0x60
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3308      	adds	r3, #8
 80042c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80042ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80042cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80042d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042d2:	e841 2300 	strex	r3, r2, [r1]
 80042d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80042d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1e5      	bne.n	80042aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2220      	movs	r2, #32
 80042e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e067      	b.n	80043c6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d04f      	beq.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800430e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004312:	d147      	bne.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800431c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004326:	e853 3f00 	ldrex	r3, [r3]
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004332:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	461a      	mov	r2, r3
 800433a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800433c:	637b      	str	r3, [r7, #52]	; 0x34
 800433e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004340:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004342:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004344:	e841 2300 	strex	r3, r2, [r1]
 8004348:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800434a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1e6      	bne.n	800431e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3308      	adds	r3, #8
 8004356:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	613b      	str	r3, [r7, #16]
   return(result);
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f023 0301 	bic.w	r3, r3, #1
 8004366:	66bb      	str	r3, [r7, #104]	; 0x68
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	3308      	adds	r3, #8
 800436e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004370:	623a      	str	r2, [r7, #32]
 8004372:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	69f9      	ldr	r1, [r7, #28]
 8004376:	6a3a      	ldr	r2, [r7, #32]
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	61bb      	str	r3, [r7, #24]
   return(result);
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e5      	bne.n	8004350 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2220      	movs	r2, #32
 8004388:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2220      	movs	r2, #32
 800438e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2220      	movs	r2, #32
 8004394:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e010      	b.n	80043c6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	69da      	ldr	r2, [r3, #28]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	4013      	ands	r3, r2
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	bf0c      	ite	eq
 80043b4:	2301      	moveq	r3, #1
 80043b6:	2300      	movne	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	461a      	mov	r2, r3
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	429a      	cmp	r2, r3
 80043c0:	f43f af4a 	beq.w	8004258 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3770      	adds	r7, #112	; 0x70
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <cos>:
 80043d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80043d2:	ec53 2b10 	vmov	r2, r3, d0
 80043d6:	4824      	ldr	r0, [pc, #144]	; (8004468 <cos+0x98>)
 80043d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80043dc:	4281      	cmp	r1, r0
 80043de:	dc06      	bgt.n	80043ee <cos+0x1e>
 80043e0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8004460 <cos+0x90>
 80043e4:	f000 fa50 	bl	8004888 <__kernel_cos>
 80043e8:	ec51 0b10 	vmov	r0, r1, d0
 80043ec:	e007      	b.n	80043fe <cos+0x2e>
 80043ee:	481f      	ldr	r0, [pc, #124]	; (800446c <cos+0x9c>)
 80043f0:	4281      	cmp	r1, r0
 80043f2:	dd09      	ble.n	8004408 <cos+0x38>
 80043f4:	ee10 0a10 	vmov	r0, s0
 80043f8:	4619      	mov	r1, r3
 80043fa:	f7fb fee9 	bl	80001d0 <__aeabi_dsub>
 80043fe:	ec41 0b10 	vmov	d0, r0, r1
 8004402:	b005      	add	sp, #20
 8004404:	f85d fb04 	ldr.w	pc, [sp], #4
 8004408:	4668      	mov	r0, sp
 800440a:	f000 f831 	bl	8004470 <__ieee754_rem_pio2>
 800440e:	f000 0003 	and.w	r0, r0, #3
 8004412:	2801      	cmp	r0, #1
 8004414:	d007      	beq.n	8004426 <cos+0x56>
 8004416:	2802      	cmp	r0, #2
 8004418:	d012      	beq.n	8004440 <cos+0x70>
 800441a:	b9c0      	cbnz	r0, 800444e <cos+0x7e>
 800441c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004420:	ed9d 0b00 	vldr	d0, [sp]
 8004424:	e7de      	b.n	80043e4 <cos+0x14>
 8004426:	ed9d 1b02 	vldr	d1, [sp, #8]
 800442a:	ed9d 0b00 	vldr	d0, [sp]
 800442e:	f000 fe33 	bl	8005098 <__kernel_sin>
 8004432:	ec53 2b10 	vmov	r2, r3, d0
 8004436:	ee10 0a10 	vmov	r0, s0
 800443a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800443e:	e7de      	b.n	80043fe <cos+0x2e>
 8004440:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004444:	ed9d 0b00 	vldr	d0, [sp]
 8004448:	f000 fa1e 	bl	8004888 <__kernel_cos>
 800444c:	e7f1      	b.n	8004432 <cos+0x62>
 800444e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004452:	ed9d 0b00 	vldr	d0, [sp]
 8004456:	2001      	movs	r0, #1
 8004458:	f000 fe1e 	bl	8005098 <__kernel_sin>
 800445c:	e7c4      	b.n	80043e8 <cos+0x18>
 800445e:	bf00      	nop
	...
 8004468:	3fe921fb 	.word	0x3fe921fb
 800446c:	7fefffff 	.word	0x7fefffff

08004470 <__ieee754_rem_pio2>:
 8004470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004474:	ed2d 8b02 	vpush	{d8}
 8004478:	ec55 4b10 	vmov	r4, r5, d0
 800447c:	4bca      	ldr	r3, [pc, #808]	; (80047a8 <__ieee754_rem_pio2+0x338>)
 800447e:	b08b      	sub	sp, #44	; 0x2c
 8004480:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8004484:	4598      	cmp	r8, r3
 8004486:	4682      	mov	sl, r0
 8004488:	9502      	str	r5, [sp, #8]
 800448a:	dc08      	bgt.n	800449e <__ieee754_rem_pio2+0x2e>
 800448c:	2200      	movs	r2, #0
 800448e:	2300      	movs	r3, #0
 8004490:	ed80 0b00 	vstr	d0, [r0]
 8004494:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004498:	f04f 0b00 	mov.w	fp, #0
 800449c:	e028      	b.n	80044f0 <__ieee754_rem_pio2+0x80>
 800449e:	4bc3      	ldr	r3, [pc, #780]	; (80047ac <__ieee754_rem_pio2+0x33c>)
 80044a0:	4598      	cmp	r8, r3
 80044a2:	dc78      	bgt.n	8004596 <__ieee754_rem_pio2+0x126>
 80044a4:	9b02      	ldr	r3, [sp, #8]
 80044a6:	4ec2      	ldr	r6, [pc, #776]	; (80047b0 <__ieee754_rem_pio2+0x340>)
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	ee10 0a10 	vmov	r0, s0
 80044ae:	a3b0      	add	r3, pc, #704	; (adr r3, 8004770 <__ieee754_rem_pio2+0x300>)
 80044b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b4:	4629      	mov	r1, r5
 80044b6:	dd39      	ble.n	800452c <__ieee754_rem_pio2+0xbc>
 80044b8:	f7fb fe8a 	bl	80001d0 <__aeabi_dsub>
 80044bc:	45b0      	cmp	r8, r6
 80044be:	4604      	mov	r4, r0
 80044c0:	460d      	mov	r5, r1
 80044c2:	d01b      	beq.n	80044fc <__ieee754_rem_pio2+0x8c>
 80044c4:	a3ac      	add	r3, pc, #688	; (adr r3, 8004778 <__ieee754_rem_pio2+0x308>)
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	f7fb fe81 	bl	80001d0 <__aeabi_dsub>
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	e9ca 2300 	strd	r2, r3, [sl]
 80044d6:	4620      	mov	r0, r4
 80044d8:	4629      	mov	r1, r5
 80044da:	f7fb fe79 	bl	80001d0 <__aeabi_dsub>
 80044de:	a3a6      	add	r3, pc, #664	; (adr r3, 8004778 <__ieee754_rem_pio2+0x308>)
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	f7fb fe74 	bl	80001d0 <__aeabi_dsub>
 80044e8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80044ec:	f04f 0b01 	mov.w	fp, #1
 80044f0:	4658      	mov	r0, fp
 80044f2:	b00b      	add	sp, #44	; 0x2c
 80044f4:	ecbd 8b02 	vpop	{d8}
 80044f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044fc:	a3a0      	add	r3, pc, #640	; (adr r3, 8004780 <__ieee754_rem_pio2+0x310>)
 80044fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004502:	f7fb fe65 	bl	80001d0 <__aeabi_dsub>
 8004506:	a3a0      	add	r3, pc, #640	; (adr r3, 8004788 <__ieee754_rem_pio2+0x318>)
 8004508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450c:	4604      	mov	r4, r0
 800450e:	460d      	mov	r5, r1
 8004510:	f7fb fe5e 	bl	80001d0 <__aeabi_dsub>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	e9ca 2300 	strd	r2, r3, [sl]
 800451c:	4620      	mov	r0, r4
 800451e:	4629      	mov	r1, r5
 8004520:	f7fb fe56 	bl	80001d0 <__aeabi_dsub>
 8004524:	a398      	add	r3, pc, #608	; (adr r3, 8004788 <__ieee754_rem_pio2+0x318>)
 8004526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452a:	e7db      	b.n	80044e4 <__ieee754_rem_pio2+0x74>
 800452c:	f7fb fe52 	bl	80001d4 <__adddf3>
 8004530:	45b0      	cmp	r8, r6
 8004532:	4604      	mov	r4, r0
 8004534:	460d      	mov	r5, r1
 8004536:	d016      	beq.n	8004566 <__ieee754_rem_pio2+0xf6>
 8004538:	a38f      	add	r3, pc, #572	; (adr r3, 8004778 <__ieee754_rem_pio2+0x308>)
 800453a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453e:	f7fb fe49 	bl	80001d4 <__adddf3>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	e9ca 2300 	strd	r2, r3, [sl]
 800454a:	4620      	mov	r0, r4
 800454c:	4629      	mov	r1, r5
 800454e:	f7fb fe3f 	bl	80001d0 <__aeabi_dsub>
 8004552:	a389      	add	r3, pc, #548	; (adr r3, 8004778 <__ieee754_rem_pio2+0x308>)
 8004554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004558:	f7fb fe3c 	bl	80001d4 <__adddf3>
 800455c:	f04f 3bff 	mov.w	fp, #4294967295
 8004560:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004564:	e7c4      	b.n	80044f0 <__ieee754_rem_pio2+0x80>
 8004566:	a386      	add	r3, pc, #536	; (adr r3, 8004780 <__ieee754_rem_pio2+0x310>)
 8004568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456c:	f7fb fe32 	bl	80001d4 <__adddf3>
 8004570:	a385      	add	r3, pc, #532	; (adr r3, 8004788 <__ieee754_rem_pio2+0x318>)
 8004572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004576:	4604      	mov	r4, r0
 8004578:	460d      	mov	r5, r1
 800457a:	f7fb fe2b 	bl	80001d4 <__adddf3>
 800457e:	4602      	mov	r2, r0
 8004580:	460b      	mov	r3, r1
 8004582:	e9ca 2300 	strd	r2, r3, [sl]
 8004586:	4620      	mov	r0, r4
 8004588:	4629      	mov	r1, r5
 800458a:	f7fb fe21 	bl	80001d0 <__aeabi_dsub>
 800458e:	a37e      	add	r3, pc, #504	; (adr r3, 8004788 <__ieee754_rem_pio2+0x318>)
 8004590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004594:	e7e0      	b.n	8004558 <__ieee754_rem_pio2+0xe8>
 8004596:	4b87      	ldr	r3, [pc, #540]	; (80047b4 <__ieee754_rem_pio2+0x344>)
 8004598:	4598      	cmp	r8, r3
 800459a:	f300 80d9 	bgt.w	8004750 <__ieee754_rem_pio2+0x2e0>
 800459e:	f000 fe39 	bl	8005214 <fabs>
 80045a2:	ec55 4b10 	vmov	r4, r5, d0
 80045a6:	ee10 0a10 	vmov	r0, s0
 80045aa:	a379      	add	r3, pc, #484	; (adr r3, 8004790 <__ieee754_rem_pio2+0x320>)
 80045ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b0:	4629      	mov	r1, r5
 80045b2:	f7fb ffc5 	bl	8000540 <__aeabi_dmul>
 80045b6:	4b80      	ldr	r3, [pc, #512]	; (80047b8 <__ieee754_rem_pio2+0x348>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	f7fb fe0b 	bl	80001d4 <__adddf3>
 80045be:	f7fc fa59 	bl	8000a74 <__aeabi_d2iz>
 80045c2:	4683      	mov	fp, r0
 80045c4:	f7fb ff52 	bl	800046c <__aeabi_i2d>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	ec43 2b18 	vmov	d8, r2, r3
 80045d0:	a367      	add	r3, pc, #412	; (adr r3, 8004770 <__ieee754_rem_pio2+0x300>)
 80045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d6:	f7fb ffb3 	bl	8000540 <__aeabi_dmul>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	4620      	mov	r0, r4
 80045e0:	4629      	mov	r1, r5
 80045e2:	f7fb fdf5 	bl	80001d0 <__aeabi_dsub>
 80045e6:	a364      	add	r3, pc, #400	; (adr r3, 8004778 <__ieee754_rem_pio2+0x308>)
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	4606      	mov	r6, r0
 80045ee:	460f      	mov	r7, r1
 80045f0:	ec51 0b18 	vmov	r0, r1, d8
 80045f4:	f7fb ffa4 	bl	8000540 <__aeabi_dmul>
 80045f8:	f1bb 0f1f 	cmp.w	fp, #31
 80045fc:	4604      	mov	r4, r0
 80045fe:	460d      	mov	r5, r1
 8004600:	dc0d      	bgt.n	800461e <__ieee754_rem_pio2+0x1ae>
 8004602:	4b6e      	ldr	r3, [pc, #440]	; (80047bc <__ieee754_rem_pio2+0x34c>)
 8004604:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800460c:	4543      	cmp	r3, r8
 800460e:	d006      	beq.n	800461e <__ieee754_rem_pio2+0x1ae>
 8004610:	4622      	mov	r2, r4
 8004612:	462b      	mov	r3, r5
 8004614:	4630      	mov	r0, r6
 8004616:	4639      	mov	r1, r7
 8004618:	f7fb fdda 	bl	80001d0 <__aeabi_dsub>
 800461c:	e00f      	b.n	800463e <__ieee754_rem_pio2+0x1ce>
 800461e:	462b      	mov	r3, r5
 8004620:	4622      	mov	r2, r4
 8004622:	4630      	mov	r0, r6
 8004624:	4639      	mov	r1, r7
 8004626:	f7fb fdd3 	bl	80001d0 <__aeabi_dsub>
 800462a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800462e:	9303      	str	r3, [sp, #12]
 8004630:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004634:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8004638:	f1b8 0f10 	cmp.w	r8, #16
 800463c:	dc02      	bgt.n	8004644 <__ieee754_rem_pio2+0x1d4>
 800463e:	e9ca 0100 	strd	r0, r1, [sl]
 8004642:	e039      	b.n	80046b8 <__ieee754_rem_pio2+0x248>
 8004644:	a34e      	add	r3, pc, #312	; (adr r3, 8004780 <__ieee754_rem_pio2+0x310>)
 8004646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464a:	ec51 0b18 	vmov	r0, r1, d8
 800464e:	f7fb ff77 	bl	8000540 <__aeabi_dmul>
 8004652:	4604      	mov	r4, r0
 8004654:	460d      	mov	r5, r1
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	4630      	mov	r0, r6
 800465c:	4639      	mov	r1, r7
 800465e:	f7fb fdb7 	bl	80001d0 <__aeabi_dsub>
 8004662:	4602      	mov	r2, r0
 8004664:	460b      	mov	r3, r1
 8004666:	4680      	mov	r8, r0
 8004668:	4689      	mov	r9, r1
 800466a:	4630      	mov	r0, r6
 800466c:	4639      	mov	r1, r7
 800466e:	f7fb fdaf 	bl	80001d0 <__aeabi_dsub>
 8004672:	4622      	mov	r2, r4
 8004674:	462b      	mov	r3, r5
 8004676:	f7fb fdab 	bl	80001d0 <__aeabi_dsub>
 800467a:	a343      	add	r3, pc, #268	; (adr r3, 8004788 <__ieee754_rem_pio2+0x318>)
 800467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004680:	4604      	mov	r4, r0
 8004682:	460d      	mov	r5, r1
 8004684:	ec51 0b18 	vmov	r0, r1, d8
 8004688:	f7fb ff5a 	bl	8000540 <__aeabi_dmul>
 800468c:	4622      	mov	r2, r4
 800468e:	462b      	mov	r3, r5
 8004690:	f7fb fd9e 	bl	80001d0 <__aeabi_dsub>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4604      	mov	r4, r0
 800469a:	460d      	mov	r5, r1
 800469c:	4640      	mov	r0, r8
 800469e:	4649      	mov	r1, r9
 80046a0:	f7fb fd96 	bl	80001d0 <__aeabi_dsub>
 80046a4:	9a03      	ldr	r2, [sp, #12]
 80046a6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	2b31      	cmp	r3, #49	; 0x31
 80046ae:	dc24      	bgt.n	80046fa <__ieee754_rem_pio2+0x28a>
 80046b0:	e9ca 0100 	strd	r0, r1, [sl]
 80046b4:	4646      	mov	r6, r8
 80046b6:	464f      	mov	r7, r9
 80046b8:	e9da 8900 	ldrd	r8, r9, [sl]
 80046bc:	4630      	mov	r0, r6
 80046be:	4642      	mov	r2, r8
 80046c0:	464b      	mov	r3, r9
 80046c2:	4639      	mov	r1, r7
 80046c4:	f7fb fd84 	bl	80001d0 <__aeabi_dsub>
 80046c8:	462b      	mov	r3, r5
 80046ca:	4622      	mov	r2, r4
 80046cc:	f7fb fd80 	bl	80001d0 <__aeabi_dsub>
 80046d0:	9b02      	ldr	r3, [sp, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80046d8:	f6bf af0a 	bge.w	80044f0 <__ieee754_rem_pio2+0x80>
 80046dc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80046e0:	f8ca 3004 	str.w	r3, [sl, #4]
 80046e4:	f8ca 8000 	str.w	r8, [sl]
 80046e8:	f8ca 0008 	str.w	r0, [sl, #8]
 80046ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80046f0:	f8ca 300c 	str.w	r3, [sl, #12]
 80046f4:	f1cb 0b00 	rsb	fp, fp, #0
 80046f8:	e6fa      	b.n	80044f0 <__ieee754_rem_pio2+0x80>
 80046fa:	a327      	add	r3, pc, #156	; (adr r3, 8004798 <__ieee754_rem_pio2+0x328>)
 80046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004700:	ec51 0b18 	vmov	r0, r1, d8
 8004704:	f7fb ff1c 	bl	8000540 <__aeabi_dmul>
 8004708:	4604      	mov	r4, r0
 800470a:	460d      	mov	r5, r1
 800470c:	4602      	mov	r2, r0
 800470e:	460b      	mov	r3, r1
 8004710:	4640      	mov	r0, r8
 8004712:	4649      	mov	r1, r9
 8004714:	f7fb fd5c 	bl	80001d0 <__aeabi_dsub>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4606      	mov	r6, r0
 800471e:	460f      	mov	r7, r1
 8004720:	4640      	mov	r0, r8
 8004722:	4649      	mov	r1, r9
 8004724:	f7fb fd54 	bl	80001d0 <__aeabi_dsub>
 8004728:	4622      	mov	r2, r4
 800472a:	462b      	mov	r3, r5
 800472c:	f7fb fd50 	bl	80001d0 <__aeabi_dsub>
 8004730:	a31b      	add	r3, pc, #108	; (adr r3, 80047a0 <__ieee754_rem_pio2+0x330>)
 8004732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004736:	4604      	mov	r4, r0
 8004738:	460d      	mov	r5, r1
 800473a:	ec51 0b18 	vmov	r0, r1, d8
 800473e:	f7fb feff 	bl	8000540 <__aeabi_dmul>
 8004742:	4622      	mov	r2, r4
 8004744:	462b      	mov	r3, r5
 8004746:	f7fb fd43 	bl	80001d0 <__aeabi_dsub>
 800474a:	4604      	mov	r4, r0
 800474c:	460d      	mov	r5, r1
 800474e:	e75f      	b.n	8004610 <__ieee754_rem_pio2+0x1a0>
 8004750:	4b1b      	ldr	r3, [pc, #108]	; (80047c0 <__ieee754_rem_pio2+0x350>)
 8004752:	4598      	cmp	r8, r3
 8004754:	dd36      	ble.n	80047c4 <__ieee754_rem_pio2+0x354>
 8004756:	ee10 2a10 	vmov	r2, s0
 800475a:	462b      	mov	r3, r5
 800475c:	4620      	mov	r0, r4
 800475e:	4629      	mov	r1, r5
 8004760:	f7fb fd36 	bl	80001d0 <__aeabi_dsub>
 8004764:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004768:	e9ca 0100 	strd	r0, r1, [sl]
 800476c:	e694      	b.n	8004498 <__ieee754_rem_pio2+0x28>
 800476e:	bf00      	nop
 8004770:	54400000 	.word	0x54400000
 8004774:	3ff921fb 	.word	0x3ff921fb
 8004778:	1a626331 	.word	0x1a626331
 800477c:	3dd0b461 	.word	0x3dd0b461
 8004780:	1a600000 	.word	0x1a600000
 8004784:	3dd0b461 	.word	0x3dd0b461
 8004788:	2e037073 	.word	0x2e037073
 800478c:	3ba3198a 	.word	0x3ba3198a
 8004790:	6dc9c883 	.word	0x6dc9c883
 8004794:	3fe45f30 	.word	0x3fe45f30
 8004798:	2e000000 	.word	0x2e000000
 800479c:	3ba3198a 	.word	0x3ba3198a
 80047a0:	252049c1 	.word	0x252049c1
 80047a4:	397b839a 	.word	0x397b839a
 80047a8:	3fe921fb 	.word	0x3fe921fb
 80047ac:	4002d97b 	.word	0x4002d97b
 80047b0:	3ff921fb 	.word	0x3ff921fb
 80047b4:	413921fb 	.word	0x413921fb
 80047b8:	3fe00000 	.word	0x3fe00000
 80047bc:	080054e0 	.word	0x080054e0
 80047c0:	7fefffff 	.word	0x7fefffff
 80047c4:	ea4f 5428 	mov.w	r4, r8, asr #20
 80047c8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80047cc:	ee10 0a10 	vmov	r0, s0
 80047d0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80047d4:	ee10 6a10 	vmov	r6, s0
 80047d8:	460f      	mov	r7, r1
 80047da:	f7fc f94b 	bl	8000a74 <__aeabi_d2iz>
 80047de:	f7fb fe45 	bl	800046c <__aeabi_i2d>
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	4630      	mov	r0, r6
 80047e8:	4639      	mov	r1, r7
 80047ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80047ee:	f7fb fcef 	bl	80001d0 <__aeabi_dsub>
 80047f2:	4b22      	ldr	r3, [pc, #136]	; (800487c <__ieee754_rem_pio2+0x40c>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	f7fb fea3 	bl	8000540 <__aeabi_dmul>
 80047fa:	460f      	mov	r7, r1
 80047fc:	4606      	mov	r6, r0
 80047fe:	f7fc f939 	bl	8000a74 <__aeabi_d2iz>
 8004802:	f7fb fe33 	bl	800046c <__aeabi_i2d>
 8004806:	4602      	mov	r2, r0
 8004808:	460b      	mov	r3, r1
 800480a:	4630      	mov	r0, r6
 800480c:	4639      	mov	r1, r7
 800480e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004812:	f7fb fcdd 	bl	80001d0 <__aeabi_dsub>
 8004816:	4b19      	ldr	r3, [pc, #100]	; (800487c <__ieee754_rem_pio2+0x40c>)
 8004818:	2200      	movs	r2, #0
 800481a:	f7fb fe91 	bl	8000540 <__aeabi_dmul>
 800481e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004822:	ad04      	add	r5, sp, #16
 8004824:	f04f 0803 	mov.w	r8, #3
 8004828:	46a9      	mov	r9, r5
 800482a:	2600      	movs	r6, #0
 800482c:	2700      	movs	r7, #0
 800482e:	4632      	mov	r2, r6
 8004830:	463b      	mov	r3, r7
 8004832:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004836:	46c3      	mov	fp, r8
 8004838:	3d08      	subs	r5, #8
 800483a:	f108 38ff 	add.w	r8, r8, #4294967295
 800483e:	f7fc f8e7 	bl	8000a10 <__aeabi_dcmpeq>
 8004842:	2800      	cmp	r0, #0
 8004844:	d1f3      	bne.n	800482e <__ieee754_rem_pio2+0x3be>
 8004846:	4b0e      	ldr	r3, [pc, #56]	; (8004880 <__ieee754_rem_pio2+0x410>)
 8004848:	9301      	str	r3, [sp, #4]
 800484a:	2302      	movs	r3, #2
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	4622      	mov	r2, r4
 8004850:	465b      	mov	r3, fp
 8004852:	4651      	mov	r1, sl
 8004854:	4648      	mov	r0, r9
 8004856:	f000 f8df 	bl	8004a18 <__kernel_rem_pio2>
 800485a:	9b02      	ldr	r3, [sp, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	4683      	mov	fp, r0
 8004860:	f6bf ae46 	bge.w	80044f0 <__ieee754_rem_pio2+0x80>
 8004864:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004868:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800486c:	f8ca 3004 	str.w	r3, [sl, #4]
 8004870:	f8da 300c 	ldr.w	r3, [sl, #12]
 8004874:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004878:	e73a      	b.n	80046f0 <__ieee754_rem_pio2+0x280>
 800487a:	bf00      	nop
 800487c:	41700000 	.word	0x41700000
 8004880:	08005560 	.word	0x08005560
 8004884:	00000000 	.word	0x00000000

08004888 <__kernel_cos>:
 8004888:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800488c:	ec57 6b10 	vmov	r6, r7, d0
 8004890:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004894:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8004898:	ed8d 1b00 	vstr	d1, [sp]
 800489c:	da07      	bge.n	80048ae <__kernel_cos+0x26>
 800489e:	ee10 0a10 	vmov	r0, s0
 80048a2:	4639      	mov	r1, r7
 80048a4:	f7fc f8e6 	bl	8000a74 <__aeabi_d2iz>
 80048a8:	2800      	cmp	r0, #0
 80048aa:	f000 8088 	beq.w	80049be <__kernel_cos+0x136>
 80048ae:	4632      	mov	r2, r6
 80048b0:	463b      	mov	r3, r7
 80048b2:	4630      	mov	r0, r6
 80048b4:	4639      	mov	r1, r7
 80048b6:	f7fb fe43 	bl	8000540 <__aeabi_dmul>
 80048ba:	4b51      	ldr	r3, [pc, #324]	; (8004a00 <__kernel_cos+0x178>)
 80048bc:	2200      	movs	r2, #0
 80048be:	4604      	mov	r4, r0
 80048c0:	460d      	mov	r5, r1
 80048c2:	f7fb fe3d 	bl	8000540 <__aeabi_dmul>
 80048c6:	a340      	add	r3, pc, #256	; (adr r3, 80049c8 <__kernel_cos+0x140>)
 80048c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048cc:	4682      	mov	sl, r0
 80048ce:	468b      	mov	fp, r1
 80048d0:	4620      	mov	r0, r4
 80048d2:	4629      	mov	r1, r5
 80048d4:	f7fb fe34 	bl	8000540 <__aeabi_dmul>
 80048d8:	a33d      	add	r3, pc, #244	; (adr r3, 80049d0 <__kernel_cos+0x148>)
 80048da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048de:	f7fb fc79 	bl	80001d4 <__adddf3>
 80048e2:	4622      	mov	r2, r4
 80048e4:	462b      	mov	r3, r5
 80048e6:	f7fb fe2b 	bl	8000540 <__aeabi_dmul>
 80048ea:	a33b      	add	r3, pc, #236	; (adr r3, 80049d8 <__kernel_cos+0x150>)
 80048ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f0:	f7fb fc6e 	bl	80001d0 <__aeabi_dsub>
 80048f4:	4622      	mov	r2, r4
 80048f6:	462b      	mov	r3, r5
 80048f8:	f7fb fe22 	bl	8000540 <__aeabi_dmul>
 80048fc:	a338      	add	r3, pc, #224	; (adr r3, 80049e0 <__kernel_cos+0x158>)
 80048fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004902:	f7fb fc67 	bl	80001d4 <__adddf3>
 8004906:	4622      	mov	r2, r4
 8004908:	462b      	mov	r3, r5
 800490a:	f7fb fe19 	bl	8000540 <__aeabi_dmul>
 800490e:	a336      	add	r3, pc, #216	; (adr r3, 80049e8 <__kernel_cos+0x160>)
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	f7fb fc5c 	bl	80001d0 <__aeabi_dsub>
 8004918:	4622      	mov	r2, r4
 800491a:	462b      	mov	r3, r5
 800491c:	f7fb fe10 	bl	8000540 <__aeabi_dmul>
 8004920:	a333      	add	r3, pc, #204	; (adr r3, 80049f0 <__kernel_cos+0x168>)
 8004922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004926:	f7fb fc55 	bl	80001d4 <__adddf3>
 800492a:	4622      	mov	r2, r4
 800492c:	462b      	mov	r3, r5
 800492e:	f7fb fe07 	bl	8000540 <__aeabi_dmul>
 8004932:	4622      	mov	r2, r4
 8004934:	462b      	mov	r3, r5
 8004936:	f7fb fe03 	bl	8000540 <__aeabi_dmul>
 800493a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800493e:	4604      	mov	r4, r0
 8004940:	460d      	mov	r5, r1
 8004942:	4630      	mov	r0, r6
 8004944:	4639      	mov	r1, r7
 8004946:	f7fb fdfb 	bl	8000540 <__aeabi_dmul>
 800494a:	460b      	mov	r3, r1
 800494c:	4602      	mov	r2, r0
 800494e:	4629      	mov	r1, r5
 8004950:	4620      	mov	r0, r4
 8004952:	f7fb fc3d 	bl	80001d0 <__aeabi_dsub>
 8004956:	4b2b      	ldr	r3, [pc, #172]	; (8004a04 <__kernel_cos+0x17c>)
 8004958:	4598      	cmp	r8, r3
 800495a:	4606      	mov	r6, r0
 800495c:	460f      	mov	r7, r1
 800495e:	dc10      	bgt.n	8004982 <__kernel_cos+0xfa>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	4650      	mov	r0, sl
 8004966:	4659      	mov	r1, fp
 8004968:	f7fb fc32 	bl	80001d0 <__aeabi_dsub>
 800496c:	460b      	mov	r3, r1
 800496e:	4926      	ldr	r1, [pc, #152]	; (8004a08 <__kernel_cos+0x180>)
 8004970:	4602      	mov	r2, r0
 8004972:	2000      	movs	r0, #0
 8004974:	f7fb fc2c 	bl	80001d0 <__aeabi_dsub>
 8004978:	ec41 0b10 	vmov	d0, r0, r1
 800497c:	b003      	add	sp, #12
 800497e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004982:	4b22      	ldr	r3, [pc, #136]	; (8004a0c <__kernel_cos+0x184>)
 8004984:	4920      	ldr	r1, [pc, #128]	; (8004a08 <__kernel_cos+0x180>)
 8004986:	4598      	cmp	r8, r3
 8004988:	bfcc      	ite	gt
 800498a:	4d21      	ldrgt	r5, [pc, #132]	; (8004a10 <__kernel_cos+0x188>)
 800498c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8004990:	2400      	movs	r4, #0
 8004992:	4622      	mov	r2, r4
 8004994:	462b      	mov	r3, r5
 8004996:	2000      	movs	r0, #0
 8004998:	f7fb fc1a 	bl	80001d0 <__aeabi_dsub>
 800499c:	4622      	mov	r2, r4
 800499e:	4680      	mov	r8, r0
 80049a0:	4689      	mov	r9, r1
 80049a2:	462b      	mov	r3, r5
 80049a4:	4650      	mov	r0, sl
 80049a6:	4659      	mov	r1, fp
 80049a8:	f7fb fc12 	bl	80001d0 <__aeabi_dsub>
 80049ac:	4632      	mov	r2, r6
 80049ae:	463b      	mov	r3, r7
 80049b0:	f7fb fc0e 	bl	80001d0 <__aeabi_dsub>
 80049b4:	4602      	mov	r2, r0
 80049b6:	460b      	mov	r3, r1
 80049b8:	4640      	mov	r0, r8
 80049ba:	4649      	mov	r1, r9
 80049bc:	e7da      	b.n	8004974 <__kernel_cos+0xec>
 80049be:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80049f8 <__kernel_cos+0x170>
 80049c2:	e7db      	b.n	800497c <__kernel_cos+0xf4>
 80049c4:	f3af 8000 	nop.w
 80049c8:	be8838d4 	.word	0xbe8838d4
 80049cc:	bda8fae9 	.word	0xbda8fae9
 80049d0:	bdb4b1c4 	.word	0xbdb4b1c4
 80049d4:	3e21ee9e 	.word	0x3e21ee9e
 80049d8:	809c52ad 	.word	0x809c52ad
 80049dc:	3e927e4f 	.word	0x3e927e4f
 80049e0:	19cb1590 	.word	0x19cb1590
 80049e4:	3efa01a0 	.word	0x3efa01a0
 80049e8:	16c15177 	.word	0x16c15177
 80049ec:	3f56c16c 	.word	0x3f56c16c
 80049f0:	5555554c 	.word	0x5555554c
 80049f4:	3fa55555 	.word	0x3fa55555
 80049f8:	00000000 	.word	0x00000000
 80049fc:	3ff00000 	.word	0x3ff00000
 8004a00:	3fe00000 	.word	0x3fe00000
 8004a04:	3fd33332 	.word	0x3fd33332
 8004a08:	3ff00000 	.word	0x3ff00000
 8004a0c:	3fe90000 	.word	0x3fe90000
 8004a10:	3fd20000 	.word	0x3fd20000
 8004a14:	00000000 	.word	0x00000000

08004a18 <__kernel_rem_pio2>:
 8004a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1c:	ed2d 8b02 	vpush	{d8}
 8004a20:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004a24:	f112 0f14 	cmn.w	r2, #20
 8004a28:	9308      	str	r3, [sp, #32]
 8004a2a:	9101      	str	r1, [sp, #4]
 8004a2c:	4bc6      	ldr	r3, [pc, #792]	; (8004d48 <__kernel_rem_pio2+0x330>)
 8004a2e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8004a30:	9009      	str	r0, [sp, #36]	; 0x24
 8004a32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004a36:	9304      	str	r3, [sp, #16]
 8004a38:	9b08      	ldr	r3, [sp, #32]
 8004a3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a3e:	bfa8      	it	ge
 8004a40:	1ed4      	subge	r4, r2, #3
 8004a42:	9306      	str	r3, [sp, #24]
 8004a44:	bfb2      	itee	lt
 8004a46:	2400      	movlt	r4, #0
 8004a48:	2318      	movge	r3, #24
 8004a4a:	fb94 f4f3 	sdivge	r4, r4, r3
 8004a4e:	f06f 0317 	mvn.w	r3, #23
 8004a52:	fb04 3303 	mla	r3, r4, r3, r3
 8004a56:	eb03 0a02 	add.w	sl, r3, r2
 8004a5a:	9b04      	ldr	r3, [sp, #16]
 8004a5c:	9a06      	ldr	r2, [sp, #24]
 8004a5e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8004d38 <__kernel_rem_pio2+0x320>
 8004a62:	eb03 0802 	add.w	r8, r3, r2
 8004a66:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004a68:	1aa7      	subs	r7, r4, r2
 8004a6a:	ae20      	add	r6, sp, #128	; 0x80
 8004a6c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004a70:	2500      	movs	r5, #0
 8004a72:	4545      	cmp	r5, r8
 8004a74:	dd18      	ble.n	8004aa8 <__kernel_rem_pio2+0x90>
 8004a76:	9b08      	ldr	r3, [sp, #32]
 8004a78:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8004a7c:	aa20      	add	r2, sp, #128	; 0x80
 8004a7e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8004d38 <__kernel_rem_pio2+0x320>
 8004a82:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004a86:	f1c3 0301 	rsb	r3, r3, #1
 8004a8a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8004a8e:	9307      	str	r3, [sp, #28]
 8004a90:	9b07      	ldr	r3, [sp, #28]
 8004a92:	9a04      	ldr	r2, [sp, #16]
 8004a94:	4443      	add	r3, r8
 8004a96:	429a      	cmp	r2, r3
 8004a98:	db2f      	blt.n	8004afa <__kernel_rem_pio2+0xe2>
 8004a9a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004a9e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004aa2:	462f      	mov	r7, r5
 8004aa4:	2600      	movs	r6, #0
 8004aa6:	e01b      	b.n	8004ae0 <__kernel_rem_pio2+0xc8>
 8004aa8:	42ef      	cmn	r7, r5
 8004aaa:	d407      	bmi.n	8004abc <__kernel_rem_pio2+0xa4>
 8004aac:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004ab0:	f7fb fcdc 	bl	800046c <__aeabi_i2d>
 8004ab4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004ab8:	3501      	adds	r5, #1
 8004aba:	e7da      	b.n	8004a72 <__kernel_rem_pio2+0x5a>
 8004abc:	ec51 0b18 	vmov	r0, r1, d8
 8004ac0:	e7f8      	b.n	8004ab4 <__kernel_rem_pio2+0x9c>
 8004ac2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004aca:	f7fb fd39 	bl	8000540 <__aeabi_dmul>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ad6:	f7fb fb7d 	bl	80001d4 <__adddf3>
 8004ada:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ade:	3601      	adds	r6, #1
 8004ae0:	9b06      	ldr	r3, [sp, #24]
 8004ae2:	429e      	cmp	r6, r3
 8004ae4:	f1a7 0708 	sub.w	r7, r7, #8
 8004ae8:	ddeb      	ble.n	8004ac2 <__kernel_rem_pio2+0xaa>
 8004aea:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004aee:	3508      	adds	r5, #8
 8004af0:	ecab 7b02 	vstmia	fp!, {d7}
 8004af4:	f108 0801 	add.w	r8, r8, #1
 8004af8:	e7ca      	b.n	8004a90 <__kernel_rem_pio2+0x78>
 8004afa:	9b04      	ldr	r3, [sp, #16]
 8004afc:	aa0c      	add	r2, sp, #48	; 0x30
 8004afe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004b02:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b04:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004b06:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004b0a:	9c04      	ldr	r4, [sp, #16]
 8004b0c:	930a      	str	r3, [sp, #40]	; 0x28
 8004b0e:	ab98      	add	r3, sp, #608	; 0x260
 8004b10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b14:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8004b18:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8004b1c:	f8cd b008 	str.w	fp, [sp, #8]
 8004b20:	4625      	mov	r5, r4
 8004b22:	2d00      	cmp	r5, #0
 8004b24:	dc78      	bgt.n	8004c18 <__kernel_rem_pio2+0x200>
 8004b26:	ec47 6b10 	vmov	d0, r6, r7
 8004b2a:	4650      	mov	r0, sl
 8004b2c:	f000 fbfc 	bl	8005328 <scalbn>
 8004b30:	ec57 6b10 	vmov	r6, r7, d0
 8004b34:	2200      	movs	r2, #0
 8004b36:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004b3a:	ee10 0a10 	vmov	r0, s0
 8004b3e:	4639      	mov	r1, r7
 8004b40:	f7fb fcfe 	bl	8000540 <__aeabi_dmul>
 8004b44:	ec41 0b10 	vmov	d0, r0, r1
 8004b48:	f000 fb6e 	bl	8005228 <floor>
 8004b4c:	4b7f      	ldr	r3, [pc, #508]	; (8004d4c <__kernel_rem_pio2+0x334>)
 8004b4e:	ec51 0b10 	vmov	r0, r1, d0
 8004b52:	2200      	movs	r2, #0
 8004b54:	f7fb fcf4 	bl	8000540 <__aeabi_dmul>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4630      	mov	r0, r6
 8004b5e:	4639      	mov	r1, r7
 8004b60:	f7fb fb36 	bl	80001d0 <__aeabi_dsub>
 8004b64:	460f      	mov	r7, r1
 8004b66:	4606      	mov	r6, r0
 8004b68:	f7fb ff84 	bl	8000a74 <__aeabi_d2iz>
 8004b6c:	9007      	str	r0, [sp, #28]
 8004b6e:	f7fb fc7d 	bl	800046c <__aeabi_i2d>
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	4630      	mov	r0, r6
 8004b78:	4639      	mov	r1, r7
 8004b7a:	f7fb fb29 	bl	80001d0 <__aeabi_dsub>
 8004b7e:	f1ba 0f00 	cmp.w	sl, #0
 8004b82:	4606      	mov	r6, r0
 8004b84:	460f      	mov	r7, r1
 8004b86:	dd70      	ble.n	8004c6a <__kernel_rem_pio2+0x252>
 8004b88:	1e62      	subs	r2, r4, #1
 8004b8a:	ab0c      	add	r3, sp, #48	; 0x30
 8004b8c:	9d07      	ldr	r5, [sp, #28]
 8004b8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004b92:	f1ca 0118 	rsb	r1, sl, #24
 8004b96:	fa40 f301 	asr.w	r3, r0, r1
 8004b9a:	441d      	add	r5, r3
 8004b9c:	408b      	lsls	r3, r1
 8004b9e:	1ac0      	subs	r0, r0, r3
 8004ba0:	ab0c      	add	r3, sp, #48	; 0x30
 8004ba2:	9507      	str	r5, [sp, #28]
 8004ba4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004ba8:	f1ca 0317 	rsb	r3, sl, #23
 8004bac:	fa40 f303 	asr.w	r3, r0, r3
 8004bb0:	9302      	str	r3, [sp, #8]
 8004bb2:	9b02      	ldr	r3, [sp, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	dd66      	ble.n	8004c86 <__kernel_rem_pio2+0x26e>
 8004bb8:	9b07      	ldr	r3, [sp, #28]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	9307      	str	r3, [sp, #28]
 8004bc0:	4615      	mov	r5, r2
 8004bc2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004bc6:	4294      	cmp	r4, r2
 8004bc8:	f300 8099 	bgt.w	8004cfe <__kernel_rem_pio2+0x2e6>
 8004bcc:	f1ba 0f00 	cmp.w	sl, #0
 8004bd0:	dd07      	ble.n	8004be2 <__kernel_rem_pio2+0x1ca>
 8004bd2:	f1ba 0f01 	cmp.w	sl, #1
 8004bd6:	f000 80a5 	beq.w	8004d24 <__kernel_rem_pio2+0x30c>
 8004bda:	f1ba 0f02 	cmp.w	sl, #2
 8004bde:	f000 80c1 	beq.w	8004d64 <__kernel_rem_pio2+0x34c>
 8004be2:	9b02      	ldr	r3, [sp, #8]
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d14e      	bne.n	8004c86 <__kernel_rem_pio2+0x26e>
 8004be8:	4632      	mov	r2, r6
 8004bea:	463b      	mov	r3, r7
 8004bec:	4958      	ldr	r1, [pc, #352]	; (8004d50 <__kernel_rem_pio2+0x338>)
 8004bee:	2000      	movs	r0, #0
 8004bf0:	f7fb faee 	bl	80001d0 <__aeabi_dsub>
 8004bf4:	4606      	mov	r6, r0
 8004bf6:	460f      	mov	r7, r1
 8004bf8:	2d00      	cmp	r5, #0
 8004bfa:	d044      	beq.n	8004c86 <__kernel_rem_pio2+0x26e>
 8004bfc:	4650      	mov	r0, sl
 8004bfe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8004d40 <__kernel_rem_pio2+0x328>
 8004c02:	f000 fb91 	bl	8005328 <scalbn>
 8004c06:	4630      	mov	r0, r6
 8004c08:	4639      	mov	r1, r7
 8004c0a:	ec53 2b10 	vmov	r2, r3, d0
 8004c0e:	f7fb fadf 	bl	80001d0 <__aeabi_dsub>
 8004c12:	4606      	mov	r6, r0
 8004c14:	460f      	mov	r7, r1
 8004c16:	e036      	b.n	8004c86 <__kernel_rem_pio2+0x26e>
 8004c18:	4b4e      	ldr	r3, [pc, #312]	; (8004d54 <__kernel_rem_pio2+0x33c>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	4639      	mov	r1, r7
 8004c20:	f7fb fc8e 	bl	8000540 <__aeabi_dmul>
 8004c24:	f7fb ff26 	bl	8000a74 <__aeabi_d2iz>
 8004c28:	f7fb fc20 	bl	800046c <__aeabi_i2d>
 8004c2c:	4b4a      	ldr	r3, [pc, #296]	; (8004d58 <__kernel_rem_pio2+0x340>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	4680      	mov	r8, r0
 8004c32:	4689      	mov	r9, r1
 8004c34:	f7fb fc84 	bl	8000540 <__aeabi_dmul>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	4639      	mov	r1, r7
 8004c40:	f7fb fac6 	bl	80001d0 <__aeabi_dsub>
 8004c44:	f7fb ff16 	bl	8000a74 <__aeabi_d2iz>
 8004c48:	9b02      	ldr	r3, [sp, #8]
 8004c4a:	f843 0b04 	str.w	r0, [r3], #4
 8004c4e:	3d01      	subs	r5, #1
 8004c50:	9302      	str	r3, [sp, #8]
 8004c52:	ab70      	add	r3, sp, #448	; 0x1c0
 8004c54:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	4640      	mov	r0, r8
 8004c5e:	4649      	mov	r1, r9
 8004c60:	f7fb fab8 	bl	80001d4 <__adddf3>
 8004c64:	4606      	mov	r6, r0
 8004c66:	460f      	mov	r7, r1
 8004c68:	e75b      	b.n	8004b22 <__kernel_rem_pio2+0x10a>
 8004c6a:	d105      	bne.n	8004c78 <__kernel_rem_pio2+0x260>
 8004c6c:	1e63      	subs	r3, r4, #1
 8004c6e:	aa0c      	add	r2, sp, #48	; 0x30
 8004c70:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004c74:	15c3      	asrs	r3, r0, #23
 8004c76:	e79b      	b.n	8004bb0 <__kernel_rem_pio2+0x198>
 8004c78:	4b38      	ldr	r3, [pc, #224]	; (8004d5c <__kernel_rem_pio2+0x344>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f7fb fee6 	bl	8000a4c <__aeabi_dcmpge>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	d139      	bne.n	8004cf8 <__kernel_rem_pio2+0x2e0>
 8004c84:	9002      	str	r0, [sp, #8]
 8004c86:	2200      	movs	r2, #0
 8004c88:	2300      	movs	r3, #0
 8004c8a:	4630      	mov	r0, r6
 8004c8c:	4639      	mov	r1, r7
 8004c8e:	f7fb febf 	bl	8000a10 <__aeabi_dcmpeq>
 8004c92:	2800      	cmp	r0, #0
 8004c94:	f000 80b4 	beq.w	8004e00 <__kernel_rem_pio2+0x3e8>
 8004c98:	f104 3bff 	add.w	fp, r4, #4294967295
 8004c9c:	465b      	mov	r3, fp
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	9904      	ldr	r1, [sp, #16]
 8004ca2:	428b      	cmp	r3, r1
 8004ca4:	da65      	bge.n	8004d72 <__kernel_rem_pio2+0x35a>
 8004ca6:	2a00      	cmp	r2, #0
 8004ca8:	d07b      	beq.n	8004da2 <__kernel_rem_pio2+0x38a>
 8004caa:	ab0c      	add	r3, sp, #48	; 0x30
 8004cac:	f1aa 0a18 	sub.w	sl, sl, #24
 8004cb0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 80a0 	beq.w	8004dfa <__kernel_rem_pio2+0x3e2>
 8004cba:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8004d40 <__kernel_rem_pio2+0x328>
 8004cbe:	4650      	mov	r0, sl
 8004cc0:	f000 fb32 	bl	8005328 <scalbn>
 8004cc4:	4f23      	ldr	r7, [pc, #140]	; (8004d54 <__kernel_rem_pio2+0x33c>)
 8004cc6:	ec55 4b10 	vmov	r4, r5, d0
 8004cca:	46d8      	mov	r8, fp
 8004ccc:	2600      	movs	r6, #0
 8004cce:	f1b8 0f00 	cmp.w	r8, #0
 8004cd2:	f280 80cf 	bge.w	8004e74 <__kernel_rem_pio2+0x45c>
 8004cd6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8004d38 <__kernel_rem_pio2+0x320>
 8004cda:	465f      	mov	r7, fp
 8004cdc:	f04f 0800 	mov.w	r8, #0
 8004ce0:	2f00      	cmp	r7, #0
 8004ce2:	f2c0 80fd 	blt.w	8004ee0 <__kernel_rem_pio2+0x4c8>
 8004ce6:	ab70      	add	r3, sp, #448	; 0x1c0
 8004ce8:	f8df a074 	ldr.w	sl, [pc, #116]	; 8004d60 <__kernel_rem_pio2+0x348>
 8004cec:	ec55 4b18 	vmov	r4, r5, d8
 8004cf0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8004cf4:	2600      	movs	r6, #0
 8004cf6:	e0e5      	b.n	8004ec4 <__kernel_rem_pio2+0x4ac>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	9302      	str	r3, [sp, #8]
 8004cfc:	e75c      	b.n	8004bb8 <__kernel_rem_pio2+0x1a0>
 8004cfe:	f8db 3000 	ldr.w	r3, [fp]
 8004d02:	b955      	cbnz	r5, 8004d1a <__kernel_rem_pio2+0x302>
 8004d04:	b123      	cbz	r3, 8004d10 <__kernel_rem_pio2+0x2f8>
 8004d06:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8004d0a:	f8cb 3000 	str.w	r3, [fp]
 8004d0e:	2301      	movs	r3, #1
 8004d10:	3201      	adds	r2, #1
 8004d12:	f10b 0b04 	add.w	fp, fp, #4
 8004d16:	461d      	mov	r5, r3
 8004d18:	e755      	b.n	8004bc6 <__kernel_rem_pio2+0x1ae>
 8004d1a:	1acb      	subs	r3, r1, r3
 8004d1c:	f8cb 3000 	str.w	r3, [fp]
 8004d20:	462b      	mov	r3, r5
 8004d22:	e7f5      	b.n	8004d10 <__kernel_rem_pio2+0x2f8>
 8004d24:	1e62      	subs	r2, r4, #1
 8004d26:	ab0c      	add	r3, sp, #48	; 0x30
 8004d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d2c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004d30:	a90c      	add	r1, sp, #48	; 0x30
 8004d32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004d36:	e754      	b.n	8004be2 <__kernel_rem_pio2+0x1ca>
	...
 8004d44:	3ff00000 	.word	0x3ff00000
 8004d48:	080056a8 	.word	0x080056a8
 8004d4c:	40200000 	.word	0x40200000
 8004d50:	3ff00000 	.word	0x3ff00000
 8004d54:	3e700000 	.word	0x3e700000
 8004d58:	41700000 	.word	0x41700000
 8004d5c:	3fe00000 	.word	0x3fe00000
 8004d60:	08005668 	.word	0x08005668
 8004d64:	1e62      	subs	r2, r4, #1
 8004d66:	ab0c      	add	r3, sp, #48	; 0x30
 8004d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d6c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004d70:	e7de      	b.n	8004d30 <__kernel_rem_pio2+0x318>
 8004d72:	a90c      	add	r1, sp, #48	; 0x30
 8004d74:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	e790      	b.n	8004ca0 <__kernel_rem_pio2+0x288>
 8004d7e:	3301      	adds	r3, #1
 8004d80:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004d84:	2900      	cmp	r1, #0
 8004d86:	d0fa      	beq.n	8004d7e <__kernel_rem_pio2+0x366>
 8004d88:	9a08      	ldr	r2, [sp, #32]
 8004d8a:	18e3      	adds	r3, r4, r3
 8004d8c:	18a6      	adds	r6, r4, r2
 8004d8e:	aa20      	add	r2, sp, #128	; 0x80
 8004d90:	1c65      	adds	r5, r4, #1
 8004d92:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8004d96:	9302      	str	r3, [sp, #8]
 8004d98:	9b02      	ldr	r3, [sp, #8]
 8004d9a:	42ab      	cmp	r3, r5
 8004d9c:	da04      	bge.n	8004da8 <__kernel_rem_pio2+0x390>
 8004d9e:	461c      	mov	r4, r3
 8004da0:	e6b5      	b.n	8004b0e <__kernel_rem_pio2+0xf6>
 8004da2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004da4:	2301      	movs	r3, #1
 8004da6:	e7eb      	b.n	8004d80 <__kernel_rem_pio2+0x368>
 8004da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004daa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004dae:	f7fb fb5d 	bl	800046c <__aeabi_i2d>
 8004db2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004db8:	46b3      	mov	fp, r6
 8004dba:	461c      	mov	r4, r3
 8004dbc:	2700      	movs	r7, #0
 8004dbe:	f04f 0800 	mov.w	r8, #0
 8004dc2:	f04f 0900 	mov.w	r9, #0
 8004dc6:	9b06      	ldr	r3, [sp, #24]
 8004dc8:	429f      	cmp	r7, r3
 8004dca:	dd06      	ble.n	8004dda <__kernel_rem_pio2+0x3c2>
 8004dcc:	ab70      	add	r3, sp, #448	; 0x1c0
 8004dce:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004dd2:	e9c3 8900 	strd	r8, r9, [r3]
 8004dd6:	3501      	adds	r5, #1
 8004dd8:	e7de      	b.n	8004d98 <__kernel_rem_pio2+0x380>
 8004dda:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8004dde:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8004de2:	f7fb fbad 	bl	8000540 <__aeabi_dmul>
 8004de6:	4602      	mov	r2, r0
 8004de8:	460b      	mov	r3, r1
 8004dea:	4640      	mov	r0, r8
 8004dec:	4649      	mov	r1, r9
 8004dee:	f7fb f9f1 	bl	80001d4 <__adddf3>
 8004df2:	3701      	adds	r7, #1
 8004df4:	4680      	mov	r8, r0
 8004df6:	4689      	mov	r9, r1
 8004df8:	e7e5      	b.n	8004dc6 <__kernel_rem_pio2+0x3ae>
 8004dfa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004dfe:	e754      	b.n	8004caa <__kernel_rem_pio2+0x292>
 8004e00:	ec47 6b10 	vmov	d0, r6, r7
 8004e04:	f1ca 0000 	rsb	r0, sl, #0
 8004e08:	f000 fa8e 	bl	8005328 <scalbn>
 8004e0c:	ec57 6b10 	vmov	r6, r7, d0
 8004e10:	4b9f      	ldr	r3, [pc, #636]	; (8005090 <__kernel_rem_pio2+0x678>)
 8004e12:	ee10 0a10 	vmov	r0, s0
 8004e16:	2200      	movs	r2, #0
 8004e18:	4639      	mov	r1, r7
 8004e1a:	f7fb fe17 	bl	8000a4c <__aeabi_dcmpge>
 8004e1e:	b300      	cbz	r0, 8004e62 <__kernel_rem_pio2+0x44a>
 8004e20:	4b9c      	ldr	r3, [pc, #624]	; (8005094 <__kernel_rem_pio2+0x67c>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	4630      	mov	r0, r6
 8004e26:	4639      	mov	r1, r7
 8004e28:	f7fb fb8a 	bl	8000540 <__aeabi_dmul>
 8004e2c:	f7fb fe22 	bl	8000a74 <__aeabi_d2iz>
 8004e30:	4605      	mov	r5, r0
 8004e32:	f7fb fb1b 	bl	800046c <__aeabi_i2d>
 8004e36:	4b96      	ldr	r3, [pc, #600]	; (8005090 <__kernel_rem_pio2+0x678>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f7fb fb81 	bl	8000540 <__aeabi_dmul>
 8004e3e:	460b      	mov	r3, r1
 8004e40:	4602      	mov	r2, r0
 8004e42:	4639      	mov	r1, r7
 8004e44:	4630      	mov	r0, r6
 8004e46:	f7fb f9c3 	bl	80001d0 <__aeabi_dsub>
 8004e4a:	f7fb fe13 	bl	8000a74 <__aeabi_d2iz>
 8004e4e:	f104 0b01 	add.w	fp, r4, #1
 8004e52:	ab0c      	add	r3, sp, #48	; 0x30
 8004e54:	f10a 0a18 	add.w	sl, sl, #24
 8004e58:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004e5c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8004e60:	e72b      	b.n	8004cba <__kernel_rem_pio2+0x2a2>
 8004e62:	4630      	mov	r0, r6
 8004e64:	4639      	mov	r1, r7
 8004e66:	f7fb fe05 	bl	8000a74 <__aeabi_d2iz>
 8004e6a:	ab0c      	add	r3, sp, #48	; 0x30
 8004e6c:	46a3      	mov	fp, r4
 8004e6e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004e72:	e722      	b.n	8004cba <__kernel_rem_pio2+0x2a2>
 8004e74:	ab70      	add	r3, sp, #448	; 0x1c0
 8004e76:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8004e7a:	ab0c      	add	r3, sp, #48	; 0x30
 8004e7c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004e80:	f7fb faf4 	bl	800046c <__aeabi_i2d>
 8004e84:	4622      	mov	r2, r4
 8004e86:	462b      	mov	r3, r5
 8004e88:	f7fb fb5a 	bl	8000540 <__aeabi_dmul>
 8004e8c:	4632      	mov	r2, r6
 8004e8e:	e9c9 0100 	strd	r0, r1, [r9]
 8004e92:	463b      	mov	r3, r7
 8004e94:	4620      	mov	r0, r4
 8004e96:	4629      	mov	r1, r5
 8004e98:	f7fb fb52 	bl	8000540 <__aeabi_dmul>
 8004e9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ea0:	4604      	mov	r4, r0
 8004ea2:	460d      	mov	r5, r1
 8004ea4:	e713      	b.n	8004cce <__kernel_rem_pio2+0x2b6>
 8004ea6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8004eaa:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8004eae:	f7fb fb47 	bl	8000540 <__aeabi_dmul>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4620      	mov	r0, r4
 8004eb8:	4629      	mov	r1, r5
 8004eba:	f7fb f98b 	bl	80001d4 <__adddf3>
 8004ebe:	3601      	adds	r6, #1
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	460d      	mov	r5, r1
 8004ec4:	9b04      	ldr	r3, [sp, #16]
 8004ec6:	429e      	cmp	r6, r3
 8004ec8:	dc01      	bgt.n	8004ece <__kernel_rem_pio2+0x4b6>
 8004eca:	45b0      	cmp	r8, r6
 8004ecc:	daeb      	bge.n	8004ea6 <__kernel_rem_pio2+0x48e>
 8004ece:	ab48      	add	r3, sp, #288	; 0x120
 8004ed0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004ed4:	e9c3 4500 	strd	r4, r5, [r3]
 8004ed8:	3f01      	subs	r7, #1
 8004eda:	f108 0801 	add.w	r8, r8, #1
 8004ede:	e6ff      	b.n	8004ce0 <__kernel_rem_pio2+0x2c8>
 8004ee0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	dc0b      	bgt.n	8004efe <__kernel_rem_pio2+0x4e6>
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	dc6e      	bgt.n	8004fc8 <__kernel_rem_pio2+0x5b0>
 8004eea:	d045      	beq.n	8004f78 <__kernel_rem_pio2+0x560>
 8004eec:	9b07      	ldr	r3, [sp, #28]
 8004eee:	f003 0007 	and.w	r0, r3, #7
 8004ef2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8004ef6:	ecbd 8b02 	vpop	{d8}
 8004efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004efe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004f00:	2b03      	cmp	r3, #3
 8004f02:	d1f3      	bne.n	8004eec <__kernel_rem_pio2+0x4d4>
 8004f04:	ab48      	add	r3, sp, #288	; 0x120
 8004f06:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8004f0a:	46d0      	mov	r8, sl
 8004f0c:	46d9      	mov	r9, fp
 8004f0e:	f1b9 0f00 	cmp.w	r9, #0
 8004f12:	f1a8 0808 	sub.w	r8, r8, #8
 8004f16:	dc64      	bgt.n	8004fe2 <__kernel_rem_pio2+0x5ca>
 8004f18:	465c      	mov	r4, fp
 8004f1a:	2c01      	cmp	r4, #1
 8004f1c:	f1aa 0a08 	sub.w	sl, sl, #8
 8004f20:	dc7e      	bgt.n	8005020 <__kernel_rem_pio2+0x608>
 8004f22:	2000      	movs	r0, #0
 8004f24:	2100      	movs	r1, #0
 8004f26:	f1bb 0f01 	cmp.w	fp, #1
 8004f2a:	f300 8097 	bgt.w	800505c <__kernel_rem_pio2+0x644>
 8004f2e:	9b02      	ldr	r3, [sp, #8]
 8004f30:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8004f34:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f040 8099 	bne.w	8005070 <__kernel_rem_pio2+0x658>
 8004f3e:	9b01      	ldr	r3, [sp, #4]
 8004f40:	e9c3 5600 	strd	r5, r6, [r3]
 8004f44:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8004f48:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004f4c:	e7ce      	b.n	8004eec <__kernel_rem_pio2+0x4d4>
 8004f4e:	ab48      	add	r3, sp, #288	; 0x120
 8004f50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f58:	f7fb f93c 	bl	80001d4 <__adddf3>
 8004f5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f60:	f1bb 0f00 	cmp.w	fp, #0
 8004f64:	daf3      	bge.n	8004f4e <__kernel_rem_pio2+0x536>
 8004f66:	9b02      	ldr	r3, [sp, #8]
 8004f68:	b113      	cbz	r3, 8004f70 <__kernel_rem_pio2+0x558>
 8004f6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f6e:	4619      	mov	r1, r3
 8004f70:	9b01      	ldr	r3, [sp, #4]
 8004f72:	e9c3 0100 	strd	r0, r1, [r3]
 8004f76:	e7b9      	b.n	8004eec <__kernel_rem_pio2+0x4d4>
 8004f78:	2000      	movs	r0, #0
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	e7f0      	b.n	8004f60 <__kernel_rem_pio2+0x548>
 8004f7e:	ab48      	add	r3, sp, #288	; 0x120
 8004f80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f88:	f7fb f924 	bl	80001d4 <__adddf3>
 8004f8c:	3c01      	subs	r4, #1
 8004f8e:	2c00      	cmp	r4, #0
 8004f90:	daf5      	bge.n	8004f7e <__kernel_rem_pio2+0x566>
 8004f92:	9b02      	ldr	r3, [sp, #8]
 8004f94:	b1e3      	cbz	r3, 8004fd0 <__kernel_rem_pio2+0x5b8>
 8004f96:	4602      	mov	r2, r0
 8004f98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f9c:	9c01      	ldr	r4, [sp, #4]
 8004f9e:	e9c4 2300 	strd	r2, r3, [r4]
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004faa:	f7fb f911 	bl	80001d0 <__aeabi_dsub>
 8004fae:	ad4a      	add	r5, sp, #296	; 0x128
 8004fb0:	2401      	movs	r4, #1
 8004fb2:	45a3      	cmp	fp, r4
 8004fb4:	da0f      	bge.n	8004fd6 <__kernel_rem_pio2+0x5be>
 8004fb6:	9b02      	ldr	r3, [sp, #8]
 8004fb8:	b113      	cbz	r3, 8004fc0 <__kernel_rem_pio2+0x5a8>
 8004fba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	9b01      	ldr	r3, [sp, #4]
 8004fc2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004fc6:	e791      	b.n	8004eec <__kernel_rem_pio2+0x4d4>
 8004fc8:	465c      	mov	r4, fp
 8004fca:	2000      	movs	r0, #0
 8004fcc:	2100      	movs	r1, #0
 8004fce:	e7de      	b.n	8004f8e <__kernel_rem_pio2+0x576>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	e7e2      	b.n	8004f9c <__kernel_rem_pio2+0x584>
 8004fd6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8004fda:	f7fb f8fb 	bl	80001d4 <__adddf3>
 8004fde:	3401      	adds	r4, #1
 8004fe0:	e7e7      	b.n	8004fb2 <__kernel_rem_pio2+0x59a>
 8004fe2:	e9d8 4500 	ldrd	r4, r5, [r8]
 8004fe6:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8004fea:	4620      	mov	r0, r4
 8004fec:	4632      	mov	r2, r6
 8004fee:	463b      	mov	r3, r7
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	f7fb f8ef 	bl	80001d4 <__adddf3>
 8004ff6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4620      	mov	r0, r4
 8005000:	4629      	mov	r1, r5
 8005002:	f7fb f8e5 	bl	80001d0 <__aeabi_dsub>
 8005006:	4632      	mov	r2, r6
 8005008:	463b      	mov	r3, r7
 800500a:	f7fb f8e3 	bl	80001d4 <__adddf3>
 800500e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005012:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8005016:	ed88 7b00 	vstr	d7, [r8]
 800501a:	f109 39ff 	add.w	r9, r9, #4294967295
 800501e:	e776      	b.n	8004f0e <__kernel_rem_pio2+0x4f6>
 8005020:	e9da 8900 	ldrd	r8, r9, [sl]
 8005024:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8005028:	4640      	mov	r0, r8
 800502a:	4632      	mov	r2, r6
 800502c:	463b      	mov	r3, r7
 800502e:	4649      	mov	r1, r9
 8005030:	f7fb f8d0 	bl	80001d4 <__adddf3>
 8005034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005038:	4602      	mov	r2, r0
 800503a:	460b      	mov	r3, r1
 800503c:	4640      	mov	r0, r8
 800503e:	4649      	mov	r1, r9
 8005040:	f7fb f8c6 	bl	80001d0 <__aeabi_dsub>
 8005044:	4632      	mov	r2, r6
 8005046:	463b      	mov	r3, r7
 8005048:	f7fb f8c4 	bl	80001d4 <__adddf3>
 800504c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005050:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005054:	ed8a 7b00 	vstr	d7, [sl]
 8005058:	3c01      	subs	r4, #1
 800505a:	e75e      	b.n	8004f1a <__kernel_rem_pio2+0x502>
 800505c:	ab48      	add	r3, sp, #288	; 0x120
 800505e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	f7fb f8b5 	bl	80001d4 <__adddf3>
 800506a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800506e:	e75a      	b.n	8004f26 <__kernel_rem_pio2+0x50e>
 8005070:	9b01      	ldr	r3, [sp, #4]
 8005072:	9a01      	ldr	r2, [sp, #4]
 8005074:	601d      	str	r5, [r3, #0]
 8005076:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800507a:	605c      	str	r4, [r3, #4]
 800507c:	609f      	str	r7, [r3, #8]
 800507e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8005082:	60d3      	str	r3, [r2, #12]
 8005084:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005088:	6110      	str	r0, [r2, #16]
 800508a:	6153      	str	r3, [r2, #20]
 800508c:	e72e      	b.n	8004eec <__kernel_rem_pio2+0x4d4>
 800508e:	bf00      	nop
 8005090:	41700000 	.word	0x41700000
 8005094:	3e700000 	.word	0x3e700000

08005098 <__kernel_sin>:
 8005098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509c:	ed2d 8b04 	vpush	{d8-d9}
 80050a0:	eeb0 8a41 	vmov.f32	s16, s2
 80050a4:	eef0 8a61 	vmov.f32	s17, s3
 80050a8:	ec55 4b10 	vmov	r4, r5, d0
 80050ac:	b083      	sub	sp, #12
 80050ae:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80050b2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80050b6:	9001      	str	r0, [sp, #4]
 80050b8:	da06      	bge.n	80050c8 <__kernel_sin+0x30>
 80050ba:	ee10 0a10 	vmov	r0, s0
 80050be:	4629      	mov	r1, r5
 80050c0:	f7fb fcd8 	bl	8000a74 <__aeabi_d2iz>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d051      	beq.n	800516c <__kernel_sin+0xd4>
 80050c8:	4622      	mov	r2, r4
 80050ca:	462b      	mov	r3, r5
 80050cc:	4620      	mov	r0, r4
 80050ce:	4629      	mov	r1, r5
 80050d0:	f7fb fa36 	bl	8000540 <__aeabi_dmul>
 80050d4:	4682      	mov	sl, r0
 80050d6:	468b      	mov	fp, r1
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	4620      	mov	r0, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	f7fb fa2e 	bl	8000540 <__aeabi_dmul>
 80050e4:	a341      	add	r3, pc, #260	; (adr r3, 80051ec <__kernel_sin+0x154>)
 80050e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ea:	4680      	mov	r8, r0
 80050ec:	4689      	mov	r9, r1
 80050ee:	4650      	mov	r0, sl
 80050f0:	4659      	mov	r1, fp
 80050f2:	f7fb fa25 	bl	8000540 <__aeabi_dmul>
 80050f6:	a33f      	add	r3, pc, #252	; (adr r3, 80051f4 <__kernel_sin+0x15c>)
 80050f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fc:	f7fb f868 	bl	80001d0 <__aeabi_dsub>
 8005100:	4652      	mov	r2, sl
 8005102:	465b      	mov	r3, fp
 8005104:	f7fb fa1c 	bl	8000540 <__aeabi_dmul>
 8005108:	a33c      	add	r3, pc, #240	; (adr r3, 80051fc <__kernel_sin+0x164>)
 800510a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510e:	f7fb f861 	bl	80001d4 <__adddf3>
 8005112:	4652      	mov	r2, sl
 8005114:	465b      	mov	r3, fp
 8005116:	f7fb fa13 	bl	8000540 <__aeabi_dmul>
 800511a:	a33a      	add	r3, pc, #232	; (adr r3, 8005204 <__kernel_sin+0x16c>)
 800511c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005120:	f7fb f856 	bl	80001d0 <__aeabi_dsub>
 8005124:	4652      	mov	r2, sl
 8005126:	465b      	mov	r3, fp
 8005128:	f7fb fa0a 	bl	8000540 <__aeabi_dmul>
 800512c:	a337      	add	r3, pc, #220	; (adr r3, 800520c <__kernel_sin+0x174>)
 800512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005132:	f7fb f84f 	bl	80001d4 <__adddf3>
 8005136:	9b01      	ldr	r3, [sp, #4]
 8005138:	4606      	mov	r6, r0
 800513a:	460f      	mov	r7, r1
 800513c:	b9eb      	cbnz	r3, 800517a <__kernel_sin+0xe2>
 800513e:	4602      	mov	r2, r0
 8005140:	460b      	mov	r3, r1
 8005142:	4650      	mov	r0, sl
 8005144:	4659      	mov	r1, fp
 8005146:	f7fb f9fb 	bl	8000540 <__aeabi_dmul>
 800514a:	a325      	add	r3, pc, #148	; (adr r3, 80051e0 <__kernel_sin+0x148>)
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	f7fb f83e 	bl	80001d0 <__aeabi_dsub>
 8005154:	4642      	mov	r2, r8
 8005156:	464b      	mov	r3, r9
 8005158:	f7fb f9f2 	bl	8000540 <__aeabi_dmul>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4620      	mov	r0, r4
 8005162:	4629      	mov	r1, r5
 8005164:	f7fb f836 	bl	80001d4 <__adddf3>
 8005168:	4604      	mov	r4, r0
 800516a:	460d      	mov	r5, r1
 800516c:	ec45 4b10 	vmov	d0, r4, r5
 8005170:	b003      	add	sp, #12
 8005172:	ecbd 8b04 	vpop	{d8-d9}
 8005176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800517a:	4b1b      	ldr	r3, [pc, #108]	; (80051e8 <__kernel_sin+0x150>)
 800517c:	ec51 0b18 	vmov	r0, r1, d8
 8005180:	2200      	movs	r2, #0
 8005182:	f7fb f9dd 	bl	8000540 <__aeabi_dmul>
 8005186:	4632      	mov	r2, r6
 8005188:	ec41 0b19 	vmov	d9, r0, r1
 800518c:	463b      	mov	r3, r7
 800518e:	4640      	mov	r0, r8
 8005190:	4649      	mov	r1, r9
 8005192:	f7fb f9d5 	bl	8000540 <__aeabi_dmul>
 8005196:	4602      	mov	r2, r0
 8005198:	460b      	mov	r3, r1
 800519a:	ec51 0b19 	vmov	r0, r1, d9
 800519e:	f7fb f817 	bl	80001d0 <__aeabi_dsub>
 80051a2:	4652      	mov	r2, sl
 80051a4:	465b      	mov	r3, fp
 80051a6:	f7fb f9cb 	bl	8000540 <__aeabi_dmul>
 80051aa:	ec53 2b18 	vmov	r2, r3, d8
 80051ae:	f7fb f80f 	bl	80001d0 <__aeabi_dsub>
 80051b2:	a30b      	add	r3, pc, #44	; (adr r3, 80051e0 <__kernel_sin+0x148>)
 80051b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b8:	4606      	mov	r6, r0
 80051ba:	460f      	mov	r7, r1
 80051bc:	4640      	mov	r0, r8
 80051be:	4649      	mov	r1, r9
 80051c0:	f7fb f9be 	bl	8000540 <__aeabi_dmul>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4630      	mov	r0, r6
 80051ca:	4639      	mov	r1, r7
 80051cc:	f7fb f802 	bl	80001d4 <__adddf3>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4620      	mov	r0, r4
 80051d6:	4629      	mov	r1, r5
 80051d8:	f7fa fffa 	bl	80001d0 <__aeabi_dsub>
 80051dc:	e7c4      	b.n	8005168 <__kernel_sin+0xd0>
 80051de:	bf00      	nop
 80051e0:	55555549 	.word	0x55555549
 80051e4:	3fc55555 	.word	0x3fc55555
 80051e8:	3fe00000 	.word	0x3fe00000
 80051ec:	5acfd57c 	.word	0x5acfd57c
 80051f0:	3de5d93a 	.word	0x3de5d93a
 80051f4:	8a2b9ceb 	.word	0x8a2b9ceb
 80051f8:	3e5ae5e6 	.word	0x3e5ae5e6
 80051fc:	57b1fe7d 	.word	0x57b1fe7d
 8005200:	3ec71de3 	.word	0x3ec71de3
 8005204:	19c161d5 	.word	0x19c161d5
 8005208:	3f2a01a0 	.word	0x3f2a01a0
 800520c:	1110f8a6 	.word	0x1110f8a6
 8005210:	3f811111 	.word	0x3f811111

08005214 <fabs>:
 8005214:	ec51 0b10 	vmov	r0, r1, d0
 8005218:	ee10 2a10 	vmov	r2, s0
 800521c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005220:	ec43 2b10 	vmov	d0, r2, r3
 8005224:	4770      	bx	lr
	...

08005228 <floor>:
 8005228:	ec51 0b10 	vmov	r0, r1, d0
 800522c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005230:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005234:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005238:	2e13      	cmp	r6, #19
 800523a:	ee10 5a10 	vmov	r5, s0
 800523e:	ee10 8a10 	vmov	r8, s0
 8005242:	460c      	mov	r4, r1
 8005244:	dc32      	bgt.n	80052ac <floor+0x84>
 8005246:	2e00      	cmp	r6, #0
 8005248:	da14      	bge.n	8005274 <floor+0x4c>
 800524a:	a333      	add	r3, pc, #204	; (adr r3, 8005318 <floor+0xf0>)
 800524c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005250:	f7fa ffc0 	bl	80001d4 <__adddf3>
 8005254:	2200      	movs	r2, #0
 8005256:	2300      	movs	r3, #0
 8005258:	f7fb fc02 	bl	8000a60 <__aeabi_dcmpgt>
 800525c:	b138      	cbz	r0, 800526e <floor+0x46>
 800525e:	2c00      	cmp	r4, #0
 8005260:	da57      	bge.n	8005312 <floor+0xea>
 8005262:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005266:	431d      	orrs	r5, r3
 8005268:	d001      	beq.n	800526e <floor+0x46>
 800526a:	4c2d      	ldr	r4, [pc, #180]	; (8005320 <floor+0xf8>)
 800526c:	2500      	movs	r5, #0
 800526e:	4621      	mov	r1, r4
 8005270:	4628      	mov	r0, r5
 8005272:	e025      	b.n	80052c0 <floor+0x98>
 8005274:	4f2b      	ldr	r7, [pc, #172]	; (8005324 <floor+0xfc>)
 8005276:	4137      	asrs	r7, r6
 8005278:	ea01 0307 	and.w	r3, r1, r7
 800527c:	4303      	orrs	r3, r0
 800527e:	d01f      	beq.n	80052c0 <floor+0x98>
 8005280:	a325      	add	r3, pc, #148	; (adr r3, 8005318 <floor+0xf0>)
 8005282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005286:	f7fa ffa5 	bl	80001d4 <__adddf3>
 800528a:	2200      	movs	r2, #0
 800528c:	2300      	movs	r3, #0
 800528e:	f7fb fbe7 	bl	8000a60 <__aeabi_dcmpgt>
 8005292:	2800      	cmp	r0, #0
 8005294:	d0eb      	beq.n	800526e <floor+0x46>
 8005296:	2c00      	cmp	r4, #0
 8005298:	bfbe      	ittt	lt
 800529a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800529e:	fa43 f606 	asrlt.w	r6, r3, r6
 80052a2:	19a4      	addlt	r4, r4, r6
 80052a4:	ea24 0407 	bic.w	r4, r4, r7
 80052a8:	2500      	movs	r5, #0
 80052aa:	e7e0      	b.n	800526e <floor+0x46>
 80052ac:	2e33      	cmp	r6, #51	; 0x33
 80052ae:	dd0b      	ble.n	80052c8 <floor+0xa0>
 80052b0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80052b4:	d104      	bne.n	80052c0 <floor+0x98>
 80052b6:	ee10 2a10 	vmov	r2, s0
 80052ba:	460b      	mov	r3, r1
 80052bc:	f7fa ff8a 	bl	80001d4 <__adddf3>
 80052c0:	ec41 0b10 	vmov	d0, r0, r1
 80052c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052c8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80052cc:	f04f 33ff 	mov.w	r3, #4294967295
 80052d0:	fa23 f707 	lsr.w	r7, r3, r7
 80052d4:	4207      	tst	r7, r0
 80052d6:	d0f3      	beq.n	80052c0 <floor+0x98>
 80052d8:	a30f      	add	r3, pc, #60	; (adr r3, 8005318 <floor+0xf0>)
 80052da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052de:	f7fa ff79 	bl	80001d4 <__adddf3>
 80052e2:	2200      	movs	r2, #0
 80052e4:	2300      	movs	r3, #0
 80052e6:	f7fb fbbb 	bl	8000a60 <__aeabi_dcmpgt>
 80052ea:	2800      	cmp	r0, #0
 80052ec:	d0bf      	beq.n	800526e <floor+0x46>
 80052ee:	2c00      	cmp	r4, #0
 80052f0:	da02      	bge.n	80052f8 <floor+0xd0>
 80052f2:	2e14      	cmp	r6, #20
 80052f4:	d103      	bne.n	80052fe <floor+0xd6>
 80052f6:	3401      	adds	r4, #1
 80052f8:	ea25 0507 	bic.w	r5, r5, r7
 80052fc:	e7b7      	b.n	800526e <floor+0x46>
 80052fe:	2301      	movs	r3, #1
 8005300:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005304:	fa03 f606 	lsl.w	r6, r3, r6
 8005308:	4435      	add	r5, r6
 800530a:	4545      	cmp	r5, r8
 800530c:	bf38      	it	cc
 800530e:	18e4      	addcc	r4, r4, r3
 8005310:	e7f2      	b.n	80052f8 <floor+0xd0>
 8005312:	2500      	movs	r5, #0
 8005314:	462c      	mov	r4, r5
 8005316:	e7aa      	b.n	800526e <floor+0x46>
 8005318:	8800759c 	.word	0x8800759c
 800531c:	7e37e43c 	.word	0x7e37e43c
 8005320:	bff00000 	.word	0xbff00000
 8005324:	000fffff 	.word	0x000fffff

08005328 <scalbn>:
 8005328:	b570      	push	{r4, r5, r6, lr}
 800532a:	ec55 4b10 	vmov	r4, r5, d0
 800532e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005332:	4606      	mov	r6, r0
 8005334:	462b      	mov	r3, r5
 8005336:	b99a      	cbnz	r2, 8005360 <scalbn+0x38>
 8005338:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800533c:	4323      	orrs	r3, r4
 800533e:	d036      	beq.n	80053ae <scalbn+0x86>
 8005340:	4b39      	ldr	r3, [pc, #228]	; (8005428 <scalbn+0x100>)
 8005342:	4629      	mov	r1, r5
 8005344:	ee10 0a10 	vmov	r0, s0
 8005348:	2200      	movs	r2, #0
 800534a:	f7fb f8f9 	bl	8000540 <__aeabi_dmul>
 800534e:	4b37      	ldr	r3, [pc, #220]	; (800542c <scalbn+0x104>)
 8005350:	429e      	cmp	r6, r3
 8005352:	4604      	mov	r4, r0
 8005354:	460d      	mov	r5, r1
 8005356:	da10      	bge.n	800537a <scalbn+0x52>
 8005358:	a32b      	add	r3, pc, #172	; (adr r3, 8005408 <scalbn+0xe0>)
 800535a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535e:	e03a      	b.n	80053d6 <scalbn+0xae>
 8005360:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005364:	428a      	cmp	r2, r1
 8005366:	d10c      	bne.n	8005382 <scalbn+0x5a>
 8005368:	ee10 2a10 	vmov	r2, s0
 800536c:	4620      	mov	r0, r4
 800536e:	4629      	mov	r1, r5
 8005370:	f7fa ff30 	bl	80001d4 <__adddf3>
 8005374:	4604      	mov	r4, r0
 8005376:	460d      	mov	r5, r1
 8005378:	e019      	b.n	80053ae <scalbn+0x86>
 800537a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800537e:	460b      	mov	r3, r1
 8005380:	3a36      	subs	r2, #54	; 0x36
 8005382:	4432      	add	r2, r6
 8005384:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005388:	428a      	cmp	r2, r1
 800538a:	dd08      	ble.n	800539e <scalbn+0x76>
 800538c:	2d00      	cmp	r5, #0
 800538e:	a120      	add	r1, pc, #128	; (adr r1, 8005410 <scalbn+0xe8>)
 8005390:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005394:	da1c      	bge.n	80053d0 <scalbn+0xa8>
 8005396:	a120      	add	r1, pc, #128	; (adr r1, 8005418 <scalbn+0xf0>)
 8005398:	e9d1 0100 	ldrd	r0, r1, [r1]
 800539c:	e018      	b.n	80053d0 <scalbn+0xa8>
 800539e:	2a00      	cmp	r2, #0
 80053a0:	dd08      	ble.n	80053b4 <scalbn+0x8c>
 80053a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80053a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80053aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80053ae:	ec45 4b10 	vmov	d0, r4, r5
 80053b2:	bd70      	pop	{r4, r5, r6, pc}
 80053b4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80053b8:	da19      	bge.n	80053ee <scalbn+0xc6>
 80053ba:	f24c 3350 	movw	r3, #50000	; 0xc350
 80053be:	429e      	cmp	r6, r3
 80053c0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80053c4:	dd0a      	ble.n	80053dc <scalbn+0xb4>
 80053c6:	a112      	add	r1, pc, #72	; (adr r1, 8005410 <scalbn+0xe8>)
 80053c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e2      	bne.n	8005396 <scalbn+0x6e>
 80053d0:	a30f      	add	r3, pc, #60	; (adr r3, 8005410 <scalbn+0xe8>)
 80053d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d6:	f7fb f8b3 	bl	8000540 <__aeabi_dmul>
 80053da:	e7cb      	b.n	8005374 <scalbn+0x4c>
 80053dc:	a10a      	add	r1, pc, #40	; (adr r1, 8005408 <scalbn+0xe0>)
 80053de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0b8      	beq.n	8005358 <scalbn+0x30>
 80053e6:	a10e      	add	r1, pc, #56	; (adr r1, 8005420 <scalbn+0xf8>)
 80053e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053ec:	e7b4      	b.n	8005358 <scalbn+0x30>
 80053ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80053f2:	3236      	adds	r2, #54	; 0x36
 80053f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80053f8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80053fc:	4620      	mov	r0, r4
 80053fe:	4b0c      	ldr	r3, [pc, #48]	; (8005430 <scalbn+0x108>)
 8005400:	2200      	movs	r2, #0
 8005402:	e7e8      	b.n	80053d6 <scalbn+0xae>
 8005404:	f3af 8000 	nop.w
 8005408:	c2f8f359 	.word	0xc2f8f359
 800540c:	01a56e1f 	.word	0x01a56e1f
 8005410:	8800759c 	.word	0x8800759c
 8005414:	7e37e43c 	.word	0x7e37e43c
 8005418:	8800759c 	.word	0x8800759c
 800541c:	fe37e43c 	.word	0xfe37e43c
 8005420:	c2f8f359 	.word	0xc2f8f359
 8005424:	81a56e1f 	.word	0x81a56e1f
 8005428:	43500000 	.word	0x43500000
 800542c:	ffff3cb0 	.word	0xffff3cb0
 8005430:	3c900000 	.word	0x3c900000

08005434 <__libc_init_array>:
 8005434:	b570      	push	{r4, r5, r6, lr}
 8005436:	4d0d      	ldr	r5, [pc, #52]	; (800546c <__libc_init_array+0x38>)
 8005438:	4c0d      	ldr	r4, [pc, #52]	; (8005470 <__libc_init_array+0x3c>)
 800543a:	1b64      	subs	r4, r4, r5
 800543c:	10a4      	asrs	r4, r4, #2
 800543e:	2600      	movs	r6, #0
 8005440:	42a6      	cmp	r6, r4
 8005442:	d109      	bne.n	8005458 <__libc_init_array+0x24>
 8005444:	4d0b      	ldr	r5, [pc, #44]	; (8005474 <__libc_init_array+0x40>)
 8005446:	4c0c      	ldr	r4, [pc, #48]	; (8005478 <__libc_init_array+0x44>)
 8005448:	f000 f820 	bl	800548c <_init>
 800544c:	1b64      	subs	r4, r4, r5
 800544e:	10a4      	asrs	r4, r4, #2
 8005450:	2600      	movs	r6, #0
 8005452:	42a6      	cmp	r6, r4
 8005454:	d105      	bne.n	8005462 <__libc_init_array+0x2e>
 8005456:	bd70      	pop	{r4, r5, r6, pc}
 8005458:	f855 3b04 	ldr.w	r3, [r5], #4
 800545c:	4798      	blx	r3
 800545e:	3601      	adds	r6, #1
 8005460:	e7ee      	b.n	8005440 <__libc_init_array+0xc>
 8005462:	f855 3b04 	ldr.w	r3, [r5], #4
 8005466:	4798      	blx	r3
 8005468:	3601      	adds	r6, #1
 800546a:	e7f2      	b.n	8005452 <__libc_init_array+0x1e>
 800546c:	080056b8 	.word	0x080056b8
 8005470:	080056b8 	.word	0x080056b8
 8005474:	080056b8 	.word	0x080056b8
 8005478:	080056bc 	.word	0x080056bc

0800547c <memset>:
 800547c:	4402      	add	r2, r0
 800547e:	4603      	mov	r3, r0
 8005480:	4293      	cmp	r3, r2
 8005482:	d100      	bne.n	8005486 <memset+0xa>
 8005484:	4770      	bx	lr
 8005486:	f803 1b01 	strb.w	r1, [r3], #1
 800548a:	e7f9      	b.n	8005480 <memset+0x4>

0800548c <_init>:
 800548c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800548e:	bf00      	nop
 8005490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005492:	bc08      	pop	{r3}
 8005494:	469e      	mov	lr, r3
 8005496:	4770      	bx	lr

08005498 <_fini>:
 8005498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800549a:	bf00      	nop
 800549c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800549e:	bc08      	pop	{r3}
 80054a0:	469e      	mov	lr, r3
 80054a2:	4770      	bx	lr
