// Seed: 2733421795
module module_0;
  wor id_2 = 1, id_3, id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    input  wire id_3,
    output tri  id_4,
    output wire id_5,
    input  tri0 id_6
);
  assign id_0 = 1;
  module_0();
  assign id_0 = id_1;
endmodule : id_8
module module_2 (
    input tri0  id_0,
    input logic id_1
);
  always assign id_3 = id_1;
  assign id_3 = 1;
  assign id_3 = 1;
  wire id_4;
  module_0();
endmodule
