-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/03/2024 10:40:23"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Mod_Teste IS
    PORT (
	CLOCK_27 : IN std_logic;
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : OUT std_logic_vector(0 TO 6);
	HEX1 : OUT std_logic_vector(0 TO 6);
	HEX2 : OUT std_logic_vector(0 TO 6);
	HEX3 : OUT std_logic_vector(0 TO 6);
	HEX4 : OUT std_logic_vector(0 TO 6);
	HEX5 : OUT std_logic_vector(0 TO 6);
	HEX6 : OUT std_logic_vector(0 TO 6);
	HEX7 : OUT std_logic_vector(0 TO 6);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	UART_TXD : OUT std_logic;
	UART_RXD : IN std_logic;
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	GPIO_0 : INOUT std_logic_vector(35 DOWNTO 0);
	GPIO_1 : INOUT std_logic_vector(35 DOWNTO 0)
	);
END Mod_Teste;

-- Design Ports Information
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TXD	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RXD	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Mod_Teste IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_27 : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX1 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX2 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX3 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX4 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX5 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX6 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX7 : std_logic_vector(0 TO 6);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_UART_RXD : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL \my_unit_control|WideNor4~24clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \myDiv_freq|low_clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \myDiv_freq|Add0~0_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~6_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~18_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~26_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~32_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~36_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~51\ : std_logic;
SIGNAL \myDiv_freq|Add0~52_combout\ : std_logic;
SIGNAL \MyLCD|u0|Add0~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|Add0~1\ : std_logic;
SIGNAL \MyLCD|u0|Add0~2_combout\ : std_logic;
SIGNAL \MyLCD|u0|Add0~3\ : std_logic;
SIGNAL \MyLCD|u0|Add0~4_combout\ : std_logic;
SIGNAL \MyLCD|u0|Add0~5\ : std_logic;
SIGNAL \MyLCD|u0|Add0~6_combout\ : std_logic;
SIGNAL \MyLCD|u0|Add0~7\ : std_logic;
SIGNAL \MyLCD|u0|Add0~8_combout\ : std_logic;
SIGNAL \MyLCD|Add17~0_combout\ : std_logic;
SIGNAL \MyLCD|Add14~0_combout\ : std_logic;
SIGNAL \MyLCD|Add13~0_combout\ : std_logic;
SIGNAL \MyLCD|Add20~0_combout\ : std_logic;
SIGNAL \MyLCD|Add21~0_combout\ : std_logic;
SIGNAL \MyLCD|Add5~0_combout\ : std_logic;
SIGNAL \MyLCD|Add11~0_combout\ : std_logic;
SIGNAL \MyLCD|Add15~0_combout\ : std_logic;
SIGNAL \MyLCD|Add17~3\ : std_logic;
SIGNAL \MyLCD|Add7~2_combout\ : std_logic;
SIGNAL \MyLCD|Add9~2_combout\ : std_logic;
SIGNAL \MyLCD|Add4~2_combout\ : std_logic;
SIGNAL \MyLCD|Add18~4_combout\ : std_logic;
SIGNAL \MyLCD|Add17~4_combout\ : std_logic;
SIGNAL \MyLCD|Add17~5\ : std_logic;
SIGNAL \MyLCD|Add8~4_combout\ : std_logic;
SIGNAL \MyLCD|Add20~4_combout\ : std_logic;
SIGNAL \MyLCD|Add11~4_combout\ : std_logic;
SIGNAL \MyLCD|Add15~4_combout\ : std_logic;
SIGNAL \MyLCD|Add17~6_combout\ : std_logic;
SIGNAL \MyLCD|Add17~7\ : std_logic;
SIGNAL \MyLCD|Add18~6_combout\ : std_logic;
SIGNAL \MyLCD|Add9~6_combout\ : std_logic;
SIGNAL \MyLCD|Add6~7\ : std_logic;
SIGNAL \MyLCD|Add4~6_combout\ : std_logic;
SIGNAL \MyLCD|Add15~7\ : std_logic;
SIGNAL \MyLCD|Add10~6_combout\ : std_logic;
SIGNAL \MyLCD|Add15~8_combout\ : std_logic;
SIGNAL \MyLCD|Add6~8_combout\ : std_logic;
SIGNAL \MyLCD|Add17~8_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[3]~24_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[12]~42_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[15]~48_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[28]~9_combout\ : std_logic;
SIGNAL \myReg|Mux2~0_combout\ : std_logic;
SIGNAL \myReg|Mux2~1_combout\ : std_logic;
SIGNAL \myReg|register[6][4]~regout\ : std_logic;
SIGNAL \myReg|Mux5~0_combout\ : std_logic;
SIGNAL \myReg|Mux6~0_combout\ : std_logic;
SIGNAL \myReg|Mux6~1_combout\ : std_logic;
SIGNAL \myReg|register[6][1]~regout\ : std_logic;
SIGNAL \myReg|register[6][0]~regout\ : std_logic;
SIGNAL \myReg|register[4][0]~regout\ : std_logic;
SIGNAL \myReg|Mux8~0_combout\ : std_logic;
SIGNAL \myULA|Equal0~2_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~2_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~5_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[211][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[210][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~2_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~3_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[230][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~4_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~5_combout\ : std_logic;
SIGNAL \my_data_memory|register[195][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[198][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~6_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~7_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~8_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[243][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[242][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~9_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~10_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~11_combout\ : std_logic;
SIGNAL \my_data_memory|register[233][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~12_combout\ : std_logic;
SIGNAL \my_data_memory|register[237][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~13_combout\ : std_logic;
SIGNAL \my_data_memory|register[217][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[216][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~14_combout\ : std_logic;
SIGNAL \my_data_memory|register[204][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[249][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[225][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[228][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~22_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~23_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[241][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[240][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~29_combout\ : std_logic;
SIGNAL \my_data_memory|register[250][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[238][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[234][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~33_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~34_combout\ : std_logic;
SIGNAL \my_data_memory|register[219][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[206][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[235][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[150][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[156][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[172][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[166][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[134][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[155][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[131][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[185][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[187][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[168][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[162][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~69_combout\ : std_logic;
SIGNAL \my_data_memory|register[186][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[141][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[167][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[183][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[149][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[181][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[175][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[191][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[35][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[43][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[44][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[42][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[45][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[37][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[54][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[61][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[59][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[62][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[58][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~107_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~108_combout\ : std_logic;
SIGNAL \my_data_memory|register[9][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[10][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~110_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~111_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[30][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[27][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[3][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[105][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[89][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[77][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[121][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[82][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[102][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[99][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[118][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~153_combout\ : std_logic;
SIGNAL \my_data_memory|register[119][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~154_combout\ : std_logic;
SIGNAL \my_data_memory|register[97][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[84][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[113][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[94][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[107][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[90][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[106][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[74][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~171_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~172_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[95][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[79][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~174_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~175_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[150][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[146][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~182_combout\ : std_logic;
SIGNAL \my_data_memory|register[151][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~183_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[188][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[141][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[157][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[156][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[169][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[189][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[161][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[145][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[148][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[133][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[180][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[176][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~209_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[143][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[175][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[138][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[190][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[159][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[158][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~220_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~221_combout\ : std_logic;
SIGNAL \my_data_memory|register[102][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[86][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[70][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~224_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~225_combout\ : std_logic;
SIGNAL \my_data_memory|register[92][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[108][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[76][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~226_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~227_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[100][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~228_combout\ : std_logic;
SIGNAL \my_data_memory|register[116][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~229_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~230_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[94][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[78][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~231_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~232_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~233_combout\ : std_logic;
SIGNAL \my_data_memory|register[99][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[105][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[97][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~234_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~235_combout\ : std_logic;
SIGNAL \my_data_memory|register[89][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[83][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[81][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~236_combout\ : std_logic;
SIGNAL \my_data_memory|register[91][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~237_combout\ : std_logic;
SIGNAL \my_data_memory|register[67][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[65][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~238_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~239_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~240_combout\ : std_logic;
SIGNAL \my_data_memory|register[121][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[113][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~241_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~242_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~243_combout\ : std_logic;
SIGNAL \my_data_memory|register[88][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[82][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[80][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~244_combout\ : std_logic;
SIGNAL \my_data_memory|register[90][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~245_combout\ : std_logic;
SIGNAL \my_data_memory|register[98][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[104][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~246_combout\ : std_logic;
SIGNAL \my_data_memory|register[106][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~247_combout\ : std_logic;
SIGNAL \my_data_memory|register[66][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[64][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~248_combout\ : std_logic;
SIGNAL \my_data_memory|register[74][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~249_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~250_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~251_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~252_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~253_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~254_combout\ : std_logic;
SIGNAL \my_data_memory|register[87][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[93][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[85][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~255_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~256_combout\ : std_logic;
SIGNAL \my_data_memory|register[109][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[103][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[101][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~257_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~258_combout\ : std_logic;
SIGNAL \my_data_memory|register[77][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[71][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~259_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~260_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~261_combout\ : std_logic;
SIGNAL \my_data_memory|register[119][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[125][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[117][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~262_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~263_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~264_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~265_combout\ : std_logic;
SIGNAL \my_data_memory|register[34][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[44][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[41][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[43][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[46][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[28][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[24][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[23][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[9][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[11][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[3][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[14][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[62][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[58][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[63][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[211][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[217][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[203][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[243][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[249][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[241][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~316_combout\ : std_logic;
SIGNAL \my_data_memory|register[251][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~317_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[246][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[212][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[198][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[238][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[254][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[234][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[248][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[250][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[213][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[253][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[223][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[255][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[248][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[217][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[204][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[220][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[249][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[237][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[230][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[227][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~363_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~364_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[214][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[210][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~365_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~366_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[195][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~367_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~368_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~369_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[246][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[242][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~370_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~371_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~372_combout\ : std_logic;
SIGNAL \my_data_memory|register[209][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[212][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~373_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~374_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[225][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~375_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~376_combout\ : std_logic;
SIGNAL \my_data_memory|register[196][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~377_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~378_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~379_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[244][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[240][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~380_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~381_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~382_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~383_combout\ : std_logic;
SIGNAL \my_data_memory|register[250][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[219][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~384_combout\ : std_logic;
SIGNAL \my_data_memory|register[251][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~385_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[235][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[223][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[147][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[145][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~395_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~396_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[163][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[161][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~397_combout\ : std_logic;
SIGNAL \my_data_memory|register[171][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~398_combout\ : std_logic;
SIGNAL \my_data_memory|register[137][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[131][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~399_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~400_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~401_combout\ : std_logic;
SIGNAL \my_data_memory|register[179][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[185][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[177][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~402_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~403_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~404_combout\ : std_logic;
SIGNAL \my_data_memory|register[140][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[188][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[166][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[148][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[158][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[174][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[142][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~412_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~413_combout\ : std_logic;
SIGNAL \my_data_memory|register[168][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[162][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[136][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[178][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[184][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[176][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~422_combout\ : std_logic;
SIGNAL \my_data_memory|register[186][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~423_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[165][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[157][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[141][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[183][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[191][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[43][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[40][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[39][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[45][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[37][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~445_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~446_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[60][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[53][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[62][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[59][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[58][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~456_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~457_combout\ : std_logic;
SIGNAL \my_data_memory|register[9][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[10][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~459_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~460_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[28][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[30][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[121][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[93][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[125][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[98][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[83][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[97][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[84][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[117][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[94][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[91][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[90][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~511_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~512_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[107][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[106][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~513_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~514_combout\ : std_logic;
SIGNAL \my_data_memory|register[78][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[75][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[74][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~515_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~516_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~517_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[126][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[122][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~518_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~519_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~520_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[150][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[146][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~526_combout\ : std_logic;
SIGNAL \my_data_memory|register[151][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~527_combout\ : std_logic;
SIGNAL \my_data_memory|register[166][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[162][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[183][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[156][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[152][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~536_combout\ : std_logic;
SIGNAL \my_data_memory|register[157][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~537_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[140][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[145][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[148][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[177][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[180][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[158][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[190][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[155][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[171][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[154][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[175][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[116][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[108][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[100][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~568_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~569_combout\ : std_logic;
SIGNAL \my_data_memory|register[86][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[78][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[70][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~570_combout\ : std_logic;
SIGNAL \my_data_memory|register[94][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~571_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[76][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~572_combout\ : std_logic;
SIGNAL \my_data_memory|register[92][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~573_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~574_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[110][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[102][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~575_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~576_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~577_combout\ : std_logic;
SIGNAL \my_data_memory|register[83][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[107][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[65][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[82][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[106][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[120][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[119][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[109][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[79][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[101][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[125][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[95][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[93][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~606_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~607_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[34][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~610_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~611_combout\ : std_logic;
SIGNAL \my_data_memory|register[37][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[40][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[35][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[47][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[21][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[25][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[22][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[30][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[20][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[27][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[10][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[9][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~630_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~631_combout\ : std_logic;
SIGNAL \my_data_memory|register[5][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[54][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[58][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[53][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[63][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[219][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[233][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[227][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[225][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~655_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~656_combout\ : std_logic;
SIGNAL \my_data_memory|register[201][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[195][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[220][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[198][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[252][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[202][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[248][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[240][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~680_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[237][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[199][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~686_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[239][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[139][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[171][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[131][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[185][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[155][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~704_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~705_combout\ : std_logic;
SIGNAL \my_data_memory|register[180][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[172][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~707_combout\ : std_logic;
SIGNAL \my_data_memory|register[188][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~708_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[142][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[134][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~709_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~710_combout\ : std_logic;
SIGNAL \my_data_memory|register[140][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[156][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[190][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[168][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[136][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~719_combout\ : std_logic;
SIGNAL \my_data_memory|register[176][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[138][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[133][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[189][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[159][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[157][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~735_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~736_combout\ : std_logic;
SIGNAL \my_data_memory|register[37][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[41][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[46][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[40][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[43][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[35][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[92][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[108][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[76][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~749_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~750_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[89][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~751_combout\ : std_logic;
SIGNAL \my_data_memory|register[121][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~752_combout\ : std_logic;
SIGNAL \my_data_memory|register[88][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[104][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~753_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~754_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~755_combout\ : std_logic;
SIGNAL \my_data_memory|register[109][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[93][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[77][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~756_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~757_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~758_combout\ : std_logic;
SIGNAL \my_data_memory|register[83][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[102][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[118][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[87][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[119][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[81][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[85][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[117][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[91][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[75][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~780_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[126][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[106][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[122][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[127][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[9][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[22][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[30][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[25][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[29][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[24][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[23][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[3][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[58][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[54][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[57][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[52][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[56][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~816_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~817_combout\ : std_logic;
SIGNAL \my_data_memory|register[55][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[211][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[214][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[210][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~824_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~825_combout\ : std_logic;
SIGNAL \my_data_memory|register[230][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[227][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~826_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~827_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[195][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~828_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~829_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~830_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[246][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[242][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~831_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~832_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~833_combout\ : std_logic;
SIGNAL \my_data_memory|register[248][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[233][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~834_combout\ : std_logic;
SIGNAL \my_data_memory|register[249][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~835_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[204][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~836_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~837_combout\ : std_logic;
SIGNAL \my_data_memory|register[216][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[201][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~838_combout\ : std_logic;
SIGNAL \my_data_memory|register[217][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~839_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~840_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[237][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~841_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~842_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~843_combout\ : std_logic;
SIGNAL \my_data_memory|register[209][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[212][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~844_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~845_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[225][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~846_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~847_combout\ : std_logic;
SIGNAL \my_data_memory|register[196][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~848_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~849_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~850_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[244][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[240][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~851_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~852_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~853_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~854_combout\ : std_logic;
SIGNAL \my_data_memory|register[250][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~855_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~856_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[203][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~857_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~858_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[206][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[202][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~859_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~860_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~861_combout\ : std_logic;
SIGNAL \my_data_memory|register[251][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[223][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[219][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~862_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~863_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~864_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~865_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[179][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[166][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[162][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[178][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[151][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[140][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[188][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[152][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[168][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[157][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[189][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[180][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[161][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[145][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~890_combout\ : std_logic;
SIGNAL \my_data_memory|register[177][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~891_combout\ : std_logic;
SIGNAL \my_data_memory|register[144][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~892_combout\ : std_logic;
SIGNAL \my_data_memory|register[176][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~893_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~894_combout\ : std_logic;
SIGNAL \my_data_memory|register[149][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[181][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[174][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[170][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[186][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[159][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[89][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[105][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[83][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[97][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[113][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[107][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[91][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[75][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~917_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~918_combout\ : std_logic;
SIGNAL \my_data_memory|register[102][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[86][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[108][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[124][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[100][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[116][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[94][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[126][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[98][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[88][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[104][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[80][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[106][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[71][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[119][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[85][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[111][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[95][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[42][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[34][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~952_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~953_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[37][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~954_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~955_combout\ : std_logic;
SIGNAL \my_data_memory|register[40][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~956_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~957_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~958_combout\ : std_logic;
SIGNAL \my_data_memory|register[43][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[39][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[35][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~959_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~960_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~961_combout\ : std_logic;
SIGNAL \my_data_memory|register[21][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[22][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[30][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[20][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[27][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[23][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[10][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[15][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[53][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[57][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[49][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~983_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~984_combout\ : std_logic;
SIGNAL \my_data_memory|register[58][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[54][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~985_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~986_combout\ : std_logic;
SIGNAL \my_data_memory|register[52][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[56][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~987_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~988_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~989_combout\ : std_logic;
SIGNAL \my_data_memory|register[59][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[55][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~990_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~991_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~992_combout\ : std_logic;
SIGNAL \my_data_memory|register[230][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[214][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[198][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~995_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~996_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[212][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[228][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[254][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[233][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[201][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1005_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[211][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[241][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[203][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[251][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[210][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[234][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[237][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[199][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[213][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[197][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[145][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[171][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[137][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[139][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[185][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[179][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[177][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1046_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1047_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[158][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[166][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[172][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[142][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[188][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[180][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1056_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1057_combout\ : std_logic;
SIGNAL \my_data_memory|register[152][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[136][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[178][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[151][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[141][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[149][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[165][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[143][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[191][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[44][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1081_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1082_combout\ : std_logic;
SIGNAL \my_data_memory|register[43][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[40][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[45][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[47][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[99][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[102][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[83][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[87][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[70][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[118][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[77][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[120][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[104][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[93][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[124][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[92][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1108_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1109_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[81][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[97][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[100][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[116][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[94][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[107][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[75][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[123][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[127][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[10][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[28][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[27][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[30][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[26][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1142_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1143_combout\ : std_logic;
SIGNAL \my_data_memory|register[12][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[57][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[60][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[55][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[53][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[62][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[59][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[58][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1161_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1162_combout\ : std_logic;
SIGNAL \my_data_memory|register[248][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1166_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1167_combout\ : std_logic;
SIGNAL \my_data_memory|register[217][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[201][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1168_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1169_combout\ : std_logic;
SIGNAL \my_data_memory|register[216][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[204][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1170_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1171_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1172_combout\ : std_logic;
SIGNAL \my_data_memory|register[249][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[237][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[233][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1173_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1174_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1175_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[230][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1176_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1177_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[211][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[210][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1178_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1179_combout\ : std_logic;
SIGNAL \my_data_memory|register[195][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[198][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1180_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1181_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1182_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[243][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[242][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1183_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1184_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1185_combout\ : std_logic;
SIGNAL \my_data_memory|register[212][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[209][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1186_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1187_combout\ : std_logic;
SIGNAL \my_data_memory|register[225][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[228][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1188_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1189_combout\ : std_logic;
SIGNAL \my_data_memory|register[196][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1190_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1191_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1192_combout\ : std_logic;
SIGNAL \my_data_memory|register[244][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[241][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[240][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1193_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1194_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1195_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1196_combout\ : std_logic;
SIGNAL \my_data_memory|register[207][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[238][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[206][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1197_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1198_combout\ : std_logic;
SIGNAL \my_data_memory|register[250][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[219][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1199_combout\ : std_logic;
SIGNAL \my_data_memory|register[251][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1200_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[203][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[202][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1201_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1202_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1203_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[223][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1204_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1205_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1206_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1207_combout\ : std_logic;
SIGNAL \my_data_memory|register[141][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[184][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[188][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[157][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[163][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[166][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[162][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1220_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1221_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[147][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[134][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[131][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[161][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1230_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1231_combout\ : std_logic;
SIGNAL \my_data_memory|register[145][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[148][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[132][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[180][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[181][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[143][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[155][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[139][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1241_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1242_combout\ : std_logic;
SIGNAL \my_data_memory|register[142][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[158][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[116][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[86][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[84][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1252_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1253_combout\ : std_logic;
SIGNAL \my_data_memory|register[78][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[70][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[124][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[94][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[105][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[99][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[91][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[75][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[121][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[98][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[106][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[88][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[79][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[87][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[71][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1283_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1284_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[109][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[101][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1285_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1286_combout\ : std_logic;
SIGNAL \my_data_memory|register[85][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[77][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1287_combout\ : std_logic;
SIGNAL \my_data_memory|register[93][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1288_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1289_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[119][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[103][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1290_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1291_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1292_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[46][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[43][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[42][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1301_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1302_combout\ : std_logic;
SIGNAL \my_data_memory|register[28][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[22][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[20][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1304_combout\ : std_logic;
SIGNAL \my_data_memory|register[30][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1305_combout\ : std_logic;
SIGNAL \my_data_memory|register[25][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[24][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[18][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[29][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[11][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[2][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[6][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[57][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[49][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1325_combout\ : std_logic;
SIGNAL \my_data_memory|register[59][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1326_combout\ : std_logic;
SIGNAL \my_data_memory|register[54][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[60][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[52][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1327_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1328_combout\ : std_logic;
SIGNAL \my_data_memory|register[50][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[56][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1329_combout\ : std_logic;
SIGNAL \my_data_memory|register[58][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1330_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1331_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[55][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[53][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1332_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1333_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1334_combout\ : std_logic;
SIGNAL \my_data_memory|register[217][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[211][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[209][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1337_combout\ : std_logic;
SIGNAL \my_data_memory|register[219][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1338_combout\ : std_logic;
SIGNAL \my_data_memory|register[233][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[235][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[195][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[249][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[251][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[230][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[228][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1347_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1348_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[254][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[226][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1357_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1358_combout\ : std_logic;
SIGNAL \my_data_memory|register[210][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[248][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[250][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[231][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[215][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[229][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[245][6]~regout\ : std_logic;
SIGNAL \myDiv_freq|cont~1_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~3_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~180_combout\ : std_logic;
SIGNAL \MyLCD|LessThan0~2_combout\ : std_logic;
SIGNAL \MyLCD|LessThan8~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan13~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan20~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan4~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan15~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan16~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan22~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~16_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~17_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~20_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~21_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector2~1_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector5~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector5~1_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector6~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector7~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector8~0_combout\ : std_logic;
SIGNAL \MyLCD|Selector2~0_combout\ : std_logic;
SIGNAL \my_unit_control|RegWrite~5_combout\ : std_logic;
SIGNAL \my_unit_control|RegWrite~3_combout\ : std_logic;
SIGNAL \my_unit_control|RegWrite~10_combout\ : std_logic;
SIGNAL \myDiv_freq|low_clock~clkctrl_outclk\ : std_logic;
SIGNAL \my_data_memory|register[58][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[68][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[77][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[131][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[156][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[153][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[134][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[166][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[162][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[205][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[222][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[30][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[204][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[207][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[9][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[14][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[87][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[143][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[180][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[138][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[67][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[71][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[109][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[66][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[83][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[82][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[145][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[188][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[205][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[200][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[133][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[194][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[89][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[141][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[164][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[203][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[223][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[184][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[148][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[179][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[68][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[182][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[145][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[188][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[166][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[162][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[38][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[48][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[157][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[43][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[212][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[218][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[225][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[196][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[223][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[217][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[249][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[237][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[236][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[28][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[153][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[180][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[106][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[102][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[21][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[53][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[51][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[38][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[58][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[48][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[140][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[222][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[233][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[225][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[236][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[237][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[218][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[72][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[82][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[83][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[10][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[157][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[232][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[86][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[30][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[244][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[210][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[9][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[209][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[208][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[25][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[225][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[55][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[195][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[212][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[248][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[201][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[205][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[240][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[207][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[242][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[87][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[35][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[142][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[106][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[36][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[138][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[130][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[173][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[133][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[164][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[96][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[91][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[81][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[108][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[104][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[131][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[93][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[237][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[13][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[33][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[35][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[160][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[53][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[52][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[56][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[39][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[97][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[98][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[106][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[80][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[188][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[54][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[180][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[176][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[152][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[166][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[157][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[59][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[89][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[233][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[30][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[36][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[168][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[102][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[85][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[113][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[108][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[104][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[91][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[99][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[97][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[100][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[179][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[178][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[68][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[182][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[166][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[145][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[73][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[93][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[143][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[225][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[250][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[251][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[226][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[230][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[38][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[43][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[204][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[201][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[233][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[207][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[205][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[142][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[51][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[55][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[212][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[56][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[43][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[194][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[164][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[88][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[157][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[184][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[181][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[142][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[51][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[55][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[59][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[49][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[236][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[86][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[70][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[12][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[121][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[77][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[131][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[219][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[18][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[24][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[6][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[30][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[2][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[143][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[71][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][6]~feeder_combout\ : std_logic;
SIGNAL \my_parall_out|DataOut[7]~feeder_combout\ : std_logic;
SIGNAL \my_program_counter|PC[2]~6_combout\ : std_logic;
SIGNAL \my_program_counter|PC[4]~10_combout\ : std_logic;
SIGNAL \myadder8|out_adder[0]~0_combout\ : std_logic;
SIGNAL \KEY[2]~clk_delay_ctrl_clkout\ : std_logic;
SIGNAL \KEY[2]~clkctrl_outclk\ : std_logic;
SIGNAL \myadder8|out_adder[0]~1\ : std_logic;
SIGNAL \myadder8|out_adder[1]~2_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[20]~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|Decoder0~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr7~1_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr9~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr9~1_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor0~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr8~0_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor1~combout\ : std_logic;
SIGNAL \my_unit_control|ResultSrc$latch~combout\ : std_logic;
SIGNAL \my_instruction_memory|Decoder0~1_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr0~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr0~1_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr8~1_combout\ : std_logic;
SIGNAL \my_program_counter|PC[6]~15\ : std_logic;
SIGNAL \my_program_counter|PC[7]~16_combout\ : std_logic;
SIGNAL \myadder8|out_adder[4]~9\ : std_logic;
SIGNAL \myadder8|out_adder[5]~11\ : std_logic;
SIGNAL \myadder8|out_adder[6]~13\ : std_logic;
SIGNAL \myadder8|out_adder[7]~14_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[20]~4_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[28]~10_combout\ : std_logic;
SIGNAL \my_unit_control|Equal0~0_combout\ : std_logic;
SIGNAL \my_unit_control|Equal2~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[16]~6_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[16]~7_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr7~0_combout\ : std_logic;
SIGNAL \my_unit_control|WideOr7~combout\ : std_logic;
SIGNAL \my_unit_control|ImmSrc[1]_187~combout\ : std_logic;
SIGNAL \my_unit_control|ImmSrc[0]~1_combout\ : std_logic;
SIGNAL \MuxImmSrc|Mux2~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[4]~2_combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[4]~3_combout\ : std_logic;
SIGNAL \my_unit_control|WideOr2~combout\ : std_logic;
SIGNAL \my_unit_control|ULASrc~combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[7]~3_combout\ : std_logic;
SIGNAL \myULA|Add0~31_combout\ : std_logic;
SIGNAL \my_unit_control|RegWrite~combout\ : std_logic;
SIGNAL \myReg|Mux9~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr2~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr2~1_combout\ : std_logic;
SIGNAL \my_data_memory|register[201][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~25_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[5]~1_combout\ : std_logic;
SIGNAL \myULA|Add0~22_combout\ : std_logic;
SIGNAL \myULA|Equal0~0_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~37_combout\ : std_logic;
SIGNAL \my_data_memory|register[201][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[195][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~17_combout\ : std_logic;
SIGNAL \my_data_memory|register[195][4]~regout\ : std_logic;
SIGNAL \my_instruction_memory|RD[20]~8_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr6~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr6~1_combout\ : std_logic;
SIGNAL \MuxImmSrc|Mux7~0_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[0]~7_combout\ : std_logic;
SIGNAL \myReg|register[1][0]~feeder_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr4~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr4~1_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr5~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr5~1_combout\ : std_logic;
SIGNAL \myReg|Decoder0~1_combout\ : std_logic;
SIGNAL \myReg|register[1][0]~regout\ : std_logic;
SIGNAL \myReg|register[3][0]~feeder_combout\ : std_logic;
SIGNAL \myReg|Decoder0~0_combout\ : std_logic;
SIGNAL \myReg|register[3][0]~regout\ : std_logic;
SIGNAL \myReg|Mux7~0_combout\ : std_logic;
SIGNAL \myReg|Mux7~1_combout\ : std_logic;
SIGNAL \myULA|Add0~38_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~5_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~45_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~57_combout\ : std_logic;
SIGNAL \my_data_memory|register[193][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~313_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~314_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~71_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~11_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~83_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~26_combout\ : std_logic;
SIGNAL \my_data_memory|register[233][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[227][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~6_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~13_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~46_combout\ : std_logic;
SIGNAL \my_data_memory|register[225][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~311_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~312_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~315_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~72_combout\ : std_logic;
SIGNAL \my_data_memory|register[219][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~54_combout\ : std_logic;
SIGNAL \my_data_memory|register[209][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~309_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~310_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~318_combout\ : std_logic;
SIGNAL \my_parall_in|Equal0~0_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~23_combout\ : std_logic;
SIGNAL \my_data_memory|register[242][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~49_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~63_combout\ : std_logic;
SIGNAL \my_data_memory|register[240][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~336_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~337_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~2_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~8_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~15_combout\ : std_logic;
SIGNAL \my_data_memory|register[226][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~329_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~29_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~30_combout\ : std_logic;
SIGNAL \my_data_memory|register[232][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~330_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~79_combout\ : std_logic;
SIGNAL \my_data_memory|register[202][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~59_combout\ : std_logic;
SIGNAL \my_data_memory|register[192][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~333_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~334_combout\ : std_logic;
SIGNAL \my_data_memory|register[210][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~9_combout\ : std_logic;
SIGNAL \my_data_memory|register[210][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[216][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~35_combout\ : std_logic;
SIGNAL \my_data_memory|register[216][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~331_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~332_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~335_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~338_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~27_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~41_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~28_combout\ : std_logic;
SIGNAL \my_data_memory|register[236][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~326_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~327_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~47_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~61_combout\ : std_logic;
SIGNAL \my_data_memory|register[244][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~3_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~14_combout\ : std_logic;
SIGNAL \my_data_memory|register[230][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~319_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~320_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~67_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~78_combout\ : std_logic;
SIGNAL \my_data_memory|register[206][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~38_combout\ : std_logic;
SIGNAL \my_data_memory|register[204][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~321_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~33_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~322_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~1_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~4_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~58_combout\ : std_logic;
SIGNAL \my_data_memory|register[196][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~323_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~324_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~325_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~328_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~339_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~10_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~24_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[215][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~12_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~347_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~348_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~64_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[221][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~31_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~36_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~340_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~341_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~32_combout\ : std_logic;
SIGNAL \my_data_memory|register[237][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~51_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~52_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~60_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~344_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~345_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~16_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~73_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~82_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~20_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~342_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~343_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~346_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~349_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~350_combout\ : std_logic;
SIGNAL \myReg|register[3][6]~regout\ : std_logic;
SIGNAL \myReg|Mux9~1_combout\ : std_logic;
SIGNAL \myReg|register[1][6]~regout\ : std_logic;
SIGNAL \myReg|Decoder0~4_combout\ : std_logic;
SIGNAL \myReg|register[6][6]~regout\ : std_logic;
SIGNAL \myReg|Decoder0~5_combout\ : std_logic;
SIGNAL \myReg|register[4][6]~regout\ : std_logic;
SIGNAL \myReg|Decoder0~3_combout\ : std_logic;
SIGNAL \myReg|register[5][6]~regout\ : std_logic;
SIGNAL \myReg|Mux9~3_combout\ : std_logic;
SIGNAL \myReg|Mux9~4_combout\ : std_logic;
SIGNAL \myReg|Mux9~5_combout\ : std_logic;
SIGNAL \myReg|Mux9~combout\ : std_logic;
SIGNAL \myULA|Add0~24_combout\ : std_logic;
SIGNAL \myReg|Mux9~2_combout\ : std_logic;
SIGNAL \myReg|register[1][3]~regout\ : std_logic;
SIGNAL \myReg|register[5][3]~regout\ : std_logic;
SIGNAL \myReg|register[6][3]~regout\ : std_logic;
SIGNAL \myReg|Mux12~0_combout\ : std_logic;
SIGNAL \myReg|Mux12~1_combout\ : std_logic;
SIGNAL \myReg|Mux12~2_combout\ : std_logic;
SIGNAL \myReg|Mux12~combout\ : std_logic;
SIGNAL \myULA|Add0~2_combout\ : std_logic;
SIGNAL \myReg|register[3][2]~regout\ : std_logic;
SIGNAL \myReg|register[1][2]~regout\ : std_logic;
SIGNAL \myReg|Decoder0~6_combout\ : std_logic;
SIGNAL \myReg|register[7][2]~regout\ : std_logic;
SIGNAL \myReg|register[4][2]~regout\ : std_logic;
SIGNAL \myReg|Mux13~0_combout\ : std_logic;
SIGNAL \myReg|Mux13~1_combout\ : std_logic;
SIGNAL \myReg|Mux13~2_combout\ : std_logic;
SIGNAL \myReg|Mux13~combout\ : std_logic;
SIGNAL \MuxImmSrc|Mux5~0_combout\ : std_logic;
SIGNAL \myULA|Add0~3_combout\ : std_logic;
SIGNAL \myULA|Add0~7_cout\ : std_logic;
SIGNAL \myULA|Add0~9\ : std_logic;
SIGNAL \myULA|Add0~11\ : std_logic;
SIGNAL \myULA|Add0~13\ : std_logic;
SIGNAL \myULA|Add0~15\ : std_logic;
SIGNAL \myULA|Add0~17\ : std_logic;
SIGNAL \myULA|Add0~19\ : std_logic;
SIGNAL \myULA|Add0~25_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~0_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~114_combout\ : std_logic;
SIGNAL \my_data_memory|register[179][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~141_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~97_combout\ : std_logic;
SIGNAL \my_data_memory|register[182][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~130_combout\ : std_logic;
SIGNAL \my_data_memory|register[178][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~189_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~190_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~94_combout\ : std_logic;
SIGNAL \my_data_memory|register[134][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~107_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~140_combout\ : std_logic;
SIGNAL \my_data_memory|register[135][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~111_combout\ : std_logic;
SIGNAL \my_data_memory|register[131][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~127_combout\ : std_logic;
SIGNAL \my_data_memory|register[130][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~186_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~187_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~139_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~90_combout\ : std_logic;
SIGNAL \my_data_memory|register[166][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[163][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~102_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~123_combout\ : std_logic;
SIGNAL \my_data_memory|register[162][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~184_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~185_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~188_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~191_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~143_combout\ : std_logic;
SIGNAL \my_data_memory|register[149][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~120_combout\ : std_logic;
SIGNAL \my_data_memory|register[144][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~204_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~205_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~95_combout\ : std_logic;
SIGNAL \my_data_memory|register[132][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~112_combout\ : std_logic;
SIGNAL \my_data_memory|register[129][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~128_combout\ : std_logic;
SIGNAL \my_data_memory|register[128][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~206_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~207_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~208_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~142_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~124_combout\ : std_logic;
SIGNAL \my_data_memory|register[160][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~202_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~203_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~145_combout\ : std_logic;
SIGNAL \my_data_memory|register[181][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[177][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~116_combout\ : std_logic;
SIGNAL \my_data_memory|register[177][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~210_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~211_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~131_combout\ : std_logic;
SIGNAL \my_data_memory|register[184][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~122_combout\ : std_logic;
SIGNAL \my_data_memory|register[168][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~192_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~193_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~115_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~134_combout\ : std_logic;
SIGNAL \my_data_memory|register[173][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~199_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~200_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~106_combout\ : std_logic;
SIGNAL \my_data_memory|register[153][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~110_combout\ : std_logic;
SIGNAL \my_data_memory|register[137][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~194_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~195_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~119_combout\ : std_logic;
SIGNAL \my_data_memory|register[152][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[140][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~93_combout\ : std_logic;
SIGNAL \my_data_memory|register[140][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~126_combout\ : std_logic;
SIGNAL \my_data_memory|register[136][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~196_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~197_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~198_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~201_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~212_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~92_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~96_combout\ : std_logic;
SIGNAL \my_data_memory|register[142][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~215_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~216_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~65_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~125_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~104_combout\ : std_logic;
SIGNAL \my_data_memory|register[171][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~113_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~217_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~218_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~219_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~133_combout\ : std_logic;
SIGNAL \my_data_memory|register[186][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~117_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~121_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~213_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~214_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~222_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~223_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~98_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~165_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~161_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~273_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~274_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~162_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~159_combout\ : std_logic;
SIGNAL \my_data_memory|register[40][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~268_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~269_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~164_combout\ : std_logic;
SIGNAL \my_data_memory|register[37][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~160_combout\ : std_logic;
SIGNAL \my_data_memory|register[32][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~270_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~271_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~272_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~151_combout\ : std_logic;
SIGNAL \my_data_memory|register[35][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~163_combout\ : std_logic;
SIGNAL \my_data_memory|register[39][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~154_combout\ : std_logic;
SIGNAL \my_data_memory|register[38][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~266_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~267_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~275_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~212_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~210_combout\ : std_logic;
SIGNAL \my_data_memory|register[13][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~211_combout\ : std_logic;
SIGNAL \my_data_memory|register[12][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~293_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~294_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~183_combout\ : std_logic;
SIGNAL \my_data_memory|register[10][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~184_combout\ : std_logic;
SIGNAL \my_data_memory|register[8][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~286_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~287_combout\ : std_logic;
SIGNAL \myULA|Add0~12_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~124_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~202_combout\ : std_logic;
SIGNAL \my_data_memory|register[2][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~128_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~204_combout\ : std_logic;
SIGNAL \my_data_memory|register[1][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~208_combout\ : std_logic;
SIGNAL \my_data_memory|register[7][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~206_combout\ : std_logic;
SIGNAL \my_data_memory|register[5][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~205_combout\ : std_logic;
SIGNAL \my_data_memory|register[6][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~207_combout\ : std_logic;
SIGNAL \my_data_memory|register[4][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~288_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~289_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~290_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~291_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~123_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~292_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~201_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~189_combout\ : std_logic;
SIGNAL \my_data_memory|register[29][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~197_combout\ : std_logic;
SIGNAL \my_data_memory|register[21][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~283_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~284_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~199_combout\ : std_logic;
SIGNAL \my_data_memory|register[27][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~186_combout\ : std_logic;
SIGNAL \my_data_memory|register[25][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~194_combout\ : std_logic;
SIGNAL \my_data_memory|register[17][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~276_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~277_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~198_combout\ : std_logic;
SIGNAL \my_data_memory|register[30][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~190_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~195_combout\ : std_logic;
SIGNAL \my_data_memory|register[20][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~278_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~279_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~191_combout\ : std_logic;
SIGNAL \my_data_memory|register[18][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~200_combout\ : std_logic;
SIGNAL \my_data_memory|register[26][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~196_combout\ : std_logic;
SIGNAL \my_data_memory|register[16][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~280_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~281_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~282_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~285_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~295_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~296_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~170_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[54][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~167_combout\ : std_logic;
SIGNAL \my_data_memory|register[54][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~174_combout\ : std_logic;
SIGNAL \my_data_memory|register[52][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~297_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~298_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~178_combout\ : std_logic;
SIGNAL \my_data_memory|register[59][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~171_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~175_combout\ : std_logic;
SIGNAL \my_data_memory|register[49][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~299_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~300_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~172_combout\ : std_logic;
SIGNAL \my_data_memory|register[56][4]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][4]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~168_combout\ : std_logic;
SIGNAL \my_data_memory|register[50][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~176_combout\ : std_logic;
SIGNAL \my_data_memory|register[48][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~301_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~302_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~303_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~169_combout\ : std_logic;
SIGNAL \my_data_memory|register[55][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~173_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][4]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~177_combout\ : std_logic;
SIGNAL \my_data_memory|register[53][4]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~304_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~305_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~306_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~307_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~308_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~351_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[4]~352_combout\ : std_logic;
SIGNAL \myReg|register[3][4]~regout\ : std_logic;
SIGNAL \myReg|Decoder0~2_combout\ : std_logic;
SIGNAL \myReg|register[2][4]~regout\ : std_logic;
SIGNAL \myReg|register[1][4]~regout\ : std_logic;
SIGNAL \myReg|register[7][4]~feeder_combout\ : std_logic;
SIGNAL \myReg|register[7][4]~regout\ : std_logic;
SIGNAL \myReg|register[4][4]~regout\ : std_logic;
SIGNAL \myReg|register[5][4]~regout\ : std_logic;
SIGNAL \myReg|Mux11~0_combout\ : std_logic;
SIGNAL \myReg|Mux11~1_combout\ : std_logic;
SIGNAL \myReg|Mux11~2_combout\ : std_logic;
SIGNAL \myReg|Mux11~combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[11]~5_combout\ : std_logic;
SIGNAL \MuxImmSrc|Mux3~0_combout\ : std_logic;
SIGNAL \myULA|Add0~1_combout\ : std_logic;
SIGNAL \myULA|Add0~16_combout\ : std_logic;
SIGNAL \myReg|Mux3~0_combout\ : std_logic;
SIGNAL \myReg|Mux3~1_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[4]~0_combout\ : std_logic;
SIGNAL \myULA|Add0~20_combout\ : std_logic;
SIGNAL \myULA|Add0~21_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~68_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~80_combout\ : std_logic;
SIGNAL \my_data_memory|register[222][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[206][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1002_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1003_combout\ : std_logic;
SIGNAL \my_data_memory|register[244][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[196][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~999_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1000_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[236][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[236][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[204][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~997_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~998_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1001_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1004_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~44_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[221][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~40_combout\ : std_logic;
SIGNAL \my_data_memory|register[205][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1026_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1027_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~76_combout\ : std_logic;
SIGNAL \my_data_memory|register[223][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1033_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1034_combout\ : std_logic;
SIGNAL \my_data_memory|register[231][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[247][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[215][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1028_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1029_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[229][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1030_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1031_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1032_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1035_combout\ : std_logic;
SIGNAL \my_data_memory|register[235][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[219][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1012_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1013_combout\ : std_logic;
SIGNAL \my_data_memory|register[209][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[225][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1009_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1010_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~22_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[195][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1007_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1008_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1011_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~34_combout\ : std_logic;
SIGNAL \my_data_memory|register[217][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~42_combout\ : std_logic;
SIGNAL \my_data_memory|register[249][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1006_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1014_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~66_combout\ : std_logic;
SIGNAL \my_data_memory|register[250][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[218][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~77_combout\ : std_logic;
SIGNAL \my_data_memory|register[218][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[202][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1022_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1023_combout\ : std_logic;
SIGNAL \my_data_memory|register[248][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~43_combout\ : std_logic;
SIGNAL \my_data_memory|register[248][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[216][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[232][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~39_combout\ : std_logic;
SIGNAL \my_data_memory|register[200][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1017_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1018_combout\ : std_logic;
SIGNAL \my_data_memory|register[240][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~50_combout\ : std_logic;
SIGNAL \my_data_memory|register[224][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1019_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1020_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1021_combout\ : std_logic;
SIGNAL \my_data_memory|register[242][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[194][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~19_combout\ : std_logic;
SIGNAL \my_data_memory|register[194][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1015_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1016_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1024_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1025_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1036_combout\ : std_logic;
SIGNAL \my_data_memory|register[134][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~870_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~85_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~871_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~118_combout\ : std_logic;
SIGNAL \my_data_memory|register[146][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~872_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~873_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~874_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[131][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~868_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~869_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[167][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[135][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~875_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~876_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~877_combout\ : std_logic;
SIGNAL \my_data_memory|register[171][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[171][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[187][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~109_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[139][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~899_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~900_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~149_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~147_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~148_combout\ : std_logic;
SIGNAL \my_data_memory|register[143][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~906_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~907_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~129_combout\ : std_logic;
SIGNAL \my_data_memory|register[138][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~903_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~904_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~100_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~88_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[142][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~901_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~902_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~905_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~908_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~144_combout\ : std_logic;
SIGNAL \my_data_memory|register[133][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~895_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~896_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~87_combout\ : std_logic;
SIGNAL \my_data_memory|register[148][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~91_combout\ : std_logic;
SIGNAL \my_data_memory|register[164][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[132][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~888_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~889_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~897_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~86_combout\ : std_logic;
SIGNAL \my_data_memory|register[156][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[172][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~89_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~878_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~879_combout\ : std_logic;
SIGNAL \my_data_memory|register[173][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~136_combout\ : std_logic;
SIGNAL \my_data_memory|register[141][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~885_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~886_combout\ : std_logic;
SIGNAL \my_data_memory|register[184][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[136][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~882_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~883_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~101_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[185][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[137][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~880_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~881_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~884_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~887_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~898_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~909_combout\ : std_logic;
SIGNAL \my_data_memory|register[14][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~209_combout\ : std_logic;
SIGNAL \my_data_memory|register[14][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~979_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~980_combout\ : std_logic;
SIGNAL \my_data_memory|register[29][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[29][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[25][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~962_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~963_combout\ : std_logic;
SIGNAL \my_data_memory|register[26][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[18][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~964_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~965_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~187_combout\ : std_logic;
SIGNAL \my_data_memory|register[28][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~188_combout\ : std_logic;
SIGNAL \my_data_memory|register[24][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[16][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~966_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~967_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~968_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~193_combout\ : std_logic;
SIGNAL \my_data_memory|register[19][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~969_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~970_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~971_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~185_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[9][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~182_combout\ : std_logic;
SIGNAL \my_data_memory|register[9][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~972_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~973_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~203_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[2][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~127_combout\ : std_logic;
SIGNAL \my_data_memory|register[1][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[6][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[5][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~974_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~975_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~976_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~977_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~978_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~981_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~982_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~221_combout\ : std_logic;
SIGNAL \my_data_memory|register[93][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~229_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~213_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~217_combout\ : std_logic;
SIGNAL \my_data_memory|register[109][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~225_combout\ : std_logic;
SIGNAL \my_data_memory|register[77][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~941_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~942_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~277_combout\ : std_logic;
SIGNAL \my_data_memory|register[127][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~276_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~948_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~949_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~236_combout\ : std_logic;
SIGNAL \my_data_memory|register[103][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~233_combout\ : std_logic;
SIGNAL \my_data_memory|register[87][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~943_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~944_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~261_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~249_combout\ : std_logic;
SIGNAL \my_data_memory|register[101][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~256_combout\ : std_logic;
SIGNAL \my_data_memory|register[69][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~945_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~946_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~947_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~950_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~243_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~238_combout\ : std_logic;
SIGNAL \my_data_memory|register[70][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~920_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~921_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~219_combout\ : std_logic;
SIGNAL \my_data_memory|register[92][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~222_combout\ : std_logic;
SIGNAL \my_data_memory|register[76][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~922_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~923_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~251_combout\ : std_logic;
SIGNAL \my_data_memory|register[84][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~254_combout\ : std_logic;
SIGNAL \my_data_memory|register[68][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~924_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~925_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~926_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~262_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~264_combout\ : std_logic;
SIGNAL \my_data_memory|register[78][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~927_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~928_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~929_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~273_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][0]~regout\ : std_logic;
SIGNAL \my_data_memory|register[90][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~270_combout\ : std_logic;
SIGNAL \my_data_memory|register[90][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~272_combout\ : std_logic;
SIGNAL \my_data_memory|register[74][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~937_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~938_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~228_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~224_combout\ : std_logic;
SIGNAL \my_data_memory|register[72][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~932_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~933_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~260_combout\ : std_logic;
SIGNAL \my_data_memory|register[112][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~255_combout\ : std_logic;
SIGNAL \my_data_memory|register[64][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~934_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~935_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~936_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~244_combout\ : std_logic;
SIGNAL \my_data_memory|register[114][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~232_combout\ : std_logic;
SIGNAL \my_data_memory|register[82][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~239_combout\ : std_logic;
SIGNAL \my_data_memory|register[66][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~930_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~931_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~939_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~940_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~226_combout\ : std_logic;
SIGNAL \my_data_memory|register[121][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~223_combout\ : std_logic;
SIGNAL \my_data_memory|register[73][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~910_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~911_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~250_combout\ : std_logic;
SIGNAL \my_data_memory|register[81][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~257_combout\ : std_logic;
SIGNAL \my_data_memory|register[65][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~914_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~915_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~237_combout\ : std_logic;
SIGNAL \my_data_memory|register[99][0]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~241_combout\ : std_logic;
SIGNAL \my_data_memory|register[67][0]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~912_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~913_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~916_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~919_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~951_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~993_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~994_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1037_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[0]~1038_combout\ : std_logic;
SIGNAL \myReg|register[2][0]~regout\ : std_logic;
SIGNAL \myReg|register[7][0]~regout\ : std_logic;
SIGNAL \myReg|register[5][0]~regout\ : std_logic;
SIGNAL \myReg|Mux15~0_combout\ : std_logic;
SIGNAL \myReg|Mux15~1_combout\ : std_logic;
SIGNAL \myReg|Mux15~2_combout\ : std_logic;
SIGNAL \myReg|Mux15~combout\ : std_logic;
SIGNAL \myULA|Add0~5_combout\ : std_logic;
SIGNAL \myULA|Add0~8_combout\ : std_logic;
SIGNAL \myULA|Add0~39_combout\ : std_logic;
SIGNAL \my_data_memory|register[150][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[134][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~407_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~408_combout\ : std_logic;
SIGNAL \my_data_memory|register[132][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~409_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~99_combout\ : std_logic;
SIGNAL \my_data_memory|register[180][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~410_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~411_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[156][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[156][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~405_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~406_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~414_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~417_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~418_combout\ : std_logic;
SIGNAL \my_data_memory|register[138][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~419_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~420_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~421_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[146][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[152][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[144][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~415_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~416_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~424_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~425_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~137_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[181][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~433_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~434_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~426_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~427_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~146_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~138_combout\ : std_logic;
SIGNAL \my_data_memory|register[151][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[149][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~428_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~429_combout\ : std_logic;
SIGNAL \my_data_memory|register[143][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[143][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[135][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[133][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~430_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~431_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~432_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~435_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~436_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~74_combout\ : std_logic;
SIGNAL \my_data_memory|register[207][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[206][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~386_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~387_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~69_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~75_combout\ : std_logic;
SIGNAL \my_data_memory|register[203][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[202][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~388_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~389_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~390_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~84_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~70_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[222][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~391_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~392_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~393_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[233][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~360_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~361_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[232][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[232][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~353_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~354_combout\ : std_logic;
SIGNAL \my_data_memory|register[216][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[216][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~357_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~358_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[201][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~355_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~356_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~359_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~362_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~394_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~437_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~157_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~155_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~156_combout\ : std_logic;
SIGNAL \my_data_memory|register[36][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~438_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~439_combout\ : std_logic;
SIGNAL \my_data_memory|register[35][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~150_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~152_combout\ : std_logic;
SIGNAL \my_data_memory|register[33][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~440_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~441_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~158_combout\ : std_logic;
SIGNAL \my_data_memory|register[34][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~442_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~443_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~444_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~447_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~448_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[56][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~449_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~450_combout\ : std_logic;
SIGNAL \my_data_memory|register[49][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[52][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~453_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~454_combout\ : std_logic;
SIGNAL \my_data_memory|register[54][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[54][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[55][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[50][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~166_combout\ : std_logic;
SIGNAL \my_data_memory|register[51][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~451_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~452_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~455_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~458_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~112_combout\ : std_logic;
SIGNAL \my_data_memory|register[14][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[15][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[13][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~476_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~477_combout\ : std_logic;
SIGNAL \my_data_memory|register[20][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[20][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[16][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[21][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~465_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~466_combout\ : std_logic;
SIGNAL \my_data_memory|register[24][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[25][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[29][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~463_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~464_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~467_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~192_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[18][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~461_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~462_combout\ : std_logic;
SIGNAL \my_data_memory|register[27][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[31][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[26][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~468_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~469_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~470_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[2][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[1][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[6][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[5][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~471_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~472_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~473_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~474_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~475_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~478_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~479_combout\ : std_logic;
SIGNAL \my_data_memory|register[102][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~234_combout\ : std_logic;
SIGNAL \my_data_memory|register[102][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[103][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[99][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~490_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~491_combout\ : std_logic;
SIGNAL \my_data_memory|register[118][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~245_combout\ : std_logic;
SIGNAL \my_data_memory|register[119][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~497_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~498_combout\ : std_logic;
SIGNAL \my_data_memory|register[87][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~231_combout\ : std_logic;
SIGNAL \my_data_memory|register[86][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[82][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~492_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~493_combout\ : std_logic;
SIGNAL \my_data_memory|register[67][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~240_combout\ : std_logic;
SIGNAL \my_data_memory|register[71][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[70][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[70][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[66][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~494_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~495_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~496_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~499_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~259_combout\ : std_logic;
SIGNAL \my_data_memory|register[116][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~258_combout\ : std_logic;
SIGNAL \my_data_memory|register[113][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~507_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~508_combout\ : std_logic;
SIGNAL \my_data_memory|register[101][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[101][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~246_combout\ : std_logic;
SIGNAL \my_data_memory|register[100][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~248_combout\ : std_logic;
SIGNAL \my_data_memory|register[96][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~500_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~501_combout\ : std_logic;
SIGNAL \my_data_memory|register[65][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[64][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~504_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~505_combout\ : std_logic;
SIGNAL \my_data_memory|register[81][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~253_combout\ : std_logic;
SIGNAL \my_data_memory|register[85][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~252_combout\ : std_logic;
SIGNAL \my_data_memory|register[80][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~502_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~503_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~506_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~509_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~510_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~227_combout\ : std_logic;
SIGNAL \my_data_memory|register[124][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[92][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~487_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~488_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][3]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[120][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~218_combout\ : std_logic;
SIGNAL \my_data_memory|register[89][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~220_combout\ : std_logic;
SIGNAL \my_data_memory|register[88][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~480_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~481_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~214_combout\ : std_logic;
SIGNAL \my_data_memory|register[108][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[109][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[77][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[76][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~482_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~483_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~216_combout\ : std_logic;
SIGNAL \my_data_memory|register[104][3]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~215_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][3]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][3]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~484_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~485_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~486_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~489_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~521_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~522_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~523_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~524_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[3]~525_combout\ : std_logic;
SIGNAL \myReg|register[3][3]~regout\ : std_logic;
SIGNAL \myReg|Mux4~0_combout\ : std_logic;
SIGNAL \myReg|register[2][3]~regout\ : std_logic;
SIGNAL \myReg|Mux4~1_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[3]~4_combout\ : std_logic;
SIGNAL \myULA|Add0~32_combout\ : std_logic;
SIGNAL \myULA|Add0~14_combout\ : std_logic;
SIGNAL \myULA|Add0~33_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[220][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~15_combout\ : std_logic;
SIGNAL \my_data_memory|register[201][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[200][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~16_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~17_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~18_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[253][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[248][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~19_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~20_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~21_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~53_combout\ : std_logic;
SIGNAL \my_data_memory|register[212][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[209][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[209][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~55_combout\ : std_logic;
SIGNAL \my_data_memory|register[208][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~24_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~25_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[196][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[196][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~26_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~27_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~28_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[245][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[244][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~30_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~31_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~32_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~81_combout\ : std_logic;
SIGNAL \my_data_memory|register[251][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[239][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[239][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~40_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~41_combout\ : std_logic;
SIGNAL \my_data_memory|register[223][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[203][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~35_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~36_combout\ : std_logic;
SIGNAL \my_data_memory|register[218][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[218][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[202][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[202][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~37_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~38_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~39_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~42_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~43_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~98_combout\ : std_logic;
SIGNAL \my_data_memory|register[188][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[180][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~52_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~53_combout\ : std_logic;
SIGNAL \my_data_memory|register[158][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[148][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~45_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~46_combout\ : std_logic;
SIGNAL \my_data_memory|register[140][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[142][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[132][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~49_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~50_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~47_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~48_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~51_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~54_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~135_combout\ : std_logic;
SIGNAL \my_data_memory|register[157][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~76_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~77_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[133][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~80_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~81_combout\ : std_logic;
SIGNAL \my_data_memory|register[151][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[135][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~78_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~79_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~82_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[143][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~83_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~84_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~85_combout\ : std_logic;
SIGNAL \my_data_memory|register[146][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[154][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[152][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[144][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~65_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~66_combout\ : std_logic;
SIGNAL \my_data_memory|register[136][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[136][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[138][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~70_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~67_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~68_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~71_combout\ : std_logic;
SIGNAL \my_data_memory|register[178][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[184][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[184][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~132_combout\ : std_logic;
SIGNAL \my_data_memory|register[176][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~72_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~73_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~74_combout\ : std_logic;
SIGNAL \my_data_memory|register[179][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[177][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~62_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~63_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[171][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[163][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~103_combout\ : std_logic;
SIGNAL \my_data_memory|register[161][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~55_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~56_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~105_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~108_combout\ : std_logic;
SIGNAL \my_data_memory|register[145][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~57_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~58_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[139][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[137][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~59_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~60_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~61_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~64_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~75_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~86_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~87_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[39][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[39][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~95_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~96_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~88_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~89_combout\ : std_logic;
SIGNAL \my_data_memory|register[40][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[40][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~92_combout\ : std_logic;
SIGNAL \my_data_memory|register[34][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~93_combout\ : std_logic;
SIGNAL \my_data_memory|register[46][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~90_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~91_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~94_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~97_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~99_combout\ : std_logic;
SIGNAL \my_data_memory|register[125][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[120][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[124][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~143_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~144_combout\ : std_logic;
SIGNAL \my_data_memory|register[108][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[109][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[104][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~136_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~137_combout\ : std_logic;
SIGNAL \my_data_memory|register[76][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~140_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~141_combout\ : std_logic;
SIGNAL \my_data_memory|register[93][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[92][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[88][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~138_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~139_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~142_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~145_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~230_combout\ : std_logic;
SIGNAL \my_data_memory|register[83][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[87][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[86][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~146_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~147_combout\ : std_logic;
SIGNAL \my_data_memory|register[70][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[70][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[66][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[71][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[67][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~150_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~151_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~235_combout\ : std_logic;
SIGNAL \my_data_memory|register[98][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[103][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~148_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~149_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~152_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~155_combout\ : std_logic;
SIGNAL \my_data_memory|register[101][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[100][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~156_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~157_combout\ : std_logic;
SIGNAL \my_data_memory|register[64][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[65][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~160_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~161_combout\ : std_logic;
SIGNAL \my_data_memory|register[81][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[81][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[85][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[80][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~158_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~159_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~162_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[116][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~163_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~164_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~165_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~166_combout\ : std_logic;
SIGNAL \my_data_memory|register[91][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~266_combout\ : std_logic;
SIGNAL \my_data_memory|register[91][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~269_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~268_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~169_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~170_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~173_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][5]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~265_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[78][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~167_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~168_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~176_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~177_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~178_combout\ : std_logic;
SIGNAL \my_data_memory|register[55][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~100_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~101_combout\ : std_logic;
SIGNAL \my_data_memory|register[53][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[52][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[49][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~104_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~105_combout\ : std_logic;
SIGNAL \my_data_memory|register[60][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[57][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[56][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~102_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~103_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~106_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~109_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[14][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~132_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~133_combout\ : std_logic;
SIGNAL \my_data_memory|register[2][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[2][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[1][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[1][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[5][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~125_combout\ : std_logic;
SIGNAL \my_data_memory|register[6][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~126_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~129_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~130_combout\ : std_logic;
SIGNAL \my_data_memory|register[29][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[29][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[25][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[28][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[28][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[24][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~113_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~114_combout\ : std_logic;
SIGNAL \my_data_memory|register[21][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[16][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[20][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~117_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~118_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][5]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[18][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~115_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~116_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~119_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][5]~regout\ : std_logic;
SIGNAL \my_data_memory|register[26][5]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~120_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~121_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~122_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~131_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~134_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~135_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~179_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~180_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[5]~181_combout\ : std_logic;
SIGNAL \myReg|register[2][5]~feeder_combout\ : std_logic;
SIGNAL \myReg|register[2][5]~regout\ : std_logic;
SIGNAL \myReg|register[1][5]~regout\ : std_logic;
SIGNAL \myReg|register[7][5]~regout\ : std_logic;
SIGNAL \myReg|register[6][5]~regout\ : std_logic;
SIGNAL \myReg|register[4][5]~regout\ : std_logic;
SIGNAL \myReg|Mux10~0_combout\ : std_logic;
SIGNAL \myReg|Mux10~1_combout\ : std_logic;
SIGNAL \myReg|Mux10~2_combout\ : std_logic;
SIGNAL \myReg|Mux10~combout\ : std_logic;
SIGNAL \myULA|Add0~0_combout\ : std_logic;
SIGNAL \myULA|Add0~18_combout\ : std_logic;
SIGNAL \myULA|Add0~41_combout\ : std_logic;
SIGNAL \my_data_memory|register[182][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[182][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[174][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[166][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~714_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~715_combout\ : std_logic;
SIGNAL \my_data_memory|register[148][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[132][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~711_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~712_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~713_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~716_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[186][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[154][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~724_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~725_combout\ : std_logic;
SIGNAL \my_data_memory|register[162][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[178][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[146][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~717_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~718_combout\ : std_logic;
SIGNAL \my_data_memory|register[152][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[184][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~720_combout\ : std_logic;
SIGNAL \my_data_memory|register[144][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[160][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~721_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~722_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~723_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~726_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~727_combout\ : std_logic;
SIGNAL \my_data_memory|register[181][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[183][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[151][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[149][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~728_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~729_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[167][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[135][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~732_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~733_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[143][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[141][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~730_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~731_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~734_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~737_combout\ : std_logic;
SIGNAL \my_data_memory|register[177][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[179][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[145][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[147][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~697_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~698_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[137][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~699_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~700_combout\ : std_logic;
SIGNAL \my_data_memory|register[161][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[163][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~701_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~702_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~703_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~706_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~738_combout\ : std_logic;
SIGNAL \my_data_memory|register[47][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[39][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~746_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~747_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~739_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~740_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[38][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[34][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~741_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~742_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~743_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~744_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~745_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~748_combout\ : std_logic;
SIGNAL \my_data_memory|register[59][1]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~181_combout\ : std_logic;
SIGNAL \my_data_memory|register[63][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[51][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[51][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~819_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~820_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~179_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~812_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~813_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[53][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[49][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~814_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~815_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~818_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~821_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[14][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~808_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~809_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[10][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~791_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~792_combout\ : std_logic;
SIGNAL \my_data_memory|register[26][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[18][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~793_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~794_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[27][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~800_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~801_combout\ : std_logic;
SIGNAL \my_data_memory|register[28][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[20][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[16][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~797_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~798_combout\ : std_logic;
SIGNAL \my_data_memory|register[21][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~795_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~796_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~799_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~802_combout\ : std_logic;
SIGNAL \my_data_memory|register[2][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[1][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[6][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[5][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~803_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~804_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~805_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~806_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~807_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~810_combout\ : std_logic;
SIGNAL \my_data_memory|register[101][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~776_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~777_combout\ : std_logic;
SIGNAL \my_data_memory|register[113][1]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~247_combout\ : std_logic;
SIGNAL \my_data_memory|register[97][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[65][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~771_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~772_combout\ : std_logic;
SIGNAL \my_data_memory|register[80][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[64][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~773_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~774_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~775_combout\ : std_logic;
SIGNAL \my_data_memory|register[116][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[116][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[84][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[100][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[100][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~769_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~770_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~778_combout\ : std_logic;
SIGNAL \my_data_memory|register[99][1]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~242_combout\ : std_logic;
SIGNAL \my_data_memory|register[115][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[67][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~759_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~760_combout\ : std_logic;
SIGNAL \my_data_memory|register[82][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[66][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[98][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[98][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~763_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~764_combout\ : std_logic;
SIGNAL \my_data_memory|register[86][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[70][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~761_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~762_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~765_combout\ : std_logic;
SIGNAL \my_data_memory|register[103][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[71][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~766_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~767_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~768_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~779_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~263_combout\ : std_logic;
SIGNAL \my_data_memory|register[94][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[78][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~782_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~783_combout\ : std_logic;
SIGNAL \my_data_memory|register[90][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[74][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~784_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~785_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~786_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~274_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[95][1]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~275_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][1]~regout\ : std_logic;
SIGNAL \my_data_memory|register[79][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~787_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~788_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][1]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~267_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][1]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~781_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~789_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~790_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~811_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~822_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~823_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~866_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[1]~867_combout\ : std_logic;
SIGNAL \myReg|register[3][1]~regout\ : std_logic;
SIGNAL \myReg|register[2][1]~regout\ : std_logic;
SIGNAL \myReg|register[1][1]~regout\ : std_logic;
SIGNAL \myReg|register[5][1]~regout\ : std_logic;
SIGNAL \myReg|register[4][1]~feeder_combout\ : std_logic;
SIGNAL \myReg|register[4][1]~regout\ : std_logic;
SIGNAL \myReg|Mux14~0_combout\ : std_logic;
SIGNAL \myReg|Mux14~1_combout\ : std_logic;
SIGNAL \myReg|Mux14~2_combout\ : std_logic;
SIGNAL \myReg|Mux14~combout\ : std_logic;
SIGNAL \myULA|Add0~4_combout\ : std_logic;
SIGNAL \myULA|Add0~10_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[1]~5_combout\ : std_logic;
SIGNAL \myULA|Add0~34_combout\ : std_logic;
SIGNAL \myULA|Add0~35_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~7_combout\ : std_logic;
SIGNAL \my_data_memory|register[211][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[217][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[209][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~653_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~654_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[251][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[249][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[249][2]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~62_combout\ : std_logic;
SIGNAL \my_data_memory|register[241][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~660_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~661_combout\ : std_logic;
SIGNAL \my_data_memory|register[203][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~657_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~658_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~659_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~662_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[231][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~691_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~692_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[229][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[229][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~684_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~685_combout\ : std_logic;
SIGNAL \my_data_memory|register[197][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~688_combout\ : std_logic;
SIGNAL \my_data_memory|register[221][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~689_combout\ : std_logic;
SIGNAL \my_data_memory|register[215][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[223][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~687_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~690_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~693_combout\ : std_logic;
SIGNAL \my_data_memory|register[242][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[250][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~681_combout\ : std_logic;
SIGNAL \my_data_memory|register[234][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[224][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~673_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~674_combout\ : std_logic;
SIGNAL \my_data_memory|register[200][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~677_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~678_combout\ : std_logic;
SIGNAL \my_data_memory|register[210][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[216][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~675_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~676_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~679_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~682_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[254][2]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~21_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[244][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~670_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~671_combout\ : std_logic;
SIGNAL \my_data_memory|register[238][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[230][2]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~48_combout\ : std_logic;
SIGNAL \my_data_memory|register[228][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~663_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~664_combout\ : std_logic;
SIGNAL \my_data_memory|register[214][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[212][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~665_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~666_combout\ : std_logic;
SIGNAL \my_data_memory|register[206][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[206][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[204][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[196][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~667_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~668_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~669_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~672_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~683_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~694_combout\ : std_logic;
SIGNAL \my_data_memory|register[167][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[163][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~528_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~529_combout\ : std_logic;
SIGNAL \my_data_memory|register[134][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[135][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[131][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[131][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~530_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~531_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~532_combout\ : std_logic;
SIGNAL \my_data_memory|register[179][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[178][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~533_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~534_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~535_combout\ : std_logic;
SIGNAL \my_data_memory|register[142][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~557_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~558_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[139][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~559_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~560_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[186][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[138][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~561_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~562_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~563_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[159][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[159][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[143][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~564_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~565_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~566_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[189][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[184][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[188][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~543_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~544_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[168][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~538_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~539_combout\ : std_logic;
SIGNAL \my_data_memory|register[141][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[141][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[136][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[137][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[137][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~540_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~541_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~542_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~545_combout\ : std_logic;
SIGNAL \my_data_memory|register[149][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[144][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~546_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~547_combout\ : std_logic;
SIGNAL \my_data_memory|register[181][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[176][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~553_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~554_combout\ : std_logic;
SIGNAL \my_data_memory|register[133][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[133][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[132][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~550_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~551_combout\ : std_logic;
SIGNAL \my_data_memory|register[165][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[161][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~548_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~549_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~552_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~555_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~556_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~567_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[55][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~648_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~649_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[62][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[60][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[52][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~641_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~642_combout\ : std_logic;
SIGNAL \my_data_memory|register[56][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~645_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~646_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[57][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[59][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[49][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~643_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~644_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~647_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~650_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[87][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[87][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[85][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~599_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~600_combout\ : std_logic;
SIGNAL \my_data_memory|register[103][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[103][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[71][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[71][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~603_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~604_combout\ : std_logic;
SIGNAL \my_data_memory|register[111][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[77][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~601_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~602_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~605_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~608_combout\ : std_logic;
SIGNAL \my_data_memory|register[75][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[67][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~582_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~583_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[99][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[97][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~580_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~581_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~584_combout\ : std_logic;
SIGNAL \my_data_memory|register[91][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[89][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[89][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[81][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~578_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~579_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[121][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[113][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~585_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~586_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~587_combout\ : std_logic;
SIGNAL \my_data_memory|register[90][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[88][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[80][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~588_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~589_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~595_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~596_combout\ : std_logic;
SIGNAL \my_data_memory|register[74][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[66][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[66][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[64][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~592_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~593_combout\ : std_logic;
SIGNAL \my_data_memory|register[104][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[98][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[98][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~590_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~591_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~594_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~597_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~598_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~609_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~153_combout\ : std_logic;
SIGNAL \my_data_memory|register[43][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[39][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~617_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~618_combout\ : std_logic;
SIGNAL \my_data_memory|register[44][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[36][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~614_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~615_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[41][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~612_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~613_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~616_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~619_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[14][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[13][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[12][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~637_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~638_combout\ : std_logic;
SIGNAL \my_data_memory|register[31][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[23][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~627_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~628_combout\ : std_logic;
SIGNAL \my_data_memory|register[29][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~620_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~621_combout\ : std_logic;
SIGNAL \my_data_memory|register[28][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[24][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[16][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~624_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~625_combout\ : std_logic;
SIGNAL \my_data_memory|register[18][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~622_combout\ : std_logic;
SIGNAL \my_data_memory|register[26][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~623_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~626_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~629_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[2][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[1][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[6][2]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][2]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~632_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~633_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~634_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~635_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~636_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~639_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~640_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~651_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~652_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~695_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[2]~696_combout\ : std_logic;
SIGNAL \myReg|register[2][2]~regout\ : std_logic;
SIGNAL \myReg|Mux5~1_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[2]~6_combout\ : std_logic;
SIGNAL \myULA|Add0~36_combout\ : std_logic;
SIGNAL \myULA|Add0~37_combout\ : std_logic;
SIGNAL \my_parall_in|Equal0~1_combout\ : std_logic;
SIGNAL \my_parall_in|Equal0~2_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1381_combout\ : std_logic;
SIGNAL \myReg|register[2][7]~regout\ : std_logic;
SIGNAL \myReg|register[1][7]~regout\ : std_logic;
SIGNAL \myReg|register[5][7]~regout\ : std_logic;
SIGNAL \myReg|register[7][7]~regout\ : std_logic;
SIGNAL \myReg|Mux8~1_combout\ : std_logic;
SIGNAL \myReg|Mux8~2_combout\ : std_logic;
SIGNAL \myReg|Mux8~combout\ : std_logic;
SIGNAL \my_data_memory|register[163][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[163][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[169][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[161][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1041_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1042_combout\ : std_logic;
SIGNAL \my_data_memory|register[131][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[129][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1043_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1044_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1045_combout\ : std_logic;
SIGNAL \my_data_memory|register[155][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[147][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[147][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1039_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1040_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1048_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[146][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[146][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[144][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1059_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1060_combout\ : std_logic;
SIGNAL \my_data_memory|register[138][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1063_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1064_combout\ : std_logic;
SIGNAL \my_data_memory|register[170][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[162][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[168][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[168][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[160][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1061_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1062_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1065_combout\ : std_logic;
SIGNAL \my_data_memory|register[186][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[186][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[184][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[176][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1066_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1067_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1068_combout\ : std_logic;
SIGNAL \my_data_memory|register[134][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[140][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[132][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1053_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1054_combout\ : std_logic;
SIGNAL \my_data_memory|register[174][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[164][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1051_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1052_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1055_combout\ : std_logic;
SIGNAL \my_data_memory|register[156][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[148][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1049_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1050_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1058_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1069_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[167][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[135][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1070_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1071_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[175][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[159][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1077_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1078_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[157][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[173][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[173][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1072_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1073_combout\ : std_logic;
SIGNAL \my_data_memory|register[181][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[181][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[133][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1074_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1075_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1076_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1079_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1080_combout\ : std_logic;
SIGNAL \my_data_memory|register[39][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[37][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1088_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1089_combout\ : std_logic;
SIGNAL \my_data_memory|register[35][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[41][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[41][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1083_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1084_combout\ : std_logic;
SIGNAL \my_data_memory|register[42][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[34][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1085_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1086_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1087_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1090_combout\ : std_logic;
SIGNAL \my_data_memory|register[61][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[56][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[56][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1154_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1155_combout\ : std_logic;
SIGNAL \my_data_memory|register[54][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[50][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1156_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1157_combout\ : std_logic;
SIGNAL \my_data_memory|register[49][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[52][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[48][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1158_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1159_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1160_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1163_combout\ : std_logic;
SIGNAL \my_data_memory|register[14][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[15][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[13][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1150_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1151_combout\ : std_logic;
SIGNAL \my_data_memory|register[20][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[16][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[21][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1139_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1140_combout\ : std_logic;
SIGNAL \my_data_memory|register[24][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[29][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[25][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1137_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1138_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1141_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[19][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[22][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[22][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[18][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1135_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1136_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1144_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[2][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[1][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[6][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[5][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1145_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1146_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1147_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1148_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1149_combout\ : std_logic;
SIGNAL \my_data_memory|register[11][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[9][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1133_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1134_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1152_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[122][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1129_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1130_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[95][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[91][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[90][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1122_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1123_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[79][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[78][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[74][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1126_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1127_combout\ : std_logic;
SIGNAL \my_data_memory|register[110][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[111][7]~regout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~271_combout\ : std_logic;
SIGNAL \my_data_memory|register[106][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1124_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1125_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1128_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1131_combout\ : std_logic;
SIGNAL \my_data_memory|register[85][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[80][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1111_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1112_combout\ : std_logic;
SIGNAL \my_data_memory|register[64][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[69][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[65][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1115_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1116_combout\ : std_logic;
SIGNAL \my_data_memory|register[101][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1113_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1114_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1117_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[117][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[113][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1118_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1119_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1120_combout\ : std_logic;
SIGNAL \my_data_memory|register[88][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[89][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[121][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[121][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1103_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1104_combout\ : std_logic;
SIGNAL \my_data_memory|register[105][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1105_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1106_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1107_combout\ : std_logic;
SIGNAL \my_data_memory|register[109][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[108][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[76][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1101_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1102_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1110_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1121_combout\ : std_logic;
SIGNAL \my_data_memory|register[119][7]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[119][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[114][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1098_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1099_combout\ : std_logic;
SIGNAL \my_data_memory|register[103][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[98][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1091_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1092_combout\ : std_logic;
SIGNAL \my_data_memory|register[71][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[67][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[66][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1095_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1096_combout\ : std_logic;
SIGNAL \my_data_memory|register[86][7]~regout\ : std_logic;
SIGNAL \my_data_memory|register[82][7]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1093_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1094_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1097_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1100_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1132_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1153_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1164_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1165_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1208_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[7]~1209_combout\ : std_logic;
SIGNAL \myReg|register[3][7]~regout\ : std_logic;
SIGNAL \myReg|Mux0~0_combout\ : std_logic;
SIGNAL \myReg|Mux0~1_combout\ : std_logic;
SIGNAL \myULA|Add0~23_combout\ : std_logic;
SIGNAL \myULA|Add0~26\ : std_logic;
SIGNAL \myULA|Add0~27_combout\ : std_logic;
SIGNAL \myULA|Add0~40_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~44_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[169][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[137][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[168][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[136][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[136][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1214_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1215_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[185][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[153][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[152][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1212_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1213_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1216_combout\ : std_logic;
SIGNAL \my_data_memory|register[172][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[140][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1210_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1211_combout\ : std_logic;
SIGNAL \my_data_memory|register[189][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[156][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1217_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1218_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1219_combout\ : std_logic;
SIGNAL \my_data_memory|register[183][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[179][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[182][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[178][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1227_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1228_combout\ : std_logic;
SIGNAL \my_data_memory|register[151][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[146][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1222_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1223_combout\ : std_logic;
SIGNAL \my_data_memory|register[135][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[130][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1224_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1225_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1226_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1229_combout\ : std_logic;
SIGNAL \my_data_memory|register[149][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[144][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1232_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1233_combout\ : std_logic;
SIGNAL \my_data_memory|register[133][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[128][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1234_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1235_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1236_combout\ : std_logic;
SIGNAL \my_data_memory|register[177][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[176][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1237_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1238_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1239_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1240_combout\ : std_logic;
SIGNAL \my_data_memory|register[154][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[138][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1245_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1246_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[190][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[186][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[174][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[170][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1243_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1244_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1247_combout\ : std_logic;
SIGNAL \my_data_memory|register[191][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[175][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[187][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[187][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[171][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1248_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1249_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1250_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1251_combout\ : std_logic;
SIGNAL \my_data_memory|register[37][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[37][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[33][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[32][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1298_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1299_combout\ : std_logic;
SIGNAL \my_data_memory|register[39][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[39][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[38][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[34][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[35][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1296_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1297_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1300_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[45][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[41][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[40][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1294_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1295_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1303_combout\ : std_logic;
SIGNAL \my_data_memory|register[15][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[14][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1321_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1322_combout\ : std_logic;
SIGNAL \my_data_memory|register[16][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1308_combout\ : std_logic;
SIGNAL \my_data_memory|register[26][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1309_combout\ : std_logic;
SIGNAL \my_data_memory|register[19][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[27][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[17][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1306_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1307_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1310_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[23][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[31][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[21][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1311_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1312_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1313_combout\ : std_logic;
SIGNAL \my_data_memory|register[10][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[9][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[8][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1314_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1315_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[3][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[1][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[7][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[5][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[4][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1316_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1317_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1318_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1319_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1320_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1323_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1324_combout\ : std_logic;
SIGNAL \my_data_memory|register[126][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[92][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1259_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1260_combout\ : std_logic;
SIGNAL \my_data_memory|register[108][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[110][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[76][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1254_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1255_combout\ : std_logic;
SIGNAL \my_data_memory|register[100][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[102][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[68][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1256_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1257_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1258_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1261_combout\ : std_logic;
SIGNAL \my_data_memory|register[104][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[96][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1272_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1273_combout\ : std_logic;
SIGNAL \my_data_memory|register[90][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[90][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[82][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[80][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[80][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1274_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1275_combout\ : std_logic;
SIGNAL \my_data_memory|register[66][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[74][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[72][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[72][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[64][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1276_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1277_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1278_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[122][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[120][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[112][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1279_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1280_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1281_combout\ : std_logic;
SIGNAL \my_data_memory|register[123][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[115][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[113][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1269_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1270_combout\ : std_logic;
SIGNAL \my_data_memory|register[107][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[97][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1262_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1263_combout\ : std_logic;
SIGNAL \my_data_memory|register[67][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[73][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[73][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[65][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1266_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1267_combout\ : std_logic;
SIGNAL \my_data_memory|register[83][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[89][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[89][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[81][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1264_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1265_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1268_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1271_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1282_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1293_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1335_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1336_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[239][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[207][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[223][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[223][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1375_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1376_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[247][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[199][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[199][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1370_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1371_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~56_combout\ : std_logic;
SIGNAL \my_data_memory|register[213][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[197][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1372_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1373_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1374_combout\ : std_logic;
SIGNAL \my_data_memory|register[253][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[221][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[237][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[237][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[205][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1368_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1369_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1377_combout\ : std_logic;
SIGNAL \my_data_memory|register[216][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[208][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1359_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1360_combout\ : std_logic;
SIGNAL \my_data_memory|register[202][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[202][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[192][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1361_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1362_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1363_combout\ : std_logic;
SIGNAL \my_data_memory|register[242][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[240][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1364_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1365_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1366_combout\ : std_logic;
SIGNAL \my_data_memory|register[246][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[252][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[252][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[244][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1354_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1355_combout\ : std_logic;
SIGNAL \my_data_memory|register[220][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[212][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1349_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1350_combout\ : std_logic;
SIGNAL \my_data_memory|register[206][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[206][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[204][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[198][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|Decoder0~18_combout\ : std_logic;
SIGNAL \my_data_memory|register[198][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[196][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1351_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1352_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1353_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1356_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1367_combout\ : std_logic;
SIGNAL \my_data_memory|register[243][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[241][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1344_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1345_combout\ : std_logic;
SIGNAL \my_data_memory|register[227][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[225][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1339_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1340_combout\ : std_logic;
SIGNAL \my_data_memory|register[203][6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[203][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[201][6]~regout\ : std_logic;
SIGNAL \my_data_memory|register[193][6]~regout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1341_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1342_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1343_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1346_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1378_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1379_combout\ : std_logic;
SIGNAL \MuxResSrc|out_mux[6]~1380_combout\ : std_logic;
SIGNAL \myReg|register[2][6]~regout\ : std_logic;
SIGNAL \myReg|Mux1~0_combout\ : std_logic;
SIGNAL \myReg|Mux1~1_combout\ : std_logic;
SIGNAL \MuxULASrc|out_mux[6]~2_combout\ : std_logic;
SIGNAL \myULA|Add0~29_combout\ : std_logic;
SIGNAL \myULA|Add0~30_combout\ : std_logic;
SIGNAL \myULA|Equal0~1_combout\ : std_logic;
SIGNAL \myULA|Equal0~3_combout\ : std_logic;
SIGNAL \myAND|out_and~combout\ : std_logic;
SIGNAL \my_instruction_memory|RD[4]~1_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor3~2_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor3~combout\ : std_logic;
SIGNAL \my_unit_control|ImmSrc[1]~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr3~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr3~1_combout\ : std_logic;
SIGNAL \MuxImmSrc|Mux4~0_combout\ : std_logic;
SIGNAL \myadder8|out_adder[2]~5\ : std_logic;
SIGNAL \myadder8|out_adder[3]~7\ : std_logic;
SIGNAL \myadder8|out_adder[4]~8_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr1~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|WideOr1~1_combout\ : std_logic;
SIGNAL \MuxImmSrc|Mux6~0_combout\ : std_logic;
SIGNAL \myadder8|out_adder[1]~3\ : std_logic;
SIGNAL \myadder8|out_adder[2]~4_combout\ : std_logic;
SIGNAL \my_program_counter|PC[2]~7\ : std_logic;
SIGNAL \my_program_counter|PC[3]~8_combout\ : std_logic;
SIGNAL \myadder8|out_adder[3]~6_combout\ : std_logic;
SIGNAL \my_program_counter|PC[3]~9\ : std_logic;
SIGNAL \my_program_counter|PC[4]~11\ : std_logic;
SIGNAL \my_program_counter|PC[5]~12_combout\ : std_logic;
SIGNAL \myadder8|out_adder[5]~10_combout\ : std_logic;
SIGNAL \my_program_counter|PC[5]~13\ : std_logic;
SIGNAL \my_program_counter|PC[6]~14_combout\ : std_logic;
SIGNAL \myadder8|out_adder[6]~12_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor4~14_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor4~11_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor4~24_combout\ : std_logic;
SIGNAL \my_unit_control|WideNor4~24clkctrl_outclk\ : std_logic;
SIGNAL \my_unit_control|WideNor2~combout\ : std_logic;
SIGNAL \my_unit_control|MemWrite~combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \MyLCD|LessThan9~0_combout\ : std_logic;
SIGNAL \MyLCD|Add9~0_combout\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[0]~6_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[0]~7\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[1]~9\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[2]~10_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[0]~18_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[16]~51\ : std_logic;
SIGNAL \MyLCD|mDLY[17]~52_combout\ : std_logic;
SIGNAL \MyLCD|Selector2~1_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_ST.000001~regout\ : std_logic;
SIGNAL \MyLCD|Selector3~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_ST.000010~regout\ : std_logic;
SIGNAL \MyLCD|LessThan0~5_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[0]~19\ : std_logic;
SIGNAL \MyLCD|mDLY[1]~21\ : std_logic;
SIGNAL \MyLCD|mDLY[2]~22_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[2]~23\ : std_logic;
SIGNAL \MyLCD|mDLY[3]~25\ : std_logic;
SIGNAL \MyLCD|mDLY[4]~26_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[4]~27\ : std_logic;
SIGNAL \MyLCD|mDLY[5]~29\ : std_logic;
SIGNAL \MyLCD|mDLY[6]~30_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[6]~31\ : std_logic;
SIGNAL \MyLCD|mDLY[7]~32_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[7]~33\ : std_logic;
SIGNAL \MyLCD|mDLY[8]~34_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[8]~35\ : std_logic;
SIGNAL \MyLCD|mDLY[9]~36_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[9]~37\ : std_logic;
SIGNAL \MyLCD|mDLY[10]~38_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[10]~39\ : std_logic;
SIGNAL \MyLCD|mDLY[11]~40_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[11]~41\ : std_logic;
SIGNAL \MyLCD|mDLY[12]~43\ : std_logic;
SIGNAL \MyLCD|mDLY[13]~44_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[13]~45\ : std_logic;
SIGNAL \MyLCD|mDLY[14]~47\ : std_logic;
SIGNAL \MyLCD|mDLY[15]~49\ : std_logic;
SIGNAL \MyLCD|mDLY[16]~50_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[14]~46_combout\ : std_logic;
SIGNAL \MyLCD|LessThan0~3_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[5]~28_combout\ : std_logic;
SIGNAL \MyLCD|LessThan0~1_combout\ : std_logic;
SIGNAL \MyLCD|mDLY[1]~20_combout\ : std_logic;
SIGNAL \MyLCD|LessThan0~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan0~4_combout\ : std_logic;
SIGNAL \MyLCD|Selector4~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_ST.000011~regout\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[2]~11\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[3]~13\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[4]~14_combout\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[3]~12_combout\ : std_logic;
SIGNAL \MyLCD|LessThan1~0_combout\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[4]~15\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[5]~16_combout\ : std_logic;
SIGNAL \MyLCD|LUT_INDEX[1]~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~2_combout\ : std_logic;
SIGNAL \MyLCD|LessThan1~1_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~6_combout\ : std_logic;
SIGNAL \MyLCD|Add19~0_combout\ : std_logic;
SIGNAL \MyLCD|Add8~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~7_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~3_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~5_combout\ : std_logic;
SIGNAL \MyLCD|LessThan7~0_combout\ : std_logic;
SIGNAL \MyLCD|Add7~0_combout\ : std_logic;
SIGNAL \myReg|register[6][2]~regout\ : std_logic;
SIGNAL \MyLCD|LessThan18~0_combout\ : std_logic;
SIGNAL \MyLCD|Add18~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~1_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~4_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~9_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~10_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][0]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][0]~regout\ : std_logic;
SIGNAL \my_parall_out|DataOut[7]~0_combout\ : std_logic;
SIGNAL \MyLCD|Add22~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~11_combout\ : std_logic;
SIGNAL \MyLCD|Add4~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~12_combout\ : std_logic;
SIGNAL \MyLCD|LessThan6~0_combout\ : std_logic;
SIGNAL \MyLCD|Add6~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~5_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~6_combout\ : std_logic;
SIGNAL \MyLCD|Add16~0_combout\ : std_logic;
SIGNAL \MyLCD|LessThan10~0_combout\ : std_logic;
SIGNAL \MyLCD|Add10~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~7_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~9_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~10_combout\ : std_logic;
SIGNAL \MyLCD|Mux6~11_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~19_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~17_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~14_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~15_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~16_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~18_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~20_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_ST.000000~0_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_ST.000000~regout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~8_combout\ : std_logic;
SIGNAL \myReg|register[6][7]~regout\ : std_logic;
SIGNAL \MyLCD|LessThan17~0_combout\ : std_logic;
SIGNAL \MyLCD|Add17~1\ : std_logic;
SIGNAL \MyLCD|Add17~2_combout\ : std_logic;
SIGNAL \myReg|register[3][5]~regout\ : std_logic;
SIGNAL \MyLCD|Add8~1\ : std_logic;
SIGNAL \MyLCD|Add8~2_combout\ : std_logic;
SIGNAL \myReg|register[7][6]~regout\ : std_logic;
SIGNAL \MyLCD|LessThan19~0_combout\ : std_logic;
SIGNAL \MyLCD|Add19~1\ : std_logic;
SIGNAL \MyLCD|Add19~2_combout\ : std_logic;
SIGNAL \MyLCD|LessThan14~0_combout\ : std_logic;
SIGNAL \MyLCD|Add14~1\ : std_logic;
SIGNAL \MyLCD|Add14~2_combout\ : std_logic;
SIGNAL \MyLCD|Add13~1\ : std_logic;
SIGNAL \MyLCD|Add13~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~3_combout\ : std_logic;
SIGNAL \MyLCD|Add18~1\ : std_logic;
SIGNAL \MyLCD|Add18~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~1_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~4_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[1]~1_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][1]~regout\ : std_logic;
SIGNAL \MyLCD|Add22~1\ : std_logic;
SIGNAL \MyLCD|Add22~2_combout\ : std_logic;
SIGNAL \my_parall_out|DataOut[6]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][5]~regout\ : std_logic;
SIGNAL \MyLCD|LessThan21~0_combout\ : std_logic;
SIGNAL \MyLCD|Add21~1\ : std_logic;
SIGNAL \MyLCD|Add21~2_combout\ : std_logic;
SIGNAL \myReg|register[7][1]~regout\ : std_logic;
SIGNAL \MyLCD|Add20~1\ : std_logic;
SIGNAL \MyLCD|Add20~2_combout\ : std_logic;
SIGNAL \MyLCD|LessThan5~0_combout\ : std_logic;
SIGNAL \MyLCD|Add5~1\ : std_logic;
SIGNAL \MyLCD|Add5~2_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~13_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~6_combout\ : std_logic;
SIGNAL \MyLCD|Add6~1\ : std_logic;
SIGNAL \MyLCD|Add6~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~5_combout\ : std_logic;
SIGNAL \MyLCD|Add16~1\ : std_logic;
SIGNAL \MyLCD|Add16~2_combout\ : std_logic;
SIGNAL \MyLCD|Add10~1\ : std_logic;
SIGNAL \MyLCD|Add10~2_combout\ : std_logic;
SIGNAL \myReg|register[5][5]~regout\ : std_logic;
SIGNAL \MyLCD|Add15~1\ : std_logic;
SIGNAL \MyLCD|Add15~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~7_combout\ : std_logic;
SIGNAL \MyLCD|LessThan11~0_combout\ : std_logic;
SIGNAL \MyLCD|Add11~1\ : std_logic;
SIGNAL \MyLCD|Add11~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~9_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~10_combout\ : std_logic;
SIGNAL \MyLCD|Mux5~11_combout\ : std_logic;
SIGNAL \MyLCD|Add9~1\ : std_logic;
SIGNAL \MyLCD|Add9~3\ : std_logic;
SIGNAL \MyLCD|Add9~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~0_combout\ : std_logic;
SIGNAL \MyLCD|Add7~1\ : std_logic;
SIGNAL \MyLCD|Add7~3\ : std_logic;
SIGNAL \MyLCD|Add7~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~1_combout\ : std_logic;
SIGNAL \MyLCD|Add14~3\ : std_logic;
SIGNAL \MyLCD|Add14~4_combout\ : std_logic;
SIGNAL \MyLCD|Add19~3\ : std_logic;
SIGNAL \MyLCD|Add19~4_combout\ : std_logic;
SIGNAL \MyLCD|Add13~3\ : std_logic;
SIGNAL \MyLCD|Add13~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~3_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~4_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[2]~2_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][2]~feeder_combout\ : std_logic;
SIGNAL \my_data_memory|register[255][2]~regout\ : std_logic;
SIGNAL \MyLCD|Add22~3\ : std_logic;
SIGNAL \MyLCD|Add22~4_combout\ : std_logic;
SIGNAL \MyLCD|Add21~3\ : std_logic;
SIGNAL \MyLCD|Add21~4_combout\ : std_logic;
SIGNAL \MyLCD|Add5~3\ : std_logic;
SIGNAL \MyLCD|Add5~4_combout\ : std_logic;
SIGNAL \MyLCD|Add4~1\ : std_logic;
SIGNAL \MyLCD|Add4~3\ : std_logic;
SIGNAL \MyLCD|Add4~4_combout\ : std_logic;
SIGNAL \MyLCD|Add6~3\ : std_logic;
SIGNAL \MyLCD|Add6~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~5_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~6_combout\ : std_logic;
SIGNAL \myReg|register[5][2]~regout\ : std_logic;
SIGNAL \MyLCD|Add16~3\ : std_logic;
SIGNAL \MyLCD|Add16~4_combout\ : std_logic;
SIGNAL \MyLCD|Add10~3\ : std_logic;
SIGNAL \MyLCD|Add10~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~7_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~9_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~10_combout\ : std_logic;
SIGNAL \MyLCD|Mux4~11_combout\ : std_logic;
SIGNAL \MyLCD|Add7~5\ : std_logic;
SIGNAL \MyLCD|Add7~6_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~3_combout\ : std_logic;
SIGNAL \MyLCD|Add19~5\ : std_logic;
SIGNAL \MyLCD|Add19~6_combout\ : std_logic;
SIGNAL \MyLCD|Add8~3\ : std_logic;
SIGNAL \MyLCD|Add8~5\ : std_logic;
SIGNAL \MyLCD|Add8~6_combout\ : std_logic;
SIGNAL \myReg|register[4][3]~regout\ : std_logic;
SIGNAL \MyLCD|Add14~5\ : std_logic;
SIGNAL \MyLCD|Add14~6_combout\ : std_logic;
SIGNAL \myReg|register[4][7]~regout\ : std_logic;
SIGNAL \MyLCD|Add13~5\ : std_logic;
SIGNAL \MyLCD|Add13~6_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~5_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~6_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[3]~3_combout\ : std_logic;
SIGNAL \MyLCD|Add22~5\ : std_logic;
SIGNAL \MyLCD|Add22~6_combout\ : std_logic;
SIGNAL \MyLCD|Add21~5\ : std_logic;
SIGNAL \MyLCD|Add21~6_combout\ : std_logic;
SIGNAL \myReg|register[7][3]~regout\ : std_logic;
SIGNAL \MyLCD|Add20~3\ : std_logic;
SIGNAL \MyLCD|Add20~5\ : std_logic;
SIGNAL \MyLCD|Add20~6_combout\ : std_logic;
SIGNAL \MyLCD|Add5~5\ : std_logic;
SIGNAL \MyLCD|Add5~6_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~7_combout\ : std_logic;
SIGNAL \MyLCD|Add6~5\ : std_logic;
SIGNAL \MyLCD|Add6~6_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~13_combout\ : std_logic;
SIGNAL \MyLCD|Add16~5\ : std_logic;
SIGNAL \MyLCD|Add16~6_combout\ : std_logic;
SIGNAL \MyLCD|Add11~3\ : std_logic;
SIGNAL \MyLCD|Add11~5\ : std_logic;
SIGNAL \MyLCD|Add11~6_combout\ : std_logic;
SIGNAL \MyLCD|Add15~3\ : std_logic;
SIGNAL \MyLCD|Add15~5\ : std_logic;
SIGNAL \MyLCD|Add15~6_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~9_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~10_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~11_combout\ : std_logic;
SIGNAL \MyLCD|Mux3~12_combout\ : std_logic;
SIGNAL \MyLCD|Add21~7\ : std_logic;
SIGNAL \MyLCD|Add21~8_combout\ : std_logic;
SIGNAL \MyLCD|Add20~7\ : std_logic;
SIGNAL \MyLCD|Add20~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~4_combout\ : std_logic;
SIGNAL \MyLCD|Add22~7\ : std_logic;
SIGNAL \MyLCD|Add22~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~3_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~5_combout\ : std_logic;
SIGNAL \MyLCD|Add7~7\ : std_logic;
SIGNAL \MyLCD|Add7~8_combout\ : std_logic;
SIGNAL \MyLCD|Add8~7\ : std_logic;
SIGNAL \MyLCD|Add8~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~7_combout\ : std_logic;
SIGNAL \MyLCD|Add9~5\ : std_logic;
SIGNAL \MyLCD|Add9~7\ : std_logic;
SIGNAL \MyLCD|Add9~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~6_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~8_combout\ : std_logic;
SIGNAL \MyLCD|Add10~5\ : std_logic;
SIGNAL \MyLCD|Add10~7\ : std_logic;
SIGNAL \MyLCD|Add10~8_combout\ : std_logic;
SIGNAL \MyLCD|Add16~7\ : std_logic;
SIGNAL \MyLCD|Add16~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~9_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~10_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~24_combout\ : std_logic;
SIGNAL \MyLCD|Add4~5\ : std_logic;
SIGNAL \MyLCD|Add4~7\ : std_logic;
SIGNAL \MyLCD|Add4~8_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[0]~21_combout\ : std_logic;
SIGNAL \MyLCD|Add5~7\ : std_logic;
SIGNAL \MyLCD|Add5~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~11_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~12_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~13_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~18_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~19_combout\ : std_logic;
SIGNAL \MyLCD|Mux1~4_combout\ : std_logic;
SIGNAL \MyLCD|Add13~7\ : std_logic;
SIGNAL \MyLCD|Add13~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~22_combout\ : std_logic;
SIGNAL \MyLCD|Add14~7\ : std_logic;
SIGNAL \MyLCD|Add14~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~14_combout\ : std_logic;
SIGNAL \MyLCD|Add18~3\ : std_logic;
SIGNAL \MyLCD|Add18~5\ : std_logic;
SIGNAL \MyLCD|Add18~7\ : std_logic;
SIGNAL \MyLCD|Add18~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~15_combout\ : std_logic;
SIGNAL \MyLCD|Mux2~23_combout\ : std_logic;
SIGNAL \MyLCD|Mux1~0_combout\ : std_logic;
SIGNAL \MyLCD|Mux1~1_combout\ : std_logic;
SIGNAL \MyLCD|Mux1~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux1~3_combout\ : std_logic;
SIGNAL \MyLCD|Mux1~5_combout\ : std_logic;
SIGNAL \MyLCD|Add19~7\ : std_logic;
SIGNAL \MyLCD|Add19~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~5_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~3_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~2_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~6_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA[6]~4_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~13_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~7_combout\ : std_logic;
SIGNAL \MyLCD|Add11~7\ : std_logic;
SIGNAL \MyLCD|Add11~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~8_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~9_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~10_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~11_combout\ : std_logic;
SIGNAL \MyLCD|Mux0~12_combout\ : std_logic;
SIGNAL \MyLCD|LUT_DATA~0_combout\ : std_logic;
SIGNAL \MyLCD|LUT_DATA~1_combout\ : std_logic;
SIGNAL \myDecod01|WideOr7~0_combout\ : std_logic;
SIGNAL \myDecod01|WideOr6~0_combout\ : std_logic;
SIGNAL \myDecod01|WideOr5~0_combout\ : std_logic;
SIGNAL \myDecod01|WideOr4~0_combout\ : std_logic;
SIGNAL \myDecod01|WideOr3~0_combout\ : std_logic;
SIGNAL \myDecod01|WideOr2~0_combout\ : std_logic;
SIGNAL \myDecod01|WideOr1~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr7~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr6~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr5~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr4~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr3~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr2~0_combout\ : std_logic;
SIGNAL \myDecod02|WideOr1~0_combout\ : std_logic;
SIGNAL \myDecod03|Decoder0~0_combout\ : std_logic;
SIGNAL \myDecod03|Decoder0~1_combout\ : std_logic;
SIGNAL \myDecod05|WideOr7~0_combout\ : std_logic;
SIGNAL \myDecod05|WideOr6~2_combout\ : std_logic;
SIGNAL \myDecod05|WideOr5~0_combout\ : std_logic;
SIGNAL \myDecod05|WideOr4~0_combout\ : std_logic;
SIGNAL \myDecod05|WideOr3~0_combout\ : std_logic;
SIGNAL \myDecod05|WideOr2~0_combout\ : std_logic;
SIGNAL \myDecod05|WideOr6~3_combout\ : std_logic;
SIGNAL \myDecod06|Decoder0~2_combout\ : std_logic;
SIGNAL \my_instruction_memory|Decoder0~2_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~1\ : std_logic;
SIGNAL \myDiv_freq|Add0~2_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~3\ : std_logic;
SIGNAL \myDiv_freq|Add0~5\ : std_logic;
SIGNAL \myDiv_freq|Add0~7\ : std_logic;
SIGNAL \myDiv_freq|Add0~8_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~9\ : std_logic;
SIGNAL \myDiv_freq|Add0~10_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~7_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~11\ : std_logic;
SIGNAL \myDiv_freq|Add0~12_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~6_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~4_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~7_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~13\ : std_logic;
SIGNAL \myDiv_freq|Add0~14_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~6_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~15\ : std_logic;
SIGNAL \myDiv_freq|Add0~16_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~5_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~17\ : std_logic;
SIGNAL \myDiv_freq|Add0~19\ : std_logic;
SIGNAL \myDiv_freq|Add0~20_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~4_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~21\ : std_logic;
SIGNAL \myDiv_freq|Add0~22_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~23\ : std_logic;
SIGNAL \myDiv_freq|Add0~24_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~25\ : std_logic;
SIGNAL \myDiv_freq|Add0~27\ : std_logic;
SIGNAL \myDiv_freq|Add0~28_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~29\ : std_logic;
SIGNAL \myDiv_freq|Add0~30_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~31\ : std_logic;
SIGNAL \myDiv_freq|Add0~33\ : std_logic;
SIGNAL \myDiv_freq|Add0~34_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~2_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~35\ : std_logic;
SIGNAL \myDiv_freq|Add0~37\ : std_logic;
SIGNAL \myDiv_freq|Add0~39\ : std_logic;
SIGNAL \myDiv_freq|Add0~40_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~38_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~41\ : std_logic;
SIGNAL \myDiv_freq|Add0~42_combout\ : std_logic;
SIGNAL \myDiv_freq|cont~0_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~1_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~3_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~43\ : std_logic;
SIGNAL \myDiv_freq|Add0~44_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~45\ : std_logic;
SIGNAL \myDiv_freq|Add0~47\ : std_logic;
SIGNAL \myDiv_freq|Add0~48_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~49\ : std_logic;
SIGNAL \myDiv_freq|Add0~50_combout\ : std_logic;
SIGNAL \myDiv_freq|Add0~46_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~0_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~4_combout\ : std_logic;
SIGNAL \myDiv_freq|Equal0~8_combout\ : std_logic;
SIGNAL \myDiv_freq|low_clock~0_combout\ : std_logic;
SIGNAL \myDiv_freq|low_clock~regout\ : std_logic;
SIGNAL \MyLCD|u0|Selector4~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|Selector2~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|oDone~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|oDone~1_combout\ : std_logic;
SIGNAL \MyLCD|u0|oDone~regout\ : std_logic;
SIGNAL \MyLCD|Selector0~0_combout\ : std_logic;
SIGNAL \MyLCD|Selector0~1_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_Start~regout\ : std_logic;
SIGNAL \MyLCD|u0|preStart~regout\ : std_logic;
SIGNAL \MyLCD|u0|mStart~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|mStart~regout\ : std_logic;
SIGNAL \MyLCD|u0|ST.10~regout\ : std_logic;
SIGNAL \MyLCD|u0|Selector4~1_combout\ : std_logic;
SIGNAL \MyLCD|u0|ST~14_combout\ : std_logic;
SIGNAL \MyLCD|u0|ST.11~regout\ : std_logic;
SIGNAL \MyLCD|u0|ST.00~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|ST.00~regout\ : std_logic;
SIGNAL \MyLCD|u0|ST.01~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|ST.01~regout\ : std_logic;
SIGNAL \MyLCD|u0|Selector3~0_combout\ : std_logic;
SIGNAL \MyLCD|u0|LCD_EN~regout\ : std_logic;
SIGNAL \MyLCD|WideOr0~0_combout\ : std_logic;
SIGNAL \MyLCD|WideOr0~1_combout\ : std_logic;
SIGNAL \MyLCD|mLCD_RS~regout\ : std_logic;
SIGNAL \MyLCD|mLCD_DATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MyLCD|mDLY\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MyLCD|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MyLCD|u0|Cont\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \my_unit_control|ULAControl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \myDiv_freq|cont\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \my_program_counter|PC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \my_parall_out|DataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \my_instruction_memory|ALT_INV_RD[28]~10_combout\ : std_logic;
SIGNAL \my_instruction_memory|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \myDecod05|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \myDecod05|ALT_INV_WideOr7~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|ALT_INV_WideOr2~1_combout\ : std_logic;
SIGNAL \myDecod02|ALT_INV_WideOr7~0_combout\ : std_logic;
SIGNAL \myDecod01|ALT_INV_WideOr7~0_combout\ : std_logic;
SIGNAL \my_instruction_memory|ALT_INV_WideOr9~1_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MyLCD|ALT_INV_mLCD_ST.000000~regout\ : std_logic;

BEGIN

ww_CLOCK_27 <= CLOCK_27;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
UART_TXD <= ww_UART_TXD;
ww_UART_RXD <= UART_RXD;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\my_unit_control|WideNor4~24clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \my_unit_control|WideNor4~24_combout\);

\myDiv_freq|low_clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \myDiv_freq|low_clock~regout\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\KEY[2]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \KEY[2]~clk_delay_ctrl_clkout\);
\my_instruction_memory|ALT_INV_RD[28]~10_combout\ <= NOT \my_instruction_memory|RD[28]~10_combout\;
\my_instruction_memory|ALT_INV_WideOr0~1_combout\ <= NOT \my_instruction_memory|WideOr0~1_combout\;
\myDecod05|ALT_INV_WideOr3~0_combout\ <= NOT \myDecod05|WideOr3~0_combout\;
\myDecod05|ALT_INV_WideOr7~0_combout\ <= NOT \myDecod05|WideOr7~0_combout\;
\my_instruction_memory|ALT_INV_WideOr2~1_combout\ <= NOT \my_instruction_memory|WideOr2~1_combout\;
\myDecod02|ALT_INV_WideOr7~0_combout\ <= NOT \myDecod02|WideOr7~0_combout\;
\myDecod01|ALT_INV_WideOr7~0_combout\ <= NOT \myDecod01|WideOr7~0_combout\;
\my_instruction_memory|ALT_INV_WideOr9~1_combout\ <= NOT \my_instruction_memory|WideOr9~1_combout\;
\ALT_INV_KEY[2]~clkctrl_outclk\ <= NOT \KEY[2]~clkctrl_outclk\;
\ALT_INV_KEY~combout\(0) <= NOT \KEY~combout\(0);
\ALT_INV_KEY~combout\(1) <= NOT \KEY~combout\(1);
\ALT_INV_KEY~combout\(2) <= NOT \KEY~combout\(2);
\MyLCD|ALT_INV_mLCD_ST.000000~regout\ <= NOT \MyLCD|mLCD_ST.000000~regout\;

-- Location: LCCOMB_X58_Y17_N6
\myDiv_freq|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~0_combout\ = \myDiv_freq|cont\(0) $ (VCC)
-- \myDiv_freq|Add0~1\ = CARRY(\myDiv_freq|cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(0),
	datad => VCC,
	combout => \myDiv_freq|Add0~0_combout\,
	cout => \myDiv_freq|Add0~1\);

-- Location: LCCOMB_X58_Y17_N12
\myDiv_freq|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~6_combout\ = (\myDiv_freq|cont\(3) & (!\myDiv_freq|Add0~5\)) # (!\myDiv_freq|cont\(3) & ((\myDiv_freq|Add0~5\) # (GND)))
-- \myDiv_freq|Add0~7\ = CARRY((!\myDiv_freq|Add0~5\) # (!\myDiv_freq|cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(3),
	datad => VCC,
	cin => \myDiv_freq|Add0~5\,
	combout => \myDiv_freq|Add0~6_combout\,
	cout => \myDiv_freq|Add0~7\);

-- Location: LCCOMB_X58_Y17_N24
\myDiv_freq|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~18_combout\ = (\myDiv_freq|cont\(9) & (!\myDiv_freq|Add0~17\)) # (!\myDiv_freq|cont\(9) & ((\myDiv_freq|Add0~17\) # (GND)))
-- \myDiv_freq|Add0~19\ = CARRY((!\myDiv_freq|Add0~17\) # (!\myDiv_freq|cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(9),
	datad => VCC,
	cin => \myDiv_freq|Add0~17\,
	combout => \myDiv_freq|Add0~18_combout\,
	cout => \myDiv_freq|Add0~19\);

-- Location: LCCOMB_X58_Y16_N0
\myDiv_freq|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~26_combout\ = (\myDiv_freq|cont\(13) & (!\myDiv_freq|Add0~25\)) # (!\myDiv_freq|cont\(13) & ((\myDiv_freq|Add0~25\) # (GND)))
-- \myDiv_freq|Add0~27\ = CARRY((!\myDiv_freq|Add0~25\) # (!\myDiv_freq|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(13),
	datad => VCC,
	cin => \myDiv_freq|Add0~25\,
	combout => \myDiv_freq|Add0~26_combout\,
	cout => \myDiv_freq|Add0~27\);

-- Location: LCCOMB_X58_Y16_N6
\myDiv_freq|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~32_combout\ = (\myDiv_freq|cont\(16) & (\myDiv_freq|Add0~31\ $ (GND))) # (!\myDiv_freq|cont\(16) & (!\myDiv_freq|Add0~31\ & VCC))
-- \myDiv_freq|Add0~33\ = CARRY((\myDiv_freq|cont\(16) & !\myDiv_freq|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(16),
	datad => VCC,
	cin => \myDiv_freq|Add0~31\,
	combout => \myDiv_freq|Add0~32_combout\,
	cout => \myDiv_freq|Add0~33\);

-- Location: LCCOMB_X58_Y16_N10
\myDiv_freq|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~36_combout\ = (\myDiv_freq|cont\(18) & (\myDiv_freq|Add0~35\ $ (GND))) # (!\myDiv_freq|cont\(18) & (!\myDiv_freq|Add0~35\ & VCC))
-- \myDiv_freq|Add0~37\ = CARRY((\myDiv_freq|cont\(18) & !\myDiv_freq|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(18),
	datad => VCC,
	cin => \myDiv_freq|Add0~35\,
	combout => \myDiv_freq|Add0~36_combout\,
	cout => \myDiv_freq|Add0~37\);

-- Location: LCCOMB_X58_Y16_N24
\myDiv_freq|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~50_combout\ = (\myDiv_freq|cont\(25) & (!\myDiv_freq|Add0~49\)) # (!\myDiv_freq|cont\(25) & ((\myDiv_freq|Add0~49\) # (GND)))
-- \myDiv_freq|Add0~51\ = CARRY((!\myDiv_freq|Add0~49\) # (!\myDiv_freq|cont\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(25),
	datad => VCC,
	cin => \myDiv_freq|Add0~49\,
	combout => \myDiv_freq|Add0~50_combout\,
	cout => \myDiv_freq|Add0~51\);

-- Location: LCCOMB_X58_Y16_N26
\myDiv_freq|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~52_combout\ = \myDiv_freq|Add0~51\ $ (!\myDiv_freq|cont\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \myDiv_freq|cont\(26),
	cin => \myDiv_freq|Add0~51\,
	combout => \myDiv_freq|Add0~52_combout\);

-- Location: LCCOMB_X25_Y23_N4
\MyLCD|u0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Add0~0_combout\ = \MyLCD|u0|Cont\(0) $ (VCC)
-- \MyLCD|u0|Add0~1\ = CARRY(\MyLCD|u0|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|Cont\(0),
	datad => VCC,
	combout => \MyLCD|u0|Add0~0_combout\,
	cout => \MyLCD|u0|Add0~1\);

-- Location: LCCOMB_X25_Y23_N6
\MyLCD|u0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Add0~2_combout\ = (\MyLCD|u0|Cont\(1) & (!\MyLCD|u0|Add0~1\)) # (!\MyLCD|u0|Cont\(1) & ((\MyLCD|u0|Add0~1\) # (GND)))
-- \MyLCD|u0|Add0~3\ = CARRY((!\MyLCD|u0|Add0~1\) # (!\MyLCD|u0|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|Cont\(1),
	datad => VCC,
	cin => \MyLCD|u0|Add0~1\,
	combout => \MyLCD|u0|Add0~2_combout\,
	cout => \MyLCD|u0|Add0~3\);

-- Location: LCCOMB_X25_Y23_N8
\MyLCD|u0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Add0~4_combout\ = (\MyLCD|u0|Cont\(2) & (\MyLCD|u0|Add0~3\ $ (GND))) # (!\MyLCD|u0|Cont\(2) & (!\MyLCD|u0|Add0~3\ & VCC))
-- \MyLCD|u0|Add0~5\ = CARRY((\MyLCD|u0|Cont\(2) & !\MyLCD|u0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|Cont\(2),
	datad => VCC,
	cin => \MyLCD|u0|Add0~3\,
	combout => \MyLCD|u0|Add0~4_combout\,
	cout => \MyLCD|u0|Add0~5\);

-- Location: LCCOMB_X25_Y23_N10
\MyLCD|u0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Add0~6_combout\ = (\MyLCD|u0|Cont\(3) & (!\MyLCD|u0|Add0~5\)) # (!\MyLCD|u0|Cont\(3) & ((\MyLCD|u0|Add0~5\) # (GND)))
-- \MyLCD|u0|Add0~7\ = CARRY((!\MyLCD|u0|Add0~5\) # (!\MyLCD|u0|Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|Cont\(3),
	datad => VCC,
	cin => \MyLCD|u0|Add0~5\,
	combout => \MyLCD|u0|Add0~6_combout\,
	cout => \MyLCD|u0|Add0~7\);

-- Location: LCCOMB_X25_Y23_N12
\MyLCD|u0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Add0~8_combout\ = \MyLCD|u0|Add0~7\ $ (!\MyLCD|u0|Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \MyLCD|u0|Cont\(4),
	cin => \MyLCD|u0|Add0~7\,
	combout => \MyLCD|u0|Add0~8_combout\);

-- Location: LCFF_X24_Y23_N21
\MyLCD|mDLY[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[3]~24_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(3));

-- Location: LCFF_X24_Y22_N7
\MyLCD|mDLY[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[12]~42_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(12));

-- Location: LCFF_X24_Y22_N13
\MyLCD|mDLY[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[15]~48_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(15));

-- Location: LCCOMB_X36_Y21_N6
\MyLCD|Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add17~0_combout\ = (\myReg|register[6][4]~regout\ & (\MyLCD|LessThan17~0_combout\ $ (VCC))) # (!\myReg|register[6][4]~regout\ & (\MyLCD|LessThan17~0_combout\ & VCC))
-- \MyLCD|Add17~1\ = CARRY((\myReg|register[6][4]~regout\ & \MyLCD|LessThan17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][4]~regout\,
	datab => \MyLCD|LessThan17~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add17~0_combout\,
	cout => \MyLCD|Add17~1\);

-- Location: LCCOMB_X35_Y17_N20
\MyLCD|Add14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add14~0_combout\ = (\myReg|register[4][0]~regout\ & (\MyLCD|LessThan14~0_combout\ $ (VCC))) # (!\myReg|register[4][0]~regout\ & (\MyLCD|LessThan14~0_combout\ & VCC))
-- \MyLCD|Add14~1\ = CARRY((\myReg|register[4][0]~regout\ & \MyLCD|LessThan14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[4][0]~regout\,
	datab => \MyLCD|LessThan14~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add14~0_combout\,
	cout => \MyLCD|Add14~1\);

-- Location: LCCOMB_X37_Y21_N18
\MyLCD|Add13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add13~0_combout\ = (\MyLCD|LessThan13~0_combout\ & (\myReg|register[4][4]~regout\ $ (VCC))) # (!\MyLCD|LessThan13~0_combout\ & (\myReg|register[4][4]~regout\ & VCC))
-- \MyLCD|Add13~1\ = CARRY((\MyLCD|LessThan13~0_combout\ & \myReg|register[4][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan13~0_combout\,
	datab => \myReg|register[4][4]~regout\,
	datad => VCC,
	combout => \MyLCD|Add13~0_combout\,
	cout => \MyLCD|Add13~1\);

-- Location: LCCOMB_X33_Y18_N16
\MyLCD|Add20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add20~0_combout\ = (\MyLCD|LessThan20~0_combout\ & (\myReg|register[7][0]~regout\ $ (VCC))) # (!\MyLCD|LessThan20~0_combout\ & (\myReg|register[7][0]~regout\ & VCC))
-- \MyLCD|Add20~1\ = CARRY((\MyLCD|LessThan20~0_combout\ & \myReg|register[7][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan20~0_combout\,
	datab => \myReg|register[7][0]~regout\,
	datad => VCC,
	combout => \MyLCD|Add20~0_combout\,
	cout => \MyLCD|Add20~1\);

-- Location: LCCOMB_X44_Y18_N10
\MyLCD|Add21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add21~0_combout\ = (\my_parall_out|DataOut\(4) & (\MyLCD|LessThan21~0_combout\ $ (VCC))) # (!\my_parall_out|DataOut\(4) & (\MyLCD|LessThan21~0_combout\ & VCC))
-- \MyLCD|Add21~1\ = CARRY((\my_parall_out|DataOut\(4) & \MyLCD|LessThan21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_out|DataOut\(4),
	datab => \MyLCD|LessThan21~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add21~0_combout\,
	cout => \MyLCD|Add21~1\);

-- Location: LCCOMB_X35_Y19_N18
\MyLCD|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add5~0_combout\ = (\myReg|register[1][0]~regout\ & (\MyLCD|LessThan5~0_combout\ $ (VCC))) # (!\myReg|register[1][0]~regout\ & (\MyLCD|LessThan5~0_combout\ & VCC))
-- \MyLCD|Add5~1\ = CARRY((\myReg|register[1][0]~regout\ & \MyLCD|LessThan5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][0]~regout\,
	datab => \MyLCD|LessThan5~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add5~0_combout\,
	cout => \MyLCD|Add5~1\);

-- Location: LCCOMB_X36_Y18_N2
\MyLCD|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add11~0_combout\ = (\MyLCD|LessThan11~0_combout\ & (\my_program_counter|PC\(0) $ (VCC))) # (!\MyLCD|LessThan11~0_combout\ & (\my_program_counter|PC\(0) & VCC))
-- \MyLCD|Add11~1\ = CARRY((\MyLCD|LessThan11~0_combout\ & \my_program_counter|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan11~0_combout\,
	datab => \my_program_counter|PC\(0),
	datad => VCC,
	combout => \MyLCD|Add11~0_combout\,
	cout => \MyLCD|Add11~1\);

-- Location: LCCOMB_X36_Y22_N2
\MyLCD|Add15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add15~0_combout\ = (\MyLCD|LessThan15~0_combout\ & (\myReg|register[5][4]~regout\ $ (VCC))) # (!\MyLCD|LessThan15~0_combout\ & (\myReg|register[5][4]~regout\ & VCC))
-- \MyLCD|Add15~1\ = CARRY((\MyLCD|LessThan15~0_combout\ & \myReg|register[5][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan15~0_combout\,
	datab => \myReg|register[5][4]~regout\,
	datad => VCC,
	combout => \MyLCD|Add15~0_combout\,
	cout => \MyLCD|Add15~1\);

-- Location: LCCOMB_X36_Y21_N8
\MyLCD|Add17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add17~2_combout\ = (\MyLCD|LessThan17~0_combout\ & ((\myReg|register[6][5]~regout\ & (\MyLCD|Add17~1\ & VCC)) # (!\myReg|register[6][5]~regout\ & (!\MyLCD|Add17~1\)))) # (!\MyLCD|LessThan17~0_combout\ & ((\myReg|register[6][5]~regout\ & 
-- (!\MyLCD|Add17~1\)) # (!\myReg|register[6][5]~regout\ & ((\MyLCD|Add17~1\) # (GND)))))
-- \MyLCD|Add17~3\ = CARRY((\MyLCD|LessThan17~0_combout\ & (!\myReg|register[6][5]~regout\ & !\MyLCD|Add17~1\)) # (!\MyLCD|LessThan17~0_combout\ & ((!\MyLCD|Add17~1\) # (!\myReg|register[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan17~0_combout\,
	datab => \myReg|register[6][5]~regout\,
	datad => VCC,
	cin => \MyLCD|Add17~1\,
	combout => \MyLCD|Add17~2_combout\,
	cout => \MyLCD|Add17~3\);

-- Location: LCCOMB_X36_Y19_N12
\MyLCD|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add7~2_combout\ = (\myReg|register[2][1]~regout\ & ((\MyLCD|LessThan7~0_combout\ & (\MyLCD|Add7~1\ & VCC)) # (!\MyLCD|LessThan7~0_combout\ & (!\MyLCD|Add7~1\)))) # (!\myReg|register[2][1]~regout\ & ((\MyLCD|LessThan7~0_combout\ & (!\MyLCD|Add7~1\)) 
-- # (!\MyLCD|LessThan7~0_combout\ & ((\MyLCD|Add7~1\) # (GND)))))
-- \MyLCD|Add7~3\ = CARRY((\myReg|register[2][1]~regout\ & (!\MyLCD|LessThan7~0_combout\ & !\MyLCD|Add7~1\)) # (!\myReg|register[2][1]~regout\ & ((!\MyLCD|Add7~1\) # (!\MyLCD|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][1]~regout\,
	datab => \MyLCD|LessThan7~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add7~1\,
	combout => \MyLCD|Add7~2_combout\,
	cout => \MyLCD|Add7~3\);

-- Location: LCCOMB_X33_Y21_N22
\MyLCD|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add9~2_combout\ = (\myReg|register[3][1]~regout\ & ((\MyLCD|LessThan9~0_combout\ & (\MyLCD|Add9~1\ & VCC)) # (!\MyLCD|LessThan9~0_combout\ & (!\MyLCD|Add9~1\)))) # (!\myReg|register[3][1]~regout\ & ((\MyLCD|LessThan9~0_combout\ & (!\MyLCD|Add9~1\)) 
-- # (!\MyLCD|LessThan9~0_combout\ & ((\MyLCD|Add9~1\) # (GND)))))
-- \MyLCD|Add9~3\ = CARRY((\myReg|register[3][1]~regout\ & (!\MyLCD|LessThan9~0_combout\ & !\MyLCD|Add9~1\)) # (!\myReg|register[3][1]~regout\ & ((!\MyLCD|Add9~1\) # (!\MyLCD|LessThan9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][1]~regout\,
	datab => \MyLCD|LessThan9~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add9~1\,
	combout => \MyLCD|Add9~2_combout\,
	cout => \MyLCD|Add9~3\);

-- Location: LCCOMB_X35_Y21_N20
\MyLCD|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add4~2_combout\ = (\MyLCD|LessThan4~0_combout\ & ((\myReg|register[1][5]~regout\ & (\MyLCD|Add4~1\ & VCC)) # (!\myReg|register[1][5]~regout\ & (!\MyLCD|Add4~1\)))) # (!\MyLCD|LessThan4~0_combout\ & ((\myReg|register[1][5]~regout\ & 
-- (!\MyLCD|Add4~1\)) # (!\myReg|register[1][5]~regout\ & ((\MyLCD|Add4~1\) # (GND)))))
-- \MyLCD|Add4~3\ = CARRY((\MyLCD|LessThan4~0_combout\ & (!\myReg|register[1][5]~regout\ & !\MyLCD|Add4~1\)) # (!\MyLCD|LessThan4~0_combout\ & ((!\MyLCD|Add4~1\) # (!\myReg|register[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan4~0_combout\,
	datab => \myReg|register[1][5]~regout\,
	datad => VCC,
	cin => \MyLCD|Add4~1\,
	combout => \MyLCD|Add4~2_combout\,
	cout => \MyLCD|Add4~3\);

-- Location: LCCOMB_X35_Y17_N12
\MyLCD|Add18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add18~4_combout\ = ((\myReg|register[6][2]~regout\ $ (\MyLCD|LessThan18~0_combout\ $ (!\MyLCD|Add18~3\)))) # (GND)
-- \MyLCD|Add18~5\ = CARRY((\myReg|register[6][2]~regout\ & ((\MyLCD|LessThan18~0_combout\) # (!\MyLCD|Add18~3\))) # (!\myReg|register[6][2]~regout\ & (\MyLCD|LessThan18~0_combout\ & !\MyLCD|Add18~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][2]~regout\,
	datab => \MyLCD|LessThan18~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add18~3\,
	combout => \MyLCD|Add18~4_combout\,
	cout => \MyLCD|Add18~5\);

-- Location: LCCOMB_X36_Y21_N10
\MyLCD|Add17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add17~4_combout\ = ((\myReg|register[6][6]~regout\ $ (\MyLCD|LessThan17~0_combout\ $ (!\MyLCD|Add17~3\)))) # (GND)
-- \MyLCD|Add17~5\ = CARRY((\myReg|register[6][6]~regout\ & ((\MyLCD|LessThan17~0_combout\) # (!\MyLCD|Add17~3\))) # (!\myReg|register[6][6]~regout\ & (\MyLCD|LessThan17~0_combout\ & !\MyLCD|Add17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][6]~regout\,
	datab => \MyLCD|LessThan17~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add17~3\,
	combout => \MyLCD|Add17~4_combout\,
	cout => \MyLCD|Add17~5\);

-- Location: LCCOMB_X35_Y25_N12
\MyLCD|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add8~4_combout\ = ((\MyLCD|LessThan8~0_combout\ $ (\myReg|register[3][6]~regout\ $ (!\MyLCD|Add8~3\)))) # (GND)
-- \MyLCD|Add8~5\ = CARRY((\MyLCD|LessThan8~0_combout\ & ((\myReg|register[3][6]~regout\) # (!\MyLCD|Add8~3\))) # (!\MyLCD|LessThan8~0_combout\ & (\myReg|register[3][6]~regout\ & !\MyLCD|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan8~0_combout\,
	datab => \myReg|register[3][6]~regout\,
	datad => VCC,
	cin => \MyLCD|Add8~3\,
	combout => \MyLCD|Add8~4_combout\,
	cout => \MyLCD|Add8~5\);

-- Location: LCCOMB_X33_Y18_N20
\MyLCD|Add20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add20~4_combout\ = ((\MyLCD|LessThan20~0_combout\ $ (\myReg|register[7][2]~regout\ $ (!\MyLCD|Add20~3\)))) # (GND)
-- \MyLCD|Add20~5\ = CARRY((\MyLCD|LessThan20~0_combout\ & ((\myReg|register[7][2]~regout\) # (!\MyLCD|Add20~3\))) # (!\MyLCD|LessThan20~0_combout\ & (\myReg|register[7][2]~regout\ & !\MyLCD|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan20~0_combout\,
	datab => \myReg|register[7][2]~regout\,
	datad => VCC,
	cin => \MyLCD|Add20~3\,
	combout => \MyLCD|Add20~4_combout\,
	cout => \MyLCD|Add20~5\);

-- Location: LCCOMB_X36_Y18_N6
\MyLCD|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add11~4_combout\ = ((\MyLCD|LessThan11~0_combout\ $ (\my_program_counter|PC\(2) $ (!\MyLCD|Add11~3\)))) # (GND)
-- \MyLCD|Add11~5\ = CARRY((\MyLCD|LessThan11~0_combout\ & ((\my_program_counter|PC\(2)) # (!\MyLCD|Add11~3\))) # (!\MyLCD|LessThan11~0_combout\ & (\my_program_counter|PC\(2) & !\MyLCD|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan11~0_combout\,
	datab => \my_program_counter|PC\(2),
	datad => VCC,
	cin => \MyLCD|Add11~3\,
	combout => \MyLCD|Add11~4_combout\,
	cout => \MyLCD|Add11~5\);

-- Location: LCCOMB_X36_Y22_N6
\MyLCD|Add15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add15~4_combout\ = ((\MyLCD|LessThan15~0_combout\ $ (\myReg|register[5][6]~regout\ $ (!\MyLCD|Add15~3\)))) # (GND)
-- \MyLCD|Add15~5\ = CARRY((\MyLCD|LessThan15~0_combout\ & ((\myReg|register[5][6]~regout\) # (!\MyLCD|Add15~3\))) # (!\MyLCD|LessThan15~0_combout\ & (\myReg|register[5][6]~regout\ & !\MyLCD|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan15~0_combout\,
	datab => \myReg|register[5][6]~regout\,
	datad => VCC,
	cin => \MyLCD|Add15~3\,
	combout => \MyLCD|Add15~4_combout\,
	cout => \MyLCD|Add15~5\);

-- Location: LCCOMB_X36_Y21_N12
\MyLCD|Add17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add17~6_combout\ = (\myReg|register[6][7]~regout\ & (!\MyLCD|Add17~5\)) # (!\myReg|register[6][7]~regout\ & ((\MyLCD|Add17~5\) # (GND)))
-- \MyLCD|Add17~7\ = CARRY((!\MyLCD|Add17~5\) # (!\myReg|register[6][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[6][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add17~5\,
	combout => \MyLCD|Add17~6_combout\,
	cout => \MyLCD|Add17~7\);

-- Location: LCCOMB_X35_Y17_N14
\MyLCD|Add18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add18~6_combout\ = (\myReg|register[6][3]~regout\ & (!\MyLCD|Add18~5\)) # (!\myReg|register[6][3]~regout\ & ((\MyLCD|Add18~5\) # (GND)))
-- \MyLCD|Add18~7\ = CARRY((!\MyLCD|Add18~5\) # (!\myReg|register[6][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[6][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add18~5\,
	combout => \MyLCD|Add18~6_combout\,
	cout => \MyLCD|Add18~7\);

-- Location: LCCOMB_X33_Y21_N26
\MyLCD|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add9~6_combout\ = (\myReg|register[3][3]~regout\ & (!\MyLCD|Add9~5\)) # (!\myReg|register[3][3]~regout\ & ((\MyLCD|Add9~5\) # (GND)))
-- \MyLCD|Add9~7\ = CARRY((!\MyLCD|Add9~5\) # (!\myReg|register[3][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[3][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add9~5\,
	combout => \MyLCD|Add9~6_combout\,
	cout => \MyLCD|Add9~7\);

-- Location: LCCOMB_X37_Y22_N26
\MyLCD|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add6~6_combout\ = (\myReg|register[2][7]~regout\ & (!\MyLCD|Add6~5\)) # (!\myReg|register[2][7]~regout\ & ((\MyLCD|Add6~5\) # (GND)))
-- \MyLCD|Add6~7\ = CARRY((!\MyLCD|Add6~5\) # (!\myReg|register[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add6~5\,
	combout => \MyLCD|Add6~6_combout\,
	cout => \MyLCD|Add6~7\);

-- Location: LCCOMB_X35_Y21_N24
\MyLCD|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add4~6_combout\ = (\myReg|register[1][7]~regout\ & (!\MyLCD|Add4~5\)) # (!\myReg|register[1][7]~regout\ & ((\MyLCD|Add4~5\) # (GND)))
-- \MyLCD|Add4~7\ = CARRY((!\MyLCD|Add4~5\) # (!\myReg|register[1][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[1][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add4~5\,
	combout => \MyLCD|Add4~6_combout\,
	cout => \MyLCD|Add4~7\);

-- Location: LCCOMB_X36_Y22_N8
\MyLCD|Add15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add15~6_combout\ = (\myReg|register[5][7]~regout\ & (!\MyLCD|Add15~5\)) # (!\myReg|register[5][7]~regout\ & ((\MyLCD|Add15~5\) # (GND)))
-- \MyLCD|Add15~7\ = CARRY((!\MyLCD|Add15~5\) # (!\myReg|register[5][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[5][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add15~5\,
	combout => \MyLCD|Add15~6_combout\,
	cout => \MyLCD|Add15~7\);

-- Location: LCCOMB_X37_Y19_N12
\MyLCD|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add10~6_combout\ = (\my_program_counter|PC\(7) & (!\MyLCD|Add10~5\)) # (!\my_program_counter|PC\(7) & ((\MyLCD|Add10~5\) # (GND)))
-- \MyLCD|Add10~7\ = CARRY((!\MyLCD|Add10~5\) # (!\my_program_counter|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(7),
	datad => VCC,
	cin => \MyLCD|Add10~5\,
	combout => \MyLCD|Add10~6_combout\,
	cout => \MyLCD|Add10~7\);

-- Location: LCCOMB_X36_Y22_N10
\MyLCD|Add15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add15~8_combout\ = \MyLCD|Add15~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add15~7\,
	combout => \MyLCD|Add15~8_combout\);

-- Location: LCCOMB_X37_Y22_N28
\MyLCD|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add6~8_combout\ = !\MyLCD|Add6~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add6~7\,
	combout => \MyLCD|Add6~8_combout\);

-- Location: LCCOMB_X36_Y21_N14
\MyLCD|Add17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add17~8_combout\ = \MyLCD|Add17~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add17~7\,
	combout => \MyLCD|Add17~8_combout\);

-- Location: LCCOMB_X24_Y23_N20
\MyLCD|mDLY[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[3]~24_combout\ = (\MyLCD|mDLY\(3) & (!\MyLCD|mDLY[2]~23\)) # (!\MyLCD|mDLY\(3) & ((\MyLCD|mDLY[2]~23\) # (GND)))
-- \MyLCD|mDLY[3]~25\ = CARRY((!\MyLCD|mDLY[2]~23\) # (!\MyLCD|mDLY\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(3),
	datad => VCC,
	cin => \MyLCD|mDLY[2]~23\,
	combout => \MyLCD|mDLY[3]~24_combout\,
	cout => \MyLCD|mDLY[3]~25\);

-- Location: LCCOMB_X24_Y22_N6
\MyLCD|mDLY[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[12]~42_combout\ = (\MyLCD|mDLY\(12) & (\MyLCD|mDLY[11]~41\ $ (GND))) # (!\MyLCD|mDLY\(12) & (!\MyLCD|mDLY[11]~41\ & VCC))
-- \MyLCD|mDLY[12]~43\ = CARRY((\MyLCD|mDLY\(12) & !\MyLCD|mDLY[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(12),
	datad => VCC,
	cin => \MyLCD|mDLY[11]~41\,
	combout => \MyLCD|mDLY[12]~42_combout\,
	cout => \MyLCD|mDLY[12]~43\);

-- Location: LCCOMB_X24_Y22_N12
\MyLCD|mDLY[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[15]~48_combout\ = (\MyLCD|mDLY\(15) & (!\MyLCD|mDLY[14]~47\)) # (!\MyLCD|mDLY\(15) & ((\MyLCD|mDLY[14]~47\) # (GND)))
-- \MyLCD|mDLY[15]~49\ = CARRY((!\MyLCD|mDLY[14]~47\) # (!\MyLCD|mDLY\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(15),
	datad => VCC,
	cin => \MyLCD|mDLY[14]~47\,
	combout => \MyLCD|mDLY[15]~48_combout\,
	cout => \MyLCD|mDLY[15]~49\);

-- Location: LCCOMB_X36_Y18_N12
\my_instruction_memory|RD[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[28]~9_combout\ = (!\my_program_counter|PC\(0) & ((\my_program_counter|PC\(4) & (!\my_program_counter|PC\(5) & \my_program_counter|PC\(3))) # (!\my_program_counter|PC\(4) & (\my_program_counter|PC\(5) & 
-- !\my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(0),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(5),
	datad => \my_program_counter|PC\(3),
	combout => \my_instruction_memory|RD[28]~9_combout\);

-- Location: LCCOMB_X35_Y22_N4
\myReg|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux2~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[3][5]~regout\))) # (!\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][5]~regout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|register[3][5]~regout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux2~0_combout\);

-- Location: LCCOMB_X35_Y22_N10
\myReg|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux2~1_combout\ = (\myReg|Mux2~0_combout\) # ((!\my_instruction_memory|WideOr2~1_combout\ & (\myReg|register[2][5]~regout\ & \my_instruction_memory|RD[16]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr2~1_combout\,
	datab => \myReg|Mux2~0_combout\,
	datac => \myReg|register[2][5]~regout\,
	datad => \my_instruction_memory|RD[16]~7_combout\,
	combout => \myReg|Mux2~1_combout\);

-- Location: LCFF_X36_Y21_N21
\myReg|register[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[4]~352_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][4]~regout\);

-- Location: LCCOMB_X35_Y19_N16
\myReg|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux5~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[3][2]~regout\))) # (!\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][2]~regout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|register[3][2]~regout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y19_N26
\myReg|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux6~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[3][1]~regout\)) # (!\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[16]~7_combout\,
	datab => \my_instruction_memory|WideOr2~1_combout\,
	datac => \myReg|register[3][1]~regout\,
	datad => \myReg|register[1][1]~regout\,
	combout => \myReg|Mux6~0_combout\);

-- Location: LCCOMB_X34_Y19_N0
\myReg|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux6~1_combout\ = (\myReg|Mux6~0_combout\) # ((\myReg|register[2][1]~regout\ & (!\my_instruction_memory|WideOr2~1_combout\ & \my_instruction_memory|RD[16]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][1]~regout\,
	datab => \my_instruction_memory|WideOr2~1_combout\,
	datac => \my_instruction_memory|RD[16]~7_combout\,
	datad => \myReg|Mux6~0_combout\,
	combout => \myReg|Mux6~1_combout\);

-- Location: LCFF_X34_Y17_N25
\myReg|register[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[1]~867_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][1]~regout\);

-- Location: LCFF_X34_Y17_N23
\myReg|register[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[0]~1038_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][0]~regout\);

-- Location: LCFF_X34_Y17_N21
\myReg|register[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[0]~1038_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][0]~regout\);

-- Location: LCCOMB_X33_Y20_N10
\myReg|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux8~0_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & (!\my_instruction_memory|RD[20]~8_combout\ & (\myReg|register[4][7]~regout\))) # (!\my_instruction_memory|WideOr1~1_combout\ & ((\my_instruction_memory|RD[20]~8_combout\) # 
-- ((\myReg|register[6][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \myReg|register[4][7]~regout\,
	datad => \myReg|register[6][7]~regout\,
	combout => \myReg|Mux8~0_combout\);

-- Location: LCCOMB_X40_Y20_N4
\myULA|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Equal0~2_combout\ = (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & !\myULA|Add0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \myULA|Equal0~2_combout\);

-- Location: LCFF_X58_Y16_N27
\myDiv_freq|cont[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~52_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(26));

-- Location: LCFF_X57_Y16_N31
\myDiv_freq|cont[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~1_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(18));

-- Location: LCFF_X58_Y16_N7
\myDiv_freq|cont[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~32_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(16));

-- Location: LCCOMB_X57_Y16_N6
\myDiv_freq|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~2_combout\ = (!\myDiv_freq|cont\(16) & (\myDiv_freq|cont\(17) & (!\myDiv_freq|cont\(15) & \myDiv_freq|cont\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(16),
	datab => \myDiv_freq|cont\(17),
	datac => \myDiv_freq|cont\(15),
	datad => \myDiv_freq|cont\(18),
	combout => \myDiv_freq|Equal0~2_combout\);

-- Location: LCFF_X57_Y16_N21
\myDiv_freq|cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~3_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(13));

-- Location: LCFF_X58_Y17_N25
\myDiv_freq|cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~18_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(9));

-- Location: LCCOMB_X57_Y16_N10
\myDiv_freq|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~5_combout\ = (\myDiv_freq|cont\(8) & (\myDiv_freq|cont\(10) & (!\myDiv_freq|cont\(9) & \myDiv_freq|cont\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(8),
	datab => \myDiv_freq|cont\(10),
	datac => \myDiv_freq|cont\(9),
	datad => \myDiv_freq|cont\(7),
	combout => \myDiv_freq|Equal0~5_combout\);

-- Location: LCFF_X58_Y17_N13
\myDiv_freq|cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~6_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(3));

-- Location: LCFF_X58_Y17_N7
\myDiv_freq|cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~0_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(0));

-- Location: LCFF_X35_Y22_N29
\my_data_memory|register[214][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][5]~regout\);

-- Location: LCFF_X46_Y20_N17
\my_data_memory|register[211][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][5]~regout\);

-- Location: LCFF_X40_Y19_N29
\my_data_memory|register[210][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][5]~regout\);

-- Location: LCCOMB_X40_Y19_N28
\MuxResSrc|out_mux[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~2_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[211][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[210][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[211][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[210][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~2_combout\);

-- Location: LCFF_X40_Y19_N3
\my_data_memory|register[215][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][5]~regout\);

-- Location: LCCOMB_X40_Y19_N2
\MuxResSrc|out_mux[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~3_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~2_combout\ & ((\my_data_memory|register[215][5]~regout\))) # (!\MuxResSrc|out_mux[5]~2_combout\ & (\my_data_memory|register[214][5]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[214][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[215][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~2_combout\,
	combout => \MuxResSrc|out_mux[5]~3_combout\);

-- Location: LCFF_X43_Y17_N13
\my_data_memory|register[227][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[227][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][5]~regout\);

-- Location: LCFF_X42_Y20_N9
\my_data_memory|register[230][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][5]~regout\);

-- Location: LCFF_X42_Y20_N23
\my_data_memory|register[226][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][5]~regout\);

-- Location: LCCOMB_X40_Y24_N0
\MuxResSrc|out_mux[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~4_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[230][5]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[226][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[226][5]~regout\,
	datac => \my_data_memory|register[230][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~4_combout\);

-- Location: LCFF_X40_Y24_N23
\my_data_memory|register[231][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][5]~regout\);

-- Location: LCCOMB_X40_Y24_N22
\MuxResSrc|out_mux[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~5_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~4_combout\ & ((\my_data_memory|register[231][5]~regout\))) # (!\MuxResSrc|out_mux[5]~4_combout\ & (\my_data_memory|register[227][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[227][5]~regout\,
	datac => \my_data_memory|register[231][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~4_combout\,
	combout => \MuxResSrc|out_mux[5]~5_combout\);

-- Location: LCFF_X41_Y20_N13
\my_data_memory|register[195][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][5]~regout\);

-- Location: LCFF_X45_Y17_N9
\my_data_memory|register[198][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][5]~regout\);

-- Location: LCFF_X40_Y17_N5
\my_data_memory|register[194][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][5]~regout\);

-- Location: LCCOMB_X40_Y17_N4
\MuxResSrc|out_mux[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~6_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[198][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[194][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[198][5]~regout\,
	datac => \my_data_memory|register[194][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~6_combout\);

-- Location: LCFF_X44_Y20_N1
\my_data_memory|register[199][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[199][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][5]~regout\);

-- Location: LCCOMB_X41_Y20_N12
\MuxResSrc|out_mux[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~7_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~6_combout\ & (\my_data_memory|register[199][5]~regout\)) # (!\MuxResSrc|out_mux[5]~6_combout\ & ((\my_data_memory|register[195][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[199][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[195][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~6_combout\,
	combout => \MuxResSrc|out_mux[5]~7_combout\);

-- Location: LCCOMB_X40_Y24_N28
\MuxResSrc|out_mux[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~8_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~5_combout\))) # (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~7_combout\,
	datad => \MuxResSrc|out_mux[5]~5_combout\,
	combout => \MuxResSrc|out_mux[5]~8_combout\);

-- Location: LCFF_X41_Y21_N29
\my_data_memory|register[246][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][5]~regout\);

-- Location: LCFF_X41_Y20_N7
\my_data_memory|register[243][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][5]~regout\);

-- Location: LCFF_X45_Y24_N1
\my_data_memory|register[242][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][5]~regout\);

-- Location: LCCOMB_X45_Y24_N0
\MuxResSrc|out_mux[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~9_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[243][5]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[242][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[243][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[242][5]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~9_combout\);

-- Location: LCFF_X45_Y24_N11
\my_data_memory|register[247][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][5]~regout\);

-- Location: LCCOMB_X45_Y24_N10
\MuxResSrc|out_mux[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~10_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~9_combout\ & ((\my_data_memory|register[247][5]~regout\))) # (!\MuxResSrc|out_mux[5]~9_combout\ & (\my_data_memory|register[246][5]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[246][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[247][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~9_combout\,
	combout => \MuxResSrc|out_mux[5]~10_combout\);

-- Location: LCCOMB_X40_Y24_N10
\MuxResSrc|out_mux[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~11_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~8_combout\ & ((\MuxResSrc|out_mux[5]~10_combout\))) # (!\MuxResSrc|out_mux[5]~8_combout\ & (\MuxResSrc|out_mux[5]~3_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[5]~3_combout\,
	datac => \MuxResSrc|out_mux[5]~10_combout\,
	datad => \MuxResSrc|out_mux[5]~8_combout\,
	combout => \MuxResSrc|out_mux[5]~11_combout\);

-- Location: LCFF_X43_Y21_N1
\my_data_memory|register[233][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][5]~regout\);

-- Location: LCFF_X43_Y24_N1
\my_data_memory|register[236][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][5]~regout\);

-- Location: LCFF_X42_Y22_N25
\my_data_memory|register[232][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][5]~regout\);

-- Location: LCCOMB_X42_Y22_N24
\MuxResSrc|out_mux[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~12_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[236][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[232][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[236][5]~regout\,
	datac => \my_data_memory|register[232][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~12_combout\);

-- Location: LCFF_X43_Y24_N31
\my_data_memory|register[237][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][5]~regout\);

-- Location: LCCOMB_X43_Y24_N30
\MuxResSrc|out_mux[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~13_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~12_combout\ & ((\my_data_memory|register[237][5]~regout\))) # (!\MuxResSrc|out_mux[5]~12_combout\ & (\my_data_memory|register[233][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[233][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[237][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~12_combout\,
	combout => \MuxResSrc|out_mux[5]~13_combout\);

-- Location: LCFF_X45_Y23_N1
\my_data_memory|register[217][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][5]~regout\);

-- Location: LCFF_X38_Y19_N7
\my_data_memory|register[216][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][5]~regout\);

-- Location: LCCOMB_X38_Y19_N6
\MuxResSrc|out_mux[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~14_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[217][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[216][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[217][5]~regout\,
	datac => \my_data_memory|register[216][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~14_combout\);

-- Location: LCFF_X42_Y19_N9
\my_data_memory|register[204][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[204][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][5]~regout\);

-- Location: LCFF_X43_Y22_N5
\my_data_memory|register[205][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[205][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][5]~regout\);

-- Location: LCFF_X44_Y23_N17
\my_data_memory|register[249][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][5]~regout\);

-- Location: LCFF_X43_Y21_N3
\my_data_memory|register[225][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][5]~regout\);

-- Location: LCFF_X42_Y18_N25
\my_data_memory|register[228][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[228][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][5]~regout\);

-- Location: LCFF_X40_Y21_N9
\my_data_memory|register[224][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][5]~regout\);

-- Location: LCCOMB_X40_Y21_N8
\MuxResSrc|out_mux[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~22_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[228][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[224][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[228][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[224][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~22_combout\);

-- Location: LCFF_X42_Y25_N5
\my_data_memory|register[229][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[229][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][5]~regout\);

-- Location: LCCOMB_X43_Y21_N2
\MuxResSrc|out_mux[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~23_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~22_combout\ & (\my_data_memory|register[229][5]~regout\)) # (!\MuxResSrc|out_mux[5]~22_combout\ & ((\my_data_memory|register[225][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[229][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[225][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~22_combout\,
	combout => \MuxResSrc|out_mux[5]~23_combout\);

-- Location: LCFF_X40_Y25_N17
\my_data_memory|register[213][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[213][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][5]~regout\);

-- Location: LCFF_X42_Y26_N17
\my_data_memory|register[241][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[241][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][5]~regout\);

-- Location: LCFF_X41_Y24_N11
\my_data_memory|register[240][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][5]~regout\);

-- Location: LCCOMB_X41_Y24_N10
\MuxResSrc|out_mux[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~29_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[241][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[240][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[241][5]~regout\,
	datac => \my_data_memory|register[240][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~29_combout\);

-- Location: LCFF_X43_Y19_N1
\my_data_memory|register[250][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][5]~regout\);

-- Location: LCFF_X42_Y24_N5
\my_data_memory|register[238][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][5]~regout\);

-- Location: LCFF_X43_Y20_N9
\my_data_memory|register[234][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][5]~regout\);

-- Location: LCCOMB_X43_Y20_N8
\MuxResSrc|out_mux[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~33_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[238][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[234][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[238][5]~regout\,
	datac => \my_data_memory|register[234][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~33_combout\);

-- Location: LCFF_X44_Y21_N15
\my_data_memory|register[254][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][5]~regout\);

-- Location: LCCOMB_X43_Y20_N14
\MuxResSrc|out_mux[5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~34_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~33_combout\ & (\my_data_memory|register[254][5]~regout\)) # (!\MuxResSrc|out_mux[5]~33_combout\ & ((\my_data_memory|register[250][5]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[254][5]~regout\,
	datab => \my_data_memory|register[250][5]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[5]~33_combout\,
	combout => \MuxResSrc|out_mux[5]~34_combout\);

-- Location: LCFF_X45_Y21_N17
\my_data_memory|register[219][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][5]~regout\);

-- Location: LCFF_X44_Y20_N15
\my_data_memory|register[207][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[207][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][5]~regout\);

-- Location: LCFF_X42_Y24_N19
\my_data_memory|register[206][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][5]~regout\);

-- Location: LCFF_X42_Y21_N11
\my_data_memory|register[222][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[222][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][5]~regout\);

-- Location: LCFF_X45_Y19_N19
\my_data_memory|register[235][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[235][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][5]~regout\);

-- Location: LCFF_X28_Y16_N17
\my_data_memory|register[150][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[150][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][5]~regout\);

-- Location: LCFF_X32_Y15_N5
\my_data_memory|register[156][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[156][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][5]~regout\);

-- Location: LCFF_X30_Y14_N5
\my_data_memory|register[172][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[172][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][5]~regout\);

-- Location: LCFF_X27_Y16_N21
\my_data_memory|register[166][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[166][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][5]~regout\);

-- Location: LCFF_X28_Y16_N15
\my_data_memory|register[134][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[134][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][5]~regout\);

-- Location: LCFF_X30_Y18_N29
\my_data_memory|register[153][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[153][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][5]~regout\);

-- Location: LCFF_X27_Y18_N9
\my_data_memory|register[155][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[155][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][5]~regout\);

-- Location: LCFF_X30_Y26_N9
\my_data_memory|register[131][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[131][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][5]~regout\);

-- Location: LCFF_X30_Y18_N19
\my_data_memory|register[185][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[185][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][5]~regout\);

-- Location: LCFF_X27_Y19_N19
\my_data_memory|register[187][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[187][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][5]~regout\);

-- Location: LCFF_X32_Y13_N5
\my_data_memory|register[168][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][5]~regout\);

-- Location: LCFF_X27_Y16_N19
\my_data_memory|register[162][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[162][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][5]~regout\);

-- Location: LCFF_X27_Y20_N1
\my_data_memory|register[130][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][5]~regout\);

-- Location: LCFF_X34_Y21_N17
\my_data_memory|register[128][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][5]~regout\);

-- Location: LCCOMB_X34_Y21_N16
\MuxResSrc|out_mux[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~69_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[130][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[128][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[130][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[128][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~69_combout\);

-- Location: LCFF_X29_Y16_N11
\my_data_memory|register[186][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][5]~regout\);

-- Location: LCFF_X30_Y16_N25
\my_data_memory|register[173][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][5]~regout\);

-- Location: LCFF_X31_Y13_N19
\my_data_memory|register[141][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][5]~regout\);

-- Location: LCFF_X30_Y15_N1
\my_data_memory|register[167][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][5]~regout\);

-- Location: LCFF_X29_Y17_N27
\my_data_memory|register[183][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][5]~regout\);

-- Location: LCFF_X29_Y20_N13
\my_data_memory|register[149][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][5]~regout\);

-- Location: LCFF_X31_Y15_N11
\my_data_memory|register[181][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][5]~regout\);

-- Location: LCFF_X28_Y15_N21
\my_data_memory|register[175][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[175][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][5]~regout\);

-- Location: LCFF_X30_Y13_N1
\my_data_memory|register[191][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][5]~regout\);

-- Location: LCFF_X35_Y15_N9
\my_data_memory|register[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][5]~regout\);

-- Location: LCFF_X35_Y17_N23
\my_data_memory|register[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][5]~regout\);

-- Location: LCFF_X36_Y15_N5
\my_data_memory|register[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][5]~regout\);

-- Location: LCFF_X37_Y14_N5
\my_data_memory|register[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[44][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][5]~regout\);

-- Location: LCFF_X37_Y15_N13
\my_data_memory|register[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[42][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][5]~regout\);

-- Location: LCFF_X36_Y13_N13
\my_data_memory|register[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[45][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][5]~regout\);

-- Location: LCFF_X34_Y13_N31
\my_data_memory|register[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][5]~regout\);

-- Location: LCFF_X33_Y16_N9
\my_data_memory|register[54][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][5]~regout\);

-- Location: LCFF_X40_Y15_N17
\my_data_memory|register[61][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][5]~regout\);

-- Location: LCFF_X41_Y16_N15
\my_data_memory|register[59][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][5]~regout\);

-- Location: LCFF_X42_Y16_N9
\my_data_memory|register[62][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][5]~regout\);

-- Location: LCFF_X41_Y15_N13
\my_data_memory|register[58][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[58][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][5]~regout\);

-- Location: LCCOMB_X41_Y15_N30
\MuxResSrc|out_mux[5]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~107_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[62][5]~regout\) # (\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[58][5]~regout\ & ((!\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[58][5]~regout\,
	datab => \my_data_memory|register[62][5]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~107_combout\);

-- Location: LCFF_X40_Y15_N27
\my_data_memory|register[63][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][5]~regout\);

-- Location: LCCOMB_X40_Y15_N26
\MuxResSrc|out_mux[5]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~108_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~107_combout\ & ((\my_data_memory|register[63][5]~regout\))) # (!\MuxResSrc|out_mux[5]~107_combout\ & (\my_data_memory|register[59][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[59][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[63][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~107_combout\,
	combout => \MuxResSrc|out_mux[5]~108_combout\);

-- Location: LCFF_X37_Y25_N1
\my_data_memory|register[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][5]~regout\);

-- Location: LCFF_X36_Y25_N21
\my_data_memory|register[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][5]~regout\);

-- Location: LCFF_X36_Y25_N15
\my_data_memory|register[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][5]~regout\);

-- Location: LCCOMB_X36_Y25_N14
\MuxResSrc|out_mux[5]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~110_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[10][5]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[8][5]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[10][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[8][5]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~110_combout\);

-- Location: LCFF_X37_Y25_N23
\my_data_memory|register[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][5]~regout\);

-- Location: LCCOMB_X37_Y25_N0
\MuxResSrc|out_mux[5]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~111_combout\ = (\MuxResSrc|out_mux[5]~110_combout\ & ((\my_data_memory|register[11][5]~regout\) # ((!\myULA|Add0~39_combout\)))) # (!\MuxResSrc|out_mux[5]~110_combout\ & (((\my_data_memory|register[9][5]~regout\ & 
-- \myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~110_combout\,
	datab => \my_data_memory|register[11][5]~regout\,
	datac => \my_data_memory|register[9][5]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~111_combout\);

-- Location: LCFF_X37_Y24_N27
\my_data_memory|register[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][5]~regout\);

-- Location: LCFF_X43_Y26_N7
\my_data_memory|register[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[30][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][5]~regout\);

-- Location: LCFF_X37_Y26_N15
\my_data_memory|register[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][5]~regout\);

-- Location: LCFF_X31_Y27_N5
\my_data_memory|register[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][5]~regout\);

-- Location: LCFF_X34_Y28_N31
\my_data_memory|register[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][5]~regout\);

-- Location: LCFF_X37_Y27_N25
\my_data_memory|register[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][5]~regout\);

-- Location: LCFF_X31_Y21_N29
\my_data_memory|register[105][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][5]~regout\);

-- Location: LCFF_X42_Y16_N3
\my_data_memory|register[89][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][5]~regout\);

-- Location: LCFF_X30_Y26_N19
\my_data_memory|register[77][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[77][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][5]~regout\);

-- Location: LCFF_X27_Y23_N31
\my_data_memory|register[121][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][5]~regout\);

-- Location: LCFF_X28_Y22_N15
\my_data_memory|register[82][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][5]~regout\);

-- Location: LCFF_X29_Y21_N21
\my_data_memory|register[102][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][5]~regout\);

-- Location: LCFF_X32_Y21_N13
\my_data_memory|register[99][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][5]~regout\);

-- Location: LCFF_X30_Y25_N29
\my_data_memory|register[115][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][5]~regout\);

-- Location: LCFF_X27_Y21_N17
\my_data_memory|register[118][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][5]~regout\);

-- Location: LCFF_X30_Y22_N13
\my_data_memory|register[114][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][5]~regout\);

-- Location: LCCOMB_X30_Y22_N12
\MuxResSrc|out_mux[5]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~153_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[118][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[114][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[118][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[114][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~153_combout\);

-- Location: LCFF_X30_Y22_N11
\my_data_memory|register[119][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][5]~regout\);

-- Location: LCCOMB_X30_Y22_N10
\MuxResSrc|out_mux[5]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~154_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~153_combout\ & ((\my_data_memory|register[119][5]~regout\))) # (!\MuxResSrc|out_mux[5]~153_combout\ & (\my_data_memory|register[115][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[115][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[119][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~153_combout\,
	combout => \MuxResSrc|out_mux[5]~154_combout\);

-- Location: LCFF_X32_Y21_N19
\my_data_memory|register[97][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][5]~regout\);

-- Location: LCFF_X31_Y23_N1
\my_data_memory|register[84][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[84][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][5]~regout\);

-- Location: LCFF_X31_Y23_N11
\my_data_memory|register[68][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[68][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][5]~regout\);

-- Location: LCFF_X32_Y22_N17
\my_data_memory|register[69][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][5]~regout\);

-- Location: LCFF_X32_Y24_N23
\my_data_memory|register[113][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][5]~regout\);

-- Location: LCFF_X32_Y25_N17
\my_data_memory|register[94][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][5]~regout\);

-- Location: LCFF_X38_Y25_N9
\my_data_memory|register[107][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[107][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][5]~regout\);

-- Location: LCFF_X31_Y24_N25
\my_data_memory|register[90][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][5]~regout\);

-- Location: LCFF_X29_Y25_N17
\my_data_memory|register[106][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][5]~regout\);

-- Location: LCFF_X31_Y24_N3
\my_data_memory|register[74][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][5]~regout\);

-- Location: LCCOMB_X31_Y24_N2
\MuxResSrc|out_mux[5]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~171_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[106][5]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[74][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[106][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[74][5]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[5]~171_combout\);

-- Location: LCFF_X31_Y22_N1
\my_data_memory|register[122][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][5]~regout\);

-- Location: LCCOMB_X31_Y24_N24
\MuxResSrc|out_mux[5]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~172_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~171_combout\ & (\my_data_memory|register[122][5]~regout\)) # (!\MuxResSrc|out_mux[5]~171_combout\ & ((\my_data_memory|register[90][5]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[122][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[90][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~171_combout\,
	combout => \MuxResSrc|out_mux[5]~172_combout\);

-- Location: LCFF_X29_Y22_N31
\my_data_memory|register[111][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[111][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][5]~regout\);

-- Location: LCFF_X28_Y26_N13
\my_data_memory|register[95][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][5]~regout\);

-- Location: LCFF_X28_Y24_N3
\my_data_memory|register[79][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][5]~regout\);

-- Location: LCCOMB_X28_Y24_N2
\MuxResSrc|out_mux[5]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~174_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[95][5]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[79][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[95][5]~regout\,
	datac => \my_data_memory|register[79][5]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[5]~174_combout\);

-- Location: LCFF_X28_Y24_N21
\my_data_memory|register[127][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][5]~regout\);

-- Location: LCCOMB_X28_Y24_N20
\MuxResSrc|out_mux[5]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~175_combout\ = (\MuxResSrc|out_mux[5]~174_combout\ & (((\my_data_memory|register[127][5]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[5]~174_combout\ & (\my_data_memory|register[111][5]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[111][5]~regout\,
	datab => \MuxResSrc|out_mux[5]~174_combout\,
	datac => \my_data_memory|register[127][5]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[5]~175_combout\);

-- Location: LCFF_X37_Y22_N25
\my_data_memory|register[147][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][4]~regout\);

-- Location: LCFF_X28_Y16_N21
\my_data_memory|register[150][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[150][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][4]~regout\);

-- Location: LCFF_X28_Y17_N13
\my_data_memory|register[146][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][4]~regout\);

-- Location: LCCOMB_X28_Y17_N12
\MuxResSrc|out_mux[4]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~182_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[150][4]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[146][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[150][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[146][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~182_combout\);

-- Location: LCFF_X28_Y17_N27
\my_data_memory|register[151][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][4]~regout\);

-- Location: LCCOMB_X28_Y17_N26
\MuxResSrc|out_mux[4]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~183_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~182_combout\ & ((\my_data_memory|register[151][4]~regout\))) # (!\MuxResSrc|out_mux[4]~182_combout\ & (\my_data_memory|register[147][4]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[147][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[151][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~182_combout\,
	combout => \MuxResSrc|out_mux[4]~183_combout\);

-- Location: LCFF_X29_Y13_N17
\my_data_memory|register[172][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[172][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][4]~regout\);

-- Location: LCFF_X27_Y17_N19
\my_data_memory|register[188][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[188][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][4]~regout\);

-- Location: LCFF_X31_Y13_N25
\my_data_memory|register[141][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[141][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][4]~regout\);

-- Location: LCFF_X31_Y14_N13
\my_data_memory|register[157][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][4]~regout\);

-- Location: LCFF_X32_Y15_N13
\my_data_memory|register[156][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][4]~regout\);

-- Location: LCFF_X29_Y14_N11
\my_data_memory|register[169][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][4]~regout\);

-- Location: LCFF_X30_Y16_N23
\my_data_memory|register[189][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[189][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][4]~regout\);

-- Location: LCFF_X29_Y13_N7
\my_data_memory|register[164][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[164][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][4]~regout\);

-- Location: LCFF_X34_Y14_N17
\my_data_memory|register[161][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][4]~regout\);

-- Location: LCFF_X28_Y18_N1
\my_data_memory|register[145][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[145][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][4]~regout\);

-- Location: LCFF_X32_Y17_N31
\my_data_memory|register[148][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][4]~regout\);

-- Location: LCFF_X30_Y17_N7
\my_data_memory|register[133][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[133][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][4]~regout\);

-- Location: LCFF_X31_Y16_N11
\my_data_memory|register[180][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[180][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][4]~regout\);

-- Location: LCFF_X31_Y16_N17
\my_data_memory|register[176][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][4]~regout\);

-- Location: LCCOMB_X31_Y16_N16
\MuxResSrc|out_mux[4]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~209_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[180][4]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[176][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[180][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[176][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~209_combout\);

-- Location: LCFF_X27_Y18_N27
\my_data_memory|register[155][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[155][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][4]~regout\);

-- Location: LCFF_X33_Y26_N25
\my_data_memory|register[143][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[143][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][4]~regout\);

-- Location: LCFF_X28_Y15_N23
\my_data_memory|register[175][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[175][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][4]~regout\);

-- Location: LCFF_X34_Y21_N13
\my_data_memory|register[138][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[138][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][4]~regout\);

-- Location: LCFF_X33_Y15_N9
\my_data_memory|register[190][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[190][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][4]~regout\);

-- Location: LCFF_X32_Y14_N23
\my_data_memory|register[159][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[159][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][4]~regout\);

-- Location: LCFF_X29_Y15_N31
\my_data_memory|register[158][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[158][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][4]~regout\);

-- Location: LCCOMB_X34_Y15_N12
\MuxResSrc|out_mux[4]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~220_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[159][4]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((!\myULA|Add0~41_combout\ & \my_data_memory|register[158][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[159][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|register[158][4]~regout\,
	combout => \MuxResSrc|out_mux[4]~220_combout\);

-- Location: LCFF_X30_Y13_N23
\my_data_memory|register[191][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[191][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][4]~regout\);

-- Location: LCCOMB_X34_Y15_N14
\MuxResSrc|out_mux[4]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~221_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~220_combout\ & ((\my_data_memory|register[191][4]~regout\))) # (!\MuxResSrc|out_mux[4]~220_combout\ & (\my_data_memory|register[190][4]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[190][4]~regout\,
	datab => \my_data_memory|register[191][4]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[4]~220_combout\,
	combout => \MuxResSrc|out_mux[4]~221_combout\);

-- Location: LCFF_X29_Y21_N11
\my_data_memory|register[102][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][4]~regout\);

-- Location: LCFF_X31_Y20_N11
\my_data_memory|register[86][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][4]~regout\);

-- Location: LCFF_X31_Y20_N1
\my_data_memory|register[70][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][4]~regout\);

-- Location: LCCOMB_X31_Y20_N0
\MuxResSrc|out_mux[4]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~224_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[86][4]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[70][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[86][4]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[70][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~224_combout\);

-- Location: LCFF_X27_Y21_N25
\my_data_memory|register[118][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][4]~regout\);

-- Location: LCCOMB_X27_Y21_N24
\MuxResSrc|out_mux[4]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~225_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~224_combout\ & ((\my_data_memory|register[118][4]~regout\))) # (!\MuxResSrc|out_mux[4]~224_combout\ & (\my_data_memory|register[102][4]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[102][4]~regout\,
	datac => \my_data_memory|register[118][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~224_combout\,
	combout => \MuxResSrc|out_mux[4]~225_combout\);

-- Location: LCFF_X33_Y23_N9
\my_data_memory|register[92][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][4]~regout\);

-- Location: LCFF_X30_Y24_N17
\my_data_memory|register[108][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][4]~regout\);

-- Location: LCFF_X33_Y23_N27
\my_data_memory|register[76][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][4]~regout\);

-- Location: LCCOMB_X33_Y23_N26
\MuxResSrc|out_mux[4]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~226_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[108][4]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[76][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[108][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[76][4]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~226_combout\);

-- Location: LCFF_X30_Y23_N29
\my_data_memory|register[124][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][4]~regout\);

-- Location: LCCOMB_X30_Y23_N28
\MuxResSrc|out_mux[4]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~227_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~226_combout\ & ((\my_data_memory|register[124][4]~regout\))) # (!\MuxResSrc|out_mux[4]~226_combout\ & (\my_data_memory|register[92][4]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[92][4]~regout\,
	datac => \my_data_memory|register[124][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~226_combout\,
	combout => \MuxResSrc|out_mux[4]~227_combout\);

-- Location: LCFF_X31_Y23_N9
\my_data_memory|register[84][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][4]~regout\);

-- Location: LCFF_X30_Y20_N13
\my_data_memory|register[100][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][4]~regout\);

-- Location: LCFF_X31_Y23_N23
\my_data_memory|register[68][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][4]~regout\);

-- Location: LCCOMB_X31_Y23_N22
\MuxResSrc|out_mux[4]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~228_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[100][4]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[68][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[100][4]~regout\,
	datac => \my_data_memory|register[68][4]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~228_combout\);

-- Location: LCFF_X29_Y23_N5
\my_data_memory|register[116][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][4]~regout\);

-- Location: LCCOMB_X31_Y23_N8
\MuxResSrc|out_mux[4]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~229_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~228_combout\ & (\my_data_memory|register[116][4]~regout\)) # (!\MuxResSrc|out_mux[4]~228_combout\ & ((\my_data_memory|register[84][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[116][4]~regout\,
	datac => \my_data_memory|register[84][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~228_combout\,
	combout => \MuxResSrc|out_mux[4]~229_combout\);

-- Location: LCCOMB_X31_Y23_N16
\MuxResSrc|out_mux[4]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~230_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[4]~227_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[4]~229_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[4]~229_combout\,
	datad => \MuxResSrc|out_mux[4]~227_combout\,
	combout => \MuxResSrc|out_mux[4]~230_combout\);

-- Location: LCFF_X28_Y25_N5
\my_data_memory|register[110][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[110][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][4]~regout\);

-- Location: LCFF_X28_Y21_N13
\my_data_memory|register[94][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][4]~regout\);

-- Location: LCFF_X32_Y25_N9
\my_data_memory|register[78][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][4]~regout\);

-- Location: LCCOMB_X31_Y27_N2
\MuxResSrc|out_mux[4]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~231_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[94][4]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[78][4]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[94][4]~regout\,
	datab => \my_data_memory|register[78][4]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~231_combout\);

-- Location: LCFF_X31_Y27_N9
\my_data_memory|register[126][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][4]~regout\);

-- Location: LCCOMB_X31_Y27_N8
\MuxResSrc|out_mux[4]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~232_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~231_combout\ & ((\my_data_memory|register[126][4]~regout\))) # (!\MuxResSrc|out_mux[4]~231_combout\ & (\my_data_memory|register[110][4]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[110][4]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[126][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~231_combout\,
	combout => \MuxResSrc|out_mux[4]~232_combout\);

-- Location: LCCOMB_X31_Y23_N26
\MuxResSrc|out_mux[4]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~233_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~230_combout\ & ((\MuxResSrc|out_mux[4]~232_combout\))) # (!\MuxResSrc|out_mux[4]~230_combout\ & (\MuxResSrc|out_mux[4]~225_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[4]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~225_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[4]~230_combout\,
	datad => \MuxResSrc|out_mux[4]~232_combout\,
	combout => \MuxResSrc|out_mux[4]~233_combout\);

-- Location: LCFF_X32_Y21_N21
\my_data_memory|register[99][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][4]~regout\);

-- Location: LCFF_X31_Y21_N17
\my_data_memory|register[105][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[105][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][4]~regout\);

-- Location: LCFF_X32_Y21_N23
\my_data_memory|register[97][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][4]~regout\);

-- Location: LCCOMB_X32_Y21_N22
\MuxResSrc|out_mux[4]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~234_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[105][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[97][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[105][4]~regout\,
	datac => \my_data_memory|register[97][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~234_combout\);

-- Location: LCFF_X38_Y25_N31
\my_data_memory|register[107][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[107][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][4]~regout\);

-- Location: LCCOMB_X32_Y21_N20
\MuxResSrc|out_mux[4]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~235_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~234_combout\ & (\my_data_memory|register[107][4]~regout\)) # (!\MuxResSrc|out_mux[4]~234_combout\ & ((\my_data_memory|register[99][4]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[107][4]~regout\,
	datac => \my_data_memory|register[99][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~234_combout\,
	combout => \MuxResSrc|out_mux[4]~235_combout\);

-- Location: LCFF_X42_Y16_N25
\my_data_memory|register[89][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[89][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][4]~regout\);

-- Location: LCFF_X28_Y22_N1
\my_data_memory|register[83][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[83][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][4]~regout\);

-- Location: LCFF_X28_Y23_N23
\my_data_memory|register[81][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][4]~regout\);

-- Location: LCCOMB_X28_Y23_N22
\MuxResSrc|out_mux[4]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~236_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[83][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[81][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[83][4]~regout\,
	datac => \my_data_memory|register[81][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~236_combout\);

-- Location: LCFF_X28_Y23_N9
\my_data_memory|register[91][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][4]~regout\);

-- Location: LCCOMB_X28_Y23_N8
\MuxResSrc|out_mux[4]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~237_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~236_combout\ & ((\my_data_memory|register[91][4]~regout\))) # (!\MuxResSrc|out_mux[4]~236_combout\ & (\my_data_memory|register[89][4]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[89][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[91][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~236_combout\,
	combout => \MuxResSrc|out_mux[4]~237_combout\);

-- Location: LCFF_X33_Y25_N27
\my_data_memory|register[67][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[67][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][4]~regout\);

-- Location: LCFF_X27_Y23_N17
\my_data_memory|register[73][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][4]~regout\);

-- Location: LCFF_X32_Y22_N5
\my_data_memory|register[65][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][4]~regout\);

-- Location: LCCOMB_X32_Y22_N4
\MuxResSrc|out_mux[4]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~238_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[73][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[65][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[73][4]~regout\,
	datac => \my_data_memory|register[65][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~238_combout\);

-- Location: LCFF_X31_Y21_N3
\my_data_memory|register[75][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[75][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][4]~regout\);

-- Location: LCCOMB_X32_Y22_N10
\MuxResSrc|out_mux[4]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~239_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~238_combout\ & ((\my_data_memory|register[75][4]~regout\))) # (!\MuxResSrc|out_mux[4]~238_combout\ & (\my_data_memory|register[67][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[67][4]~regout\,
	datac => \MuxResSrc|out_mux[4]~238_combout\,
	datad => \my_data_memory|register[75][4]~regout\,
	combout => \MuxResSrc|out_mux[4]~239_combout\);

-- Location: LCCOMB_X31_Y23_N20
\MuxResSrc|out_mux[4]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~240_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[4]~237_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[4]~239_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[4]~239_combout\,
	datad => \MuxResSrc|out_mux[4]~237_combout\,
	combout => \MuxResSrc|out_mux[4]~240_combout\);

-- Location: LCFF_X27_Y23_N15
\my_data_memory|register[121][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][4]~regout\);

-- Location: LCFF_X30_Y25_N21
\my_data_memory|register[115][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][4]~regout\);

-- Location: LCFF_X32_Y24_N1
\my_data_memory|register[113][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][4]~regout\);

-- Location: LCCOMB_X31_Y25_N28
\MuxResSrc|out_mux[4]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~241_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\my_data_memory|register[115][4]~regout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\my_data_memory|register[113][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[115][4]~regout\,
	datab => \my_data_memory|register[113][4]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~241_combout\);

-- Location: LCFF_X30_Y25_N19
\my_data_memory|register[123][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][4]~regout\);

-- Location: LCCOMB_X30_Y25_N18
\MuxResSrc|out_mux[4]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~242_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~241_combout\ & ((\my_data_memory|register[123][4]~regout\))) # (!\MuxResSrc|out_mux[4]~241_combout\ & (\my_data_memory|register[121][4]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[121][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[123][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~241_combout\,
	combout => \MuxResSrc|out_mux[4]~242_combout\);

-- Location: LCCOMB_X31_Y23_N6
\MuxResSrc|out_mux[4]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~243_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~240_combout\ & ((\MuxResSrc|out_mux[4]~242_combout\))) # (!\MuxResSrc|out_mux[4]~240_combout\ & (\MuxResSrc|out_mux[4]~235_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[4]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~235_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[4]~240_combout\,
	datad => \MuxResSrc|out_mux[4]~242_combout\,
	combout => \MuxResSrc|out_mux[4]~243_combout\);

-- Location: LCFF_X32_Y23_N29
\my_data_memory|register[88][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][4]~regout\);

-- Location: LCFF_X28_Y22_N23
\my_data_memory|register[82][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[82][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][4]~regout\);

-- Location: LCFF_X32_Y27_N15
\my_data_memory|register[80][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][4]~regout\);

-- Location: LCCOMB_X32_Y27_N14
\MuxResSrc|out_mux[4]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~244_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[82][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[80][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[82][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[80][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~244_combout\);

-- Location: LCFF_X32_Y27_N5
\my_data_memory|register[90][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][4]~regout\);

-- Location: LCCOMB_X32_Y23_N28
\MuxResSrc|out_mux[4]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~245_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~244_combout\ & (\my_data_memory|register[90][4]~regout\)) # (!\MuxResSrc|out_mux[4]~244_combout\ & ((\my_data_memory|register[88][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[90][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[88][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~244_combout\,
	combout => \MuxResSrc|out_mux[4]~245_combout\);

-- Location: LCFF_X30_Y21_N15
\my_data_memory|register[98][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][4]~regout\);

-- Location: LCFF_X30_Y24_N27
\my_data_memory|register[104][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][4]~regout\);

-- Location: LCFF_X30_Y20_N11
\my_data_memory|register[96][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][4]~regout\);

-- Location: LCCOMB_X30_Y20_N10
\MuxResSrc|out_mux[4]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~246_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[104][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[96][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[104][4]~regout\,
	datac => \my_data_memory|register[96][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~246_combout\);

-- Location: LCFF_X30_Y21_N21
\my_data_memory|register[106][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][4]~regout\);

-- Location: LCCOMB_X30_Y21_N14
\MuxResSrc|out_mux[4]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~247_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~246_combout\ & (\my_data_memory|register[106][4]~regout\)) # (!\MuxResSrc|out_mux[4]~246_combout\ & ((\my_data_memory|register[98][4]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[106][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[98][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~246_combout\,
	combout => \MuxResSrc|out_mux[4]~247_combout\);

-- Location: LCFF_X34_Y24_N31
\my_data_memory|register[66][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[66][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][4]~regout\);

-- Location: LCFF_X32_Y23_N7
\my_data_memory|register[72][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][4]~regout\);

-- Location: LCFF_X33_Y24_N3
\my_data_memory|register[64][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][4]~regout\);

-- Location: LCCOMB_X33_Y24_N2
\MuxResSrc|out_mux[4]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~248_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[72][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[64][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[72][4]~regout\,
	datac => \my_data_memory|register[64][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~248_combout\);

-- Location: LCFF_X31_Y24_N17
\my_data_memory|register[74][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][4]~regout\);

-- Location: LCCOMB_X31_Y24_N16
\MuxResSrc|out_mux[4]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~249_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~248_combout\ & ((\my_data_memory|register[74][4]~regout\))) # (!\MuxResSrc|out_mux[4]~248_combout\ & (\my_data_memory|register[66][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[66][4]~regout\,
	datac => \my_data_memory|register[74][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~248_combout\,
	combout => \MuxResSrc|out_mux[4]~249_combout\);

-- Location: LCCOMB_X31_Y23_N4
\MuxResSrc|out_mux[4]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~250_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~247_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[4]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[4]~249_combout\,
	datad => \MuxResSrc|out_mux[4]~247_combout\,
	combout => \MuxResSrc|out_mux[4]~250_combout\);

-- Location: LCFF_X30_Y23_N23
\my_data_memory|register[120][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][4]~regout\);

-- Location: LCFF_X30_Y22_N17
\my_data_memory|register[114][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][4]~regout\);

-- Location: LCFF_X29_Y23_N15
\my_data_memory|register[112][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][4]~regout\);

-- Location: LCCOMB_X29_Y23_N14
\MuxResSrc|out_mux[4]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~251_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[114][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[112][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[114][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[112][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~251_combout\);

-- Location: LCFF_X31_Y22_N11
\my_data_memory|register[122][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[122][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][4]~regout\);

-- Location: LCCOMB_X30_Y23_N22
\MuxResSrc|out_mux[4]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~252_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~251_combout\ & (\my_data_memory|register[122][4]~regout\)) # (!\MuxResSrc|out_mux[4]~251_combout\ & ((\my_data_memory|register[120][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[122][4]~regout\,
	datac => \my_data_memory|register[120][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~251_combout\,
	combout => \MuxResSrc|out_mux[4]~252_combout\);

-- Location: LCCOMB_X31_Y23_N14
\MuxResSrc|out_mux[4]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~253_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~250_combout\ & (\MuxResSrc|out_mux[4]~252_combout\)) # (!\MuxResSrc|out_mux[4]~250_combout\ & ((\MuxResSrc|out_mux[4]~245_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[4]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[4]~252_combout\,
	datac => \MuxResSrc|out_mux[4]~250_combout\,
	datad => \MuxResSrc|out_mux[4]~245_combout\,
	combout => \MuxResSrc|out_mux[4]~253_combout\);

-- Location: LCCOMB_X31_Y23_N24
\MuxResSrc|out_mux[4]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~254_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~243_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[4]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[4]~253_combout\,
	datad => \MuxResSrc|out_mux[4]~243_combout\,
	combout => \MuxResSrc|out_mux[4]~254_combout\);

-- Location: LCFF_X33_Y22_N3
\my_data_memory|register[87][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[87][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][4]~regout\);

-- Location: LCFF_X31_Y26_N29
\my_data_memory|register[93][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][4]~regout\);

-- Location: LCFF_X27_Y25_N1
\my_data_memory|register[85][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][4]~regout\);

-- Location: LCCOMB_X27_Y25_N0
\MuxResSrc|out_mux[4]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~255_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[93][4]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[85][4]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[93][4]~regout\,
	datac => \my_data_memory|register[85][4]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~255_combout\);

-- Location: LCFF_X27_Y25_N7
\my_data_memory|register[95][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][4]~regout\);

-- Location: LCCOMB_X27_Y25_N6
\MuxResSrc|out_mux[4]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~256_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~255_combout\ & ((\my_data_memory|register[95][4]~regout\))) # (!\MuxResSrc|out_mux[4]~255_combout\ & (\my_data_memory|register[87][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[87][4]~regout\,
	datac => \my_data_memory|register[95][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~255_combout\,
	combout => \MuxResSrc|out_mux[4]~256_combout\);

-- Location: LCFF_X32_Y26_N13
\my_data_memory|register[109][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[109][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][4]~regout\);

-- Location: LCFF_X33_Y20_N29
\my_data_memory|register[103][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][4]~regout\);

-- Location: LCFF_X32_Y20_N3
\my_data_memory|register[101][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][4]~regout\);

-- Location: LCCOMB_X32_Y20_N2
\MuxResSrc|out_mux[4]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~257_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[103][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[101][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[103][4]~regout\,
	datac => \my_data_memory|register[101][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~257_combout\);

-- Location: LCFF_X29_Y22_N5
\my_data_memory|register[111][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][4]~regout\);

-- Location: LCCOMB_X31_Y20_N22
\MuxResSrc|out_mux[4]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~258_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~257_combout\ & ((\my_data_memory|register[111][4]~regout\))) # (!\MuxResSrc|out_mux[4]~257_combout\ & (\my_data_memory|register[109][4]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[109][4]~regout\,
	datab => \my_data_memory|register[111][4]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[4]~257_combout\,
	combout => \MuxResSrc|out_mux[4]~258_combout\);

-- Location: LCFF_X30_Y26_N3
\my_data_memory|register[77][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][4]~regout\);

-- Location: LCFF_X29_Y24_N31
\my_data_memory|register[71][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[71][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][4]~regout\);

-- Location: LCFF_X32_Y22_N9
\my_data_memory|register[69][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][4]~regout\);

-- Location: LCCOMB_X30_Y26_N12
\MuxResSrc|out_mux[4]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~259_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[71][4]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[69][4]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[69][4]~regout\,
	datab => \my_data_memory|register[71][4]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~259_combout\);

-- Location: LCFF_X27_Y26_N17
\my_data_memory|register[79][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[79][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][4]~regout\);

-- Location: LCCOMB_X30_Y26_N2
\MuxResSrc|out_mux[4]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~260_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~259_combout\ & (\my_data_memory|register[79][4]~regout\)) # (!\MuxResSrc|out_mux[4]~259_combout\ & ((\my_data_memory|register[77][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[79][4]~regout\,
	datac => \my_data_memory|register[77][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~259_combout\,
	combout => \MuxResSrc|out_mux[4]~260_combout\);

-- Location: LCCOMB_X30_Y23_N20
\MuxResSrc|out_mux[4]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~261_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~258_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[4]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[4]~260_combout\,
	datad => \MuxResSrc|out_mux[4]~258_combout\,
	combout => \MuxResSrc|out_mux[4]~261_combout\);

-- Location: LCFF_X30_Y22_N15
\my_data_memory|register[119][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][4]~regout\);

-- Location: LCFF_X31_Y26_N7
\my_data_memory|register[125][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][4]~regout\);

-- Location: LCFF_X27_Y22_N3
\my_data_memory|register[117][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][4]~regout\);

-- Location: LCCOMB_X27_Y22_N2
\MuxResSrc|out_mux[4]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~262_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[125][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[117][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[125][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[117][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~262_combout\);

-- Location: LCFF_X27_Y22_N1
\my_data_memory|register[127][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][4]~regout\);

-- Location: LCCOMB_X27_Y22_N0
\MuxResSrc|out_mux[4]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~263_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~262_combout\ & ((\my_data_memory|register[127][4]~regout\))) # (!\MuxResSrc|out_mux[4]~262_combout\ & (\my_data_memory|register[119][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[119][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[127][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~262_combout\,
	combout => \MuxResSrc|out_mux[4]~263_combout\);

-- Location: LCCOMB_X31_Y23_N2
\MuxResSrc|out_mux[4]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~264_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~261_combout\ & (\MuxResSrc|out_mux[4]~263_combout\)) # (!\MuxResSrc|out_mux[4]~261_combout\ & ((\MuxResSrc|out_mux[4]~256_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[4]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[4]~263_combout\,
	datac => \MuxResSrc|out_mux[4]~261_combout\,
	datad => \MuxResSrc|out_mux[4]~256_combout\,
	combout => \MuxResSrc|out_mux[4]~264_combout\);

-- Location: LCCOMB_X31_Y23_N28
\MuxResSrc|out_mux[4]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~265_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~254_combout\ & ((\MuxResSrc|out_mux[4]~264_combout\))) # (!\MuxResSrc|out_mux[4]~254_combout\ & (\MuxResSrc|out_mux[4]~233_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[4]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[4]~233_combout\,
	datac => \MuxResSrc|out_mux[4]~254_combout\,
	datad => \MuxResSrc|out_mux[4]~264_combout\,
	combout => \MuxResSrc|out_mux[4]~265_combout\);

-- Location: LCFF_X34_Y13_N29
\my_data_memory|register[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][4]~regout\);

-- Location: LCFF_X37_Y14_N17
\my_data_memory|register[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[44][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][4]~regout\);

-- Location: LCFF_X34_Y22_N13
\my_data_memory|register[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[41][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][4]~regout\);

-- Location: LCFF_X36_Y14_N5
\my_data_memory|register[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][4]~regout\);

-- Location: LCFF_X35_Y15_N19
\my_data_memory|register[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][4]~regout\);

-- Location: LCFF_X37_Y13_N7
\my_data_memory|register[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][4]~regout\);

-- Location: LCFF_X36_Y14_N27
\my_data_memory|register[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][4]~regout\);

-- Location: LCFF_X37_Y26_N9
\my_data_memory|register[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][4]~regout\);

-- Location: LCFF_X38_Y24_N27
\my_data_memory|register[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][4]~regout\);

-- Location: LCFF_X34_Y26_N7
\my_data_memory|register[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][4]~regout\);

-- Location: LCFF_X37_Y24_N9
\my_data_memory|register[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][4]~regout\);

-- Location: LCFF_X37_Y25_N5
\my_data_memory|register[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[9][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][4]~regout\);

-- Location: LCFF_X37_Y25_N31
\my_data_memory|register[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[11][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][4]~regout\);

-- Location: LCFF_X30_Y27_N9
\my_data_memory|register[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][4]~regout\);

-- Location: LCFF_X40_Y23_N15
\my_data_memory|register[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[14][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][4]~regout\);

-- Location: LCFF_X42_Y16_N7
\my_data_memory|register[62][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[62][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][4]~regout\);

-- Location: LCFF_X40_Y16_N9
\my_data_memory|register[51][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][4]~regout\);

-- Location: LCFF_X38_Y16_N29
\my_data_memory|register[58][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][4]~regout\);

-- Location: LCFF_X40_Y15_N3
\my_data_memory|register[63][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][4]~regout\);

-- Location: LCFF_X46_Y20_N7
\my_data_memory|register[211][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[211][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][4]~regout\);

-- Location: LCFF_X45_Y23_N19
\my_data_memory|register[217][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][4]~regout\);

-- Location: LCFF_X44_Y19_N9
\my_data_memory|register[203][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[203][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][4]~regout\);

-- Location: LCFF_X41_Y20_N15
\my_data_memory|register[243][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[243][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][4]~regout\);

-- Location: LCFF_X43_Y23_N29
\my_data_memory|register[249][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][4]~regout\);

-- Location: LCFF_X42_Y26_N13
\my_data_memory|register[241][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[241][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][4]~regout\);

-- Location: LCCOMB_X42_Y19_N14
\MuxResSrc|out_mux[4]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~316_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[249][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[241][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[249][4]~regout\,
	datac => \my_data_memory|register[241][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~316_combout\);

-- Location: LCFF_X43_Y19_N11
\my_data_memory|register[251][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][4]~regout\);

-- Location: LCCOMB_X43_Y19_N10
\MuxResSrc|out_mux[4]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~317_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~316_combout\ & ((\my_data_memory|register[251][4]~regout\))) # (!\MuxResSrc|out_mux[4]~316_combout\ & (\my_data_memory|register[243][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[243][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[251][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~316_combout\,
	combout => \MuxResSrc|out_mux[4]~317_combout\);

-- Location: LCFF_X42_Y18_N3
\my_data_memory|register[228][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[228][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][4]~regout\);

-- Location: LCFF_X41_Y21_N11
\my_data_memory|register[246][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][4]~regout\);

-- Location: LCFF_X42_Y21_N5
\my_data_memory|register[222][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][4]~regout\);

-- Location: LCFF_X42_Y17_N13
\my_data_memory|register[212][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][4]~regout\);

-- Location: LCFF_X45_Y17_N7
\my_data_memory|register[198][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][4]~regout\);

-- Location: LCFF_X42_Y18_N9
\my_data_memory|register[238][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[238][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][4]~regout\);

-- Location: LCFF_X44_Y21_N27
\my_data_memory|register[254][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][4]~regout\);

-- Location: LCFF_X40_Y21_N23
\my_data_memory|register[224][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][4]~regout\);

-- Location: LCFF_X42_Y23_N5
\my_data_memory|register[234][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][4]~regout\);

-- Location: LCFF_X41_Y23_N25
\my_data_memory|register[208][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][4]~regout\);

-- Location: LCFF_X42_Y21_N15
\my_data_memory|register[218][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][4]~regout\);

-- Location: LCFF_X40_Y18_N29
\my_data_memory|register[200][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[200][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][4]~regout\);

-- Location: LCFF_X40_Y17_N11
\my_data_memory|register[194][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[194][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][4]~regout\);

-- Location: LCFF_X41_Y22_N5
\my_data_memory|register[248][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][4]~regout\);

-- Location: LCFF_X43_Y19_N17
\my_data_memory|register[250][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][4]~regout\);

-- Location: LCFF_X40_Y25_N21
\my_data_memory|register[213][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][4]~regout\);

-- Location: LCFF_X41_Y22_N27
\my_data_memory|register[253][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][4]~regout\);

-- Location: LCFF_X44_Y20_N9
\my_data_memory|register[207][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][4]~regout\);

-- Location: LCFF_X43_Y22_N29
\my_data_memory|register[205][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[205][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][4]~regout\);

-- Location: LCFF_X44_Y19_N15
\my_data_memory|register[223][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[223][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][4]~regout\);

-- Location: LCFF_X35_Y19_N21
\my_data_memory|register[255][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][4]~regout\);

-- Location: LCFF_X34_Y20_N17
\my_data_memory|register[248][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][3]~regout\);

-- Location: LCFF_X43_Y24_N27
\my_data_memory|register[236][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[236][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][3]~regout\);

-- Location: LCFF_X45_Y23_N5
\my_data_memory|register[217][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[217][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][3]~regout\);

-- Location: LCFF_X42_Y19_N21
\my_data_memory|register[204][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][3]~regout\);

-- Location: LCFF_X38_Y19_N17
\my_data_memory|register[220][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[220][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][3]~regout\);

-- Location: LCFF_X45_Y23_N3
\my_data_memory|register[249][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[249][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][3]~regout\);

-- Location: LCFF_X43_Y24_N17
\my_data_memory|register[237][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[237][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][3]~regout\);

-- Location: LCFF_X42_Y20_N21
\my_data_memory|register[230][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][3]~regout\);

-- Location: LCFF_X43_Y17_N7
\my_data_memory|register[227][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[227][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][3]~regout\);

-- Location: LCFF_X42_Y20_N31
\my_data_memory|register[226][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][3]~regout\);

-- Location: LCCOMB_X42_Y20_N30
\MuxResSrc|out_mux[3]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~363_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[227][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[226][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[227][3]~regout\,
	datac => \my_data_memory|register[226][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~363_combout\);

-- Location: LCFF_X43_Y17_N9
\my_data_memory|register[231][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[231][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][3]~regout\);

-- Location: LCCOMB_X42_Y20_N20
\MuxResSrc|out_mux[3]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~364_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~363_combout\ & (\my_data_memory|register[231][3]~regout\)) # (!\MuxResSrc|out_mux[3]~363_combout\ & ((\my_data_memory|register[230][3]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[231][3]~regout\,
	datac => \my_data_memory|register[230][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~363_combout\,
	combout => \MuxResSrc|out_mux[3]~364_combout\);

-- Location: LCFF_X46_Y20_N9
\my_data_memory|register[211][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[211][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][3]~regout\);

-- Location: LCFF_X44_Y24_N11
\my_data_memory|register[214][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[214][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][3]~regout\);

-- Location: LCFF_X40_Y19_N19
\my_data_memory|register[210][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][3]~regout\);

-- Location: LCCOMB_X40_Y19_N18
\MuxResSrc|out_mux[3]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~365_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[214][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[210][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[214][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[210][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~365_combout\);

-- Location: LCFF_X40_Y19_N9
\my_data_memory|register[215][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][3]~regout\);

-- Location: LCCOMB_X40_Y19_N8
\MuxResSrc|out_mux[3]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~366_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~365_combout\ & ((\my_data_memory|register[215][3]~regout\))) # (!\MuxResSrc|out_mux[3]~365_combout\ & (\my_data_memory|register[211][3]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[211][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[215][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~365_combout\,
	combout => \MuxResSrc|out_mux[3]~366_combout\);

-- Location: LCFF_X45_Y17_N29
\my_data_memory|register[198][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][3]~regout\);

-- Location: LCFF_X41_Y20_N29
\my_data_memory|register[195][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][3]~regout\);

-- Location: LCFF_X40_Y17_N29
\my_data_memory|register[194][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][3]~regout\);

-- Location: LCCOMB_X40_Y17_N28
\MuxResSrc|out_mux[3]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~367_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[195][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[194][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[195][3]~regout\,
	datac => \my_data_memory|register[194][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~367_combout\);

-- Location: LCFF_X40_Y17_N23
\my_data_memory|register[199][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][3]~regout\);

-- Location: LCCOMB_X40_Y17_N22
\MuxResSrc|out_mux[3]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~368_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~367_combout\ & ((\my_data_memory|register[199][3]~regout\))) # (!\MuxResSrc|out_mux[3]~367_combout\ & (\my_data_memory|register[198][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[198][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[199][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~367_combout\,
	combout => \MuxResSrc|out_mux[3]~368_combout\);

-- Location: LCCOMB_X41_Y18_N16
\MuxResSrc|out_mux[3]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~369_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[3]~366_combout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\MuxResSrc|out_mux[3]~368_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~366_combout\,
	datad => \MuxResSrc|out_mux[3]~368_combout\,
	combout => \MuxResSrc|out_mux[3]~369_combout\);

-- Location: LCFF_X41_Y20_N27
\my_data_memory|register[243][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][3]~regout\);

-- Location: LCFF_X41_Y21_N19
\my_data_memory|register[246][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[246][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][3]~regout\);

-- Location: LCFF_X41_Y21_N17
\my_data_memory|register[242][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][3]~regout\);

-- Location: LCCOMB_X41_Y21_N16
\MuxResSrc|out_mux[3]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~370_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[246][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[242][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[246][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[242][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~370_combout\);

-- Location: LCFF_X45_Y21_N27
\my_data_memory|register[247][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[247][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][3]~regout\);

-- Location: LCCOMB_X41_Y20_N26
\MuxResSrc|out_mux[3]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~371_combout\ = (\MuxResSrc|out_mux[3]~370_combout\ & (((\my_data_memory|register[247][3]~regout\)) # (!\myULA|Add0~39_combout\))) # (!\MuxResSrc|out_mux[3]~370_combout\ & (\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[243][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~370_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[243][3]~regout\,
	datad => \my_data_memory|register[247][3]~regout\,
	combout => \MuxResSrc|out_mux[3]~371_combout\);

-- Location: LCCOMB_X41_Y18_N6
\MuxResSrc|out_mux[3]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~372_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~369_combout\ & (\MuxResSrc|out_mux[3]~371_combout\)) # (!\MuxResSrc|out_mux[3]~369_combout\ & ((\MuxResSrc|out_mux[3]~364_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[3]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~371_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[3]~369_combout\,
	datad => \MuxResSrc|out_mux[3]~364_combout\,
	combout => \MuxResSrc|out_mux[3]~372_combout\);

-- Location: LCFF_X41_Y23_N9
\my_data_memory|register[209][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][3]~regout\);

-- Location: LCFF_X42_Y17_N1
\my_data_memory|register[212][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[212][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][3]~regout\);

-- Location: LCFF_X41_Y23_N23
\my_data_memory|register[208][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][3]~regout\);

-- Location: LCCOMB_X41_Y23_N22
\MuxResSrc|out_mux[3]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~373_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[212][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[208][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[212][3]~regout\,
	datac => \my_data_memory|register[208][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~373_combout\);

-- Location: LCFF_X40_Y25_N5
\my_data_memory|register[213][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[213][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][3]~regout\);

-- Location: LCCOMB_X41_Y23_N8
\MuxResSrc|out_mux[3]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~374_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~373_combout\ & (\my_data_memory|register[213][3]~regout\)) # (!\MuxResSrc|out_mux[3]~373_combout\ & ((\my_data_memory|register[209][3]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[213][3]~regout\,
	datac => \my_data_memory|register[209][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~373_combout\,
	combout => \MuxResSrc|out_mux[3]~374_combout\);

-- Location: LCFF_X42_Y18_N11
\my_data_memory|register[228][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[228][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][3]~regout\);

-- Location: LCFF_X43_Y21_N29
\my_data_memory|register[225][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[225][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][3]~regout\);

-- Location: LCFF_X40_Y21_N3
\my_data_memory|register[224][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][3]~regout\);

-- Location: LCCOMB_X40_Y21_N2
\MuxResSrc|out_mux[3]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~375_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[225][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[224][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[225][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[224][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~375_combout\);

-- Location: LCFF_X40_Y21_N1
\my_data_memory|register[229][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][3]~regout\);

-- Location: LCCOMB_X40_Y21_N0
\MuxResSrc|out_mux[3]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~376_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~375_combout\ & ((\my_data_memory|register[229][3]~regout\))) # (!\MuxResSrc|out_mux[3]~375_combout\ & (\my_data_memory|register[228][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[228][3]~regout\,
	datac => \my_data_memory|register[229][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~375_combout\,
	combout => \MuxResSrc|out_mux[3]~376_combout\);

-- Location: LCFF_X41_Y19_N17
\my_data_memory|register[196][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[196][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][3]~regout\);

-- Location: LCFF_X40_Y20_N3
\my_data_memory|register[193][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][3]~regout\);

-- Location: LCFF_X40_Y20_N17
\my_data_memory|register[192][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][3]~regout\);

-- Location: LCCOMB_X40_Y20_N16
\MuxResSrc|out_mux[3]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~377_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[193][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[192][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[193][3]~regout\,
	datac => \my_data_memory|register[192][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~377_combout\);

-- Location: LCFF_X41_Y19_N23
\my_data_memory|register[197][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[197][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][3]~regout\);

-- Location: LCCOMB_X41_Y18_N8
\MuxResSrc|out_mux[3]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~378_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~377_combout\ & ((\my_data_memory|register[197][3]~regout\))) # (!\MuxResSrc|out_mux[3]~377_combout\ & (\my_data_memory|register[196][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[196][3]~regout\,
	datab => \my_data_memory|register[197][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[3]~377_combout\,
	combout => \MuxResSrc|out_mux[3]~378_combout\);

-- Location: LCCOMB_X41_Y18_N18
\MuxResSrc|out_mux[3]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~379_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[3]~376_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[3]~378_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~378_combout\,
	datad => \MuxResSrc|out_mux[3]~376_combout\,
	combout => \MuxResSrc|out_mux[3]~379_combout\);

-- Location: LCFF_X41_Y26_N9
\my_data_memory|register[241][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][3]~regout\);

-- Location: LCFF_X41_Y24_N27
\my_data_memory|register[244][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][3]~regout\);

-- Location: LCFF_X41_Y26_N7
\my_data_memory|register[240][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][3]~regout\);

-- Location: LCCOMB_X41_Y26_N6
\MuxResSrc|out_mux[3]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~380_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[244][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[240][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[244][3]~regout\,
	datac => \my_data_memory|register[240][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~380_combout\);

-- Location: LCFF_X42_Y26_N21
\my_data_memory|register[245][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[245][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][3]~regout\);

-- Location: LCCOMB_X41_Y26_N8
\MuxResSrc|out_mux[3]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~381_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~380_combout\ & (\my_data_memory|register[245][3]~regout\)) # (!\MuxResSrc|out_mux[3]~380_combout\ & ((\my_data_memory|register[241][3]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[245][3]~regout\,
	datac => \my_data_memory|register[241][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~380_combout\,
	combout => \MuxResSrc|out_mux[3]~381_combout\);

-- Location: LCCOMB_X41_Y18_N24
\MuxResSrc|out_mux[3]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~382_combout\ = (\MuxResSrc|out_mux[3]~379_combout\ & (((\MuxResSrc|out_mux[3]~381_combout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[3]~379_combout\ & (\MuxResSrc|out_mux[3]~374_combout\ & (\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~374_combout\,
	datab => \MuxResSrc|out_mux[3]~379_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[3]~381_combout\,
	combout => \MuxResSrc|out_mux[3]~382_combout\);

-- Location: LCCOMB_X41_Y18_N10
\MuxResSrc|out_mux[3]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~383_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[3]~372_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[3]~382_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[3]~382_combout\,
	datad => \MuxResSrc|out_mux[3]~372_combout\,
	combout => \MuxResSrc|out_mux[3]~383_combout\);

-- Location: LCFF_X43_Y19_N27
\my_data_memory|register[250][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][3]~regout\);

-- Location: LCFF_X45_Y22_N21
\my_data_memory|register[219][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][3]~regout\);

-- Location: LCFF_X42_Y21_N21
\my_data_memory|register[218][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[218][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][3]~regout\);

-- Location: LCCOMB_X45_Y18_N0
\MuxResSrc|out_mux[3]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~384_combout\ = (\myULA|Add0~39_combout\ & (((\my_data_memory|register[219][3]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (\my_data_memory|register[218][3]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[218][3]~regout\,
	datab => \my_data_memory|register[219][3]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~384_combout\);

-- Location: LCFF_X46_Y18_N5
\my_data_memory|register[251][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][3]~regout\);

-- Location: LCCOMB_X45_Y18_N10
\MuxResSrc|out_mux[3]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~385_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~384_combout\ & (\my_data_memory|register[251][3]~regout\)) # (!\MuxResSrc|out_mux[3]~384_combout\ & ((\my_data_memory|register[250][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[251][3]~regout\,
	datab => \my_data_memory|register[250][3]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[3]~384_combout\,
	combout => \MuxResSrc|out_mux[3]~385_combout\);

-- Location: LCFF_X36_Y17_N21
\my_data_memory|register[239][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][3]~regout\);

-- Location: LCFF_X45_Y19_N3
\my_data_memory|register[235][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][3]~regout\);

-- Location: LCFF_X44_Y19_N21
\my_data_memory|register[223][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[223][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][3]~regout\);

-- Location: LCFF_X28_Y18_N15
\my_data_memory|register[147][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[147][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][3]~regout\);

-- Location: LCFF_X31_Y17_N17
\my_data_memory|register[153][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][3]~regout\);

-- Location: LCFF_X28_Y18_N5
\my_data_memory|register[145][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[145][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][3]~regout\);

-- Location: LCCOMB_X27_Y18_N28
\MuxResSrc|out_mux[3]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~395_combout\ = (\myULA|Add0~33_combout\ & (((\my_data_memory|register[153][3]~regout\) # (\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (\my_data_memory|register[145][3]~regout\ & ((!\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[145][3]~regout\,
	datab => \my_data_memory|register[153][3]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[3]~395_combout\);

-- Location: LCFF_X27_Y18_N15
\my_data_memory|register[155][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][3]~regout\);

-- Location: LCCOMB_X27_Y18_N14
\MuxResSrc|out_mux[3]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~396_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~395_combout\ & ((\my_data_memory|register[155][3]~regout\))) # (!\MuxResSrc|out_mux[3]~395_combout\ & (\my_data_memory|register[147][3]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[147][3]~regout\,
	datac => \my_data_memory|register[155][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~395_combout\,
	combout => \MuxResSrc|out_mux[3]~396_combout\);

-- Location: LCFF_X40_Y14_N3
\my_data_memory|register[169][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][3]~regout\);

-- Location: LCFF_X29_Y14_N25
\my_data_memory|register[163][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][3]~regout\);

-- Location: LCFF_X34_Y14_N29
\my_data_memory|register[161][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][3]~regout\);

-- Location: LCCOMB_X34_Y14_N28
\MuxResSrc|out_mux[3]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~397_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[163][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[161][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[163][3]~regout\,
	datac => \my_data_memory|register[161][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~397_combout\);

-- Location: LCFF_X34_Y14_N7
\my_data_memory|register[171][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][3]~regout\);

-- Location: LCCOMB_X34_Y14_N6
\MuxResSrc|out_mux[3]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~398_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~397_combout\ & ((\my_data_memory|register[171][3]~regout\))) # (!\MuxResSrc|out_mux[3]~397_combout\ & (\my_data_memory|register[169][3]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[169][3]~regout\,
	datac => \my_data_memory|register[171][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~397_combout\,
	combout => \MuxResSrc|out_mux[3]~398_combout\);

-- Location: LCFF_X31_Y17_N23
\my_data_memory|register[137][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][3]~regout\);

-- Location: LCFF_X30_Y26_N27
\my_data_memory|register[131][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][3]~regout\);

-- Location: LCFF_X31_Y19_N29
\my_data_memory|register[129][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][3]~regout\);

-- Location: LCCOMB_X31_Y19_N28
\MuxResSrc|out_mux[3]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~399_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[131][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[129][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[131][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[129][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~399_combout\);

-- Location: LCFF_X27_Y19_N21
\my_data_memory|register[139][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[139][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][3]~regout\);

-- Location: LCCOMB_X31_Y17_N22
\MuxResSrc|out_mux[3]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~400_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~399_combout\ & (\my_data_memory|register[139][3]~regout\)) # (!\MuxResSrc|out_mux[3]~399_combout\ & ((\my_data_memory|register[137][3]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[139][3]~regout\,
	datac => \my_data_memory|register[137][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~399_combout\,
	combout => \MuxResSrc|out_mux[3]~400_combout\);

-- Location: LCCOMB_X29_Y18_N2
\MuxResSrc|out_mux[3]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~401_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~398_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[3]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[3]~400_combout\,
	datad => \MuxResSrc|out_mux[3]~398_combout\,
	combout => \MuxResSrc|out_mux[3]~401_combout\);

-- Location: LCFF_X29_Y17_N21
\my_data_memory|register[179][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[179][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][3]~regout\);

-- Location: LCFF_X40_Y22_N5
\my_data_memory|register[185][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][3]~regout\);

-- Location: LCFF_X31_Y19_N11
\my_data_memory|register[177][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][3]~regout\);

-- Location: LCCOMB_X31_Y19_N10
\MuxResSrc|out_mux[3]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~402_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[185][3]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[177][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[185][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[177][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~402_combout\);

-- Location: LCFF_X27_Y19_N31
\my_data_memory|register[187][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][3]~regout\);

-- Location: LCCOMB_X27_Y19_N30
\MuxResSrc|out_mux[3]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~403_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~402_combout\ & ((\my_data_memory|register[187][3]~regout\))) # (!\MuxResSrc|out_mux[3]~402_combout\ & (\my_data_memory|register[179][3]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[179][3]~regout\,
	datac => \my_data_memory|register[187][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~402_combout\,
	combout => \MuxResSrc|out_mux[3]~403_combout\);

-- Location: LCCOMB_X28_Y18_N30
\MuxResSrc|out_mux[3]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~404_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~401_combout\ & ((\MuxResSrc|out_mux[3]~403_combout\))) # (!\MuxResSrc|out_mux[3]~401_combout\ & (\MuxResSrc|out_mux[3]~396_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[3]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~396_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~403_combout\,
	datad => \MuxResSrc|out_mux[3]~401_combout\,
	combout => \MuxResSrc|out_mux[3]~404_combout\);

-- Location: LCFF_X31_Y13_N21
\my_data_memory|register[140][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][3]~regout\);

-- Location: LCFF_X27_Y17_N9
\my_data_memory|register[188][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[188][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][3]~regout\);

-- Location: LCFF_X27_Y16_N29
\my_data_memory|register[166][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[166][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][3]~regout\);

-- Location: LCFF_X29_Y15_N1
\my_data_memory|register[182][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[182][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][3]~regout\);

-- Location: LCFF_X29_Y13_N1
\my_data_memory|register[164][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][3]~regout\);

-- Location: LCFF_X32_Y17_N1
\my_data_memory|register[148][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[148][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][3]~regout\);

-- Location: LCFF_X29_Y15_N19
\my_data_memory|register[158][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[158][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][3]~regout\);

-- Location: LCFF_X32_Y14_N5
\my_data_memory|register[174][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[174][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][3]~regout\);

-- Location: LCFF_X33_Y15_N3
\my_data_memory|register[142][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][3]~regout\);

-- Location: LCCOMB_X33_Y15_N2
\MuxResSrc|out_mux[3]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~412_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[174][3]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[142][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[174][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[142][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~412_combout\);

-- Location: LCFF_X33_Y15_N5
\my_data_memory|register[190][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][3]~regout\);

-- Location: LCCOMB_X33_Y15_N4
\MuxResSrc|out_mux[3]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~413_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~412_combout\ & ((\my_data_memory|register[190][3]~regout\))) # (!\MuxResSrc|out_mux[3]~412_combout\ & (\my_data_memory|register[158][3]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[3]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[158][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[190][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~412_combout\,
	combout => \MuxResSrc|out_mux[3]~413_combout\);

-- Location: LCFF_X32_Y13_N21
\my_data_memory|register[168][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][3]~regout\);

-- Location: LCFF_X27_Y16_N3
\my_data_memory|register[162][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[162][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][3]~regout\);

-- Location: LCFF_X27_Y20_N5
\my_data_memory|register[130][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][3]~regout\);

-- Location: LCFF_X36_Y20_N5
\my_data_memory|register[136][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][3]~regout\);

-- Location: LCFF_X29_Y16_N21
\my_data_memory|register[178][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][3]~regout\);

-- Location: LCFF_X32_Y16_N13
\my_data_memory|register[184][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[184][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][3]~regout\);

-- Location: LCFF_X31_Y16_N27
\my_data_memory|register[176][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][3]~regout\);

-- Location: LCCOMB_X30_Y18_N20
\MuxResSrc|out_mux[3]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~422_combout\ = (\myULA|Add0~33_combout\ & (((\my_data_memory|register[184][3]~regout\) # (\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (\my_data_memory|register[176][3]~regout\ & ((!\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[176][3]~regout\,
	datab => \my_data_memory|register[184][3]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[3]~422_combout\);

-- Location: LCFF_X29_Y16_N31
\my_data_memory|register[186][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][3]~regout\);

-- Location: LCCOMB_X29_Y18_N16
\MuxResSrc|out_mux[3]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~423_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~422_combout\ & (\my_data_memory|register[186][3]~regout\)) # (!\MuxResSrc|out_mux[3]~422_combout\ & ((\my_data_memory|register[178][3]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[186][3]~regout\,
	datab => \my_data_memory|register[178][3]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[3]~422_combout\,
	combout => \MuxResSrc|out_mux[3]~423_combout\);

-- Location: LCFF_X30_Y15_N25
\my_data_memory|register[167][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[167][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][3]~regout\);

-- Location: LCFF_X27_Y15_N1
\my_data_memory|register[165][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][3]~regout\);

-- Location: LCFF_X31_Y14_N15
\my_data_memory|register[157][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[157][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][3]~regout\);

-- Location: LCFF_X31_Y13_N11
\my_data_memory|register[141][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][3]~regout\);

-- Location: LCFF_X29_Y17_N19
\my_data_memory|register[183][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[183][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][3]~regout\);

-- Location: LCFF_X30_Y13_N13
\my_data_memory|register[191][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][3]~regout\);

-- Location: LCFF_X36_Y15_N13
\my_data_memory|register[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[38][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][3]~regout\);

-- Location: LCFF_X37_Y13_N17
\my_data_memory|register[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[43][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][3]~regout\);

-- Location: LCFF_X37_Y15_N7
\my_data_memory|register[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][3]~regout\);

-- Location: LCFF_X38_Y13_N23
\my_data_memory|register[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][3]~regout\);

-- Location: LCFF_X36_Y13_N21
\my_data_memory|register[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[45][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][3]~regout\);

-- Location: LCFF_X34_Y13_N15
\my_data_memory|register[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][3]~regout\);

-- Location: LCCOMB_X34_Y13_N14
\MuxResSrc|out_mux[3]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~445_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[45][3]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[37][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[45][3]~regout\,
	datac => \my_data_memory|register[37][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~445_combout\);

-- Location: LCFF_X38_Y13_N9
\my_data_memory|register[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][3]~regout\);

-- Location: LCCOMB_X34_Y13_N8
\MuxResSrc|out_mux[3]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~446_combout\ = (\MuxResSrc|out_mux[3]~445_combout\ & ((\my_data_memory|register[47][3]~regout\) # ((!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[3]~445_combout\ & (((\my_data_memory|register[39][3]~regout\ & 
-- \myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[47][3]~regout\,
	datab => \my_data_memory|register[39][3]~regout\,
	datac => \MuxResSrc|out_mux[3]~445_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[3]~446_combout\);

-- Location: LCFF_X42_Y15_N25
\my_data_memory|register[57][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[57][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][3]~regout\);

-- Location: LCFF_X41_Y14_N25
\my_data_memory|register[60][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[60][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][3]~regout\);

-- Location: LCFF_X38_Y16_N23
\my_data_memory|register[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[48][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][3]~regout\);

-- Location: LCFF_X37_Y16_N3
\my_data_memory|register[53][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][3]~regout\);

-- Location: LCFF_X42_Y16_N29
\my_data_memory|register[62][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][3]~regout\);

-- Location: LCFF_X41_Y16_N7
\my_data_memory|register[59][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][3]~regout\);

-- Location: LCFF_X41_Y15_N21
\my_data_memory|register[58][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][3]~regout\);

-- Location: LCCOMB_X41_Y15_N2
\MuxResSrc|out_mux[3]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~456_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[59][3]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[58][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[58][3]~regout\,
	datab => \my_data_memory|register[59][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~456_combout\);

-- Location: LCFF_X40_Y15_N15
\my_data_memory|register[63][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[63][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][3]~regout\);

-- Location: LCCOMB_X41_Y15_N4
\MuxResSrc|out_mux[3]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~457_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~456_combout\ & (\my_data_memory|register[63][3]~regout\)) # (!\MuxResSrc|out_mux[3]~456_combout\ & ((\my_data_memory|register[62][3]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[63][3]~regout\,
	datab => \my_data_memory|register[62][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[3]~456_combout\,
	combout => \MuxResSrc|out_mux[3]~457_combout\);

-- Location: LCFF_X37_Y25_N21
\my_data_memory|register[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][3]~regout\);

-- Location: LCFF_X36_Y25_N13
\my_data_memory|register[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][3]~regout\);

-- Location: LCFF_X36_Y25_N27
\my_data_memory|register[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][3]~regout\);

-- Location: LCCOMB_X36_Y25_N26
\MuxResSrc|out_mux[3]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~459_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\ & (\my_data_memory|register[10][3]~regout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\my_data_memory|register[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[10][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[8][3]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[3]~459_combout\);

-- Location: LCFF_X37_Y25_N15
\my_data_memory|register[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][3]~regout\);

-- Location: LCCOMB_X37_Y25_N14
\MuxResSrc|out_mux[3]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~460_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~459_combout\ & ((\my_data_memory|register[11][3]~regout\))) # (!\MuxResSrc|out_mux[3]~459_combout\ & (\my_data_memory|register[9][3]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[9][3]~regout\,
	datac => \my_data_memory|register[11][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~459_combout\,
	combout => \MuxResSrc|out_mux[3]~460_combout\);

-- Location: LCFF_X36_Y27_N17
\my_data_memory|register[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][3]~regout\);

-- Location: LCFF_X38_Y24_N1
\my_data_memory|register[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[28][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][3]~regout\);

-- Location: LCFF_X43_Y26_N5
\my_data_memory|register[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][3]~regout\);

-- Location: LCFF_X27_Y23_N5
\my_data_memory|register[121][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][3]~regout\);

-- Location: LCFF_X38_Y22_N31
\my_data_memory|register[93][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][3]~regout\);

-- Location: LCFF_X31_Y26_N21
\my_data_memory|register[125][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[125][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][3]~regout\);

-- Location: LCFF_X30_Y21_N19
\my_data_memory|register[98][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][3]~regout\);

-- Location: LCFF_X28_Y22_N21
\my_data_memory|register[83][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][3]~regout\);

-- Location: LCFF_X30_Y25_N5
\my_data_memory|register[115][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][3]~regout\);

-- Location: LCFF_X37_Y20_N13
\my_data_memory|register[97][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][3]~regout\);

-- Location: LCFF_X28_Y20_N29
\my_data_memory|register[84][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[84][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][3]~regout\);

-- Location: LCFF_X28_Y20_N15
\my_data_memory|register[68][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[68][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][3]~regout\);

-- Location: LCFF_X32_Y22_N25
\my_data_memory|register[69][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][3]~regout\);

-- Location: LCFF_X27_Y22_N15
\my_data_memory|register[117][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][3]~regout\);

-- Location: LCFF_X32_Y25_N11
\my_data_memory|register[94][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][3]~regout\);

-- Location: LCFF_X28_Y23_N13
\my_data_memory|register[91][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][3]~regout\);

-- Location: LCFF_X32_Y27_N21
\my_data_memory|register[90][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][3]~regout\);

-- Location: LCCOMB_X32_Y25_N12
\MuxResSrc|out_mux[3]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~511_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[91][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[90][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[91][3]~regout\,
	datab => \my_data_memory|register[90][3]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~511_combout\);

-- Location: LCFF_X33_Y26_N13
\my_data_memory|register[95][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[95][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][3]~regout\);

-- Location: LCCOMB_X32_Y25_N10
\MuxResSrc|out_mux[3]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~512_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~511_combout\ & (\my_data_memory|register[95][3]~regout\)) # (!\MuxResSrc|out_mux[3]~511_combout\ & ((\my_data_memory|register[94][3]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[95][3]~regout\,
	datac => \my_data_memory|register[94][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~511_combout\,
	combout => \MuxResSrc|out_mux[3]~512_combout\);

-- Location: LCFF_X29_Y22_N7
\my_data_memory|register[110][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[110][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][3]~regout\);

-- Location: LCFF_X38_Y25_N5
\my_data_memory|register[107][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[107][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][3]~regout\);

-- Location: LCFF_X30_Y21_N9
\my_data_memory|register[106][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][3]~regout\);

-- Location: LCCOMB_X30_Y21_N8
\MuxResSrc|out_mux[3]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~513_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[107][3]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[106][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[107][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[106][3]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~513_combout\);

-- Location: LCFF_X29_Y22_N25
\my_data_memory|register[111][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][3]~regout\);

-- Location: LCCOMB_X29_Y22_N24
\MuxResSrc|out_mux[3]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~514_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~513_combout\ & ((\my_data_memory|register[111][3]~regout\))) # (!\MuxResSrc|out_mux[3]~513_combout\ & (\my_data_memory|register[110][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[110][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[111][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~513_combout\,
	combout => \MuxResSrc|out_mux[3]~514_combout\);

-- Location: LCFF_X32_Y25_N19
\my_data_memory|register[78][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][3]~regout\);

-- Location: LCFF_X31_Y21_N31
\my_data_memory|register[75][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][3]~regout\);

-- Location: LCFF_X31_Y24_N31
\my_data_memory|register[74][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][3]~regout\);

-- Location: LCCOMB_X31_Y24_N30
\MuxResSrc|out_mux[3]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~515_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[75][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[74][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[75][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[74][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~515_combout\);

-- Location: LCFF_X27_Y26_N27
\my_data_memory|register[79][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[79][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][3]~regout\);

-- Location: LCCOMB_X32_Y25_N18
\MuxResSrc|out_mux[3]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~516_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~515_combout\ & (\my_data_memory|register[79][3]~regout\)) # (!\MuxResSrc|out_mux[3]~515_combout\ & ((\my_data_memory|register[78][3]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[79][3]~regout\,
	datac => \my_data_memory|register[78][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~515_combout\,
	combout => \MuxResSrc|out_mux[3]~516_combout\);

-- Location: LCCOMB_X32_Y25_N0
\MuxResSrc|out_mux[3]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~517_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\) # (\MuxResSrc|out_mux[3]~514_combout\)))) # (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[3]~516_combout\ & (!\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[3]~516_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[3]~514_combout\,
	combout => \MuxResSrc|out_mux[3]~517_combout\);

-- Location: LCFF_X30_Y25_N27
\my_data_memory|register[123][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][3]~regout\);

-- Location: LCFF_X27_Y21_N29
\my_data_memory|register[126][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][3]~regout\);

-- Location: LCFF_X31_Y22_N17
\my_data_memory|register[122][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][3]~regout\);

-- Location: LCCOMB_X31_Y22_N16
\MuxResSrc|out_mux[3]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~518_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[126][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[122][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[126][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[122][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~518_combout\);

-- Location: LCFF_X27_Y22_N25
\my_data_memory|register[127][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][3]~regout\);

-- Location: LCCOMB_X30_Y25_N26
\MuxResSrc|out_mux[3]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~519_combout\ = (\MuxResSrc|out_mux[3]~518_combout\ & ((\my_data_memory|register[127][3]~regout\) # ((!\myULA|Add0~39_combout\)))) # (!\MuxResSrc|out_mux[3]~518_combout\ & (((\my_data_memory|register[123][3]~regout\ & 
-- \myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~518_combout\,
	datab => \my_data_memory|register[127][3]~regout\,
	datac => \my_data_memory|register[123][3]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~519_combout\);

-- Location: LCCOMB_X32_Y25_N22
\MuxResSrc|out_mux[3]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~520_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~517_combout\ & ((\MuxResSrc|out_mux[3]~519_combout\))) # (!\MuxResSrc|out_mux[3]~517_combout\ & (\MuxResSrc|out_mux[3]~512_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[3]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~512_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~519_combout\,
	datad => \MuxResSrc|out_mux[3]~517_combout\,
	combout => \MuxResSrc|out_mux[3]~520_combout\);

-- Location: LCFF_X28_Y18_N21
\my_data_memory|register[147][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][2]~regout\);

-- Location: LCFF_X28_Y16_N31
\my_data_memory|register[150][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][2]~regout\);

-- Location: LCFF_X28_Y17_N1
\my_data_memory|register[146][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][2]~regout\);

-- Location: LCCOMB_X28_Y17_N0
\MuxResSrc|out_mux[2]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~526_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[150][2]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[146][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[150][2]~regout\,
	datac => \my_data_memory|register[146][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~526_combout\);

-- Location: LCFF_X28_Y17_N3
\my_data_memory|register[151][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][2]~regout\);

-- Location: LCCOMB_X28_Y18_N20
\MuxResSrc|out_mux[2]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~527_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~526_combout\ & (\my_data_memory|register[151][2]~regout\)) # (!\MuxResSrc|out_mux[2]~526_combout\ & ((\my_data_memory|register[147][2]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[2]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[151][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[147][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~526_combout\,
	combout => \MuxResSrc|out_mux[2]~527_combout\);

-- Location: LCFF_X27_Y16_N5
\my_data_memory|register[166][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][2]~regout\);

-- Location: LCFF_X27_Y16_N31
\my_data_memory|register[162][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][2]~regout\);

-- Location: LCFF_X29_Y17_N7
\my_data_memory|register[183][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[183][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][2]~regout\);

-- Location: LCFF_X31_Y17_N13
\my_data_memory|register[153][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[153][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][2]~regout\);

-- Location: LCFF_X32_Y15_N17
\my_data_memory|register[156][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][2]~regout\);

-- Location: LCFF_X32_Y15_N7
\my_data_memory|register[152][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][2]~regout\);

-- Location: LCCOMB_X32_Y15_N6
\MuxResSrc|out_mux[2]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~536_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[156][2]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[152][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[156][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[152][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~536_combout\);

-- Location: LCFF_X31_Y14_N23
\my_data_memory|register[157][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[157][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][2]~regout\);

-- Location: LCCOMB_X31_Y18_N24
\MuxResSrc|out_mux[2]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~537_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~536_combout\ & (\my_data_memory|register[157][2]~regout\)) # (!\MuxResSrc|out_mux[2]~536_combout\ & ((\my_data_memory|register[153][2]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[2]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[157][2]~regout\,
	datab => \my_data_memory|register[153][2]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[2]~536_combout\,
	combout => \MuxResSrc|out_mux[2]~537_combout\);

-- Location: LCFF_X40_Y14_N19
\my_data_memory|register[169][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[169][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][2]~regout\);

-- Location: LCFF_X30_Y16_N29
\my_data_memory|register[173][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][2]~regout\);

-- Location: LCFF_X31_Y13_N9
\my_data_memory|register[140][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[140][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][2]~regout\);

-- Location: LCFF_X28_Y18_N7
\my_data_memory|register[145][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][2]~regout\);

-- Location: LCFF_X32_Y17_N15
\my_data_memory|register[148][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][2]~regout\);

-- Location: LCFF_X35_Y20_N13
\my_data_memory|register[129][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][2]~regout\);

-- Location: LCFF_X31_Y19_N1
\my_data_memory|register[177][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][2]~regout\);

-- Location: LCFF_X31_Y16_N13
\my_data_memory|register[180][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[180][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][2]~regout\);

-- Location: LCFF_X29_Y15_N27
\my_data_memory|register[158][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][2]~regout\);

-- Location: LCFF_X33_Y15_N23
\my_data_memory|register[190][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[190][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][2]~regout\);

-- Location: LCFF_X27_Y18_N17
\my_data_memory|register[155][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][2]~regout\);

-- Location: LCFF_X34_Y14_N15
\my_data_memory|register[171][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][2]~regout\);

-- Location: LCFF_X28_Y19_N31
\my_data_memory|register[154][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][2]~regout\);

-- Location: LCFF_X28_Y15_N1
\my_data_memory|register[175][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][2]~regout\);

-- Location: LCFF_X29_Y23_N9
\my_data_memory|register[116][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][2]~regout\);

-- Location: LCFF_X30_Y24_N13
\my_data_memory|register[108][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][2]~regout\);

-- Location: LCFF_X30_Y20_N25
\my_data_memory|register[100][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][2]~regout\);

-- Location: LCCOMB_X30_Y20_N24
\MuxResSrc|out_mux[2]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~568_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[108][2]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[100][2]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[108][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[100][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~568_combout\);

-- Location: LCFF_X30_Y23_N19
\my_data_memory|register[124][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[124][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][2]~regout\);

-- Location: LCCOMB_X29_Y23_N8
\MuxResSrc|out_mux[2]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~569_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~568_combout\ & (\my_data_memory|register[124][2]~regout\)) # (!\MuxResSrc|out_mux[2]~568_combout\ & ((\my_data_memory|register[116][2]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[124][2]~regout\,
	datac => \my_data_memory|register[116][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~568_combout\,
	combout => \MuxResSrc|out_mux[2]~569_combout\);

-- Location: LCFF_X41_Y25_N21
\my_data_memory|register[86][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[86][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][2]~regout\);

-- Location: LCFF_X32_Y25_N5
\my_data_memory|register[78][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][2]~regout\);

-- Location: LCFF_X31_Y20_N7
\my_data_memory|register[70][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][2]~regout\);

-- Location: LCCOMB_X31_Y20_N6
\MuxResSrc|out_mux[2]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~570_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[78][2]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[70][2]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[78][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[70][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~570_combout\);

-- Location: LCFF_X28_Y21_N23
\my_data_memory|register[94][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][2]~regout\);

-- Location: LCCOMB_X28_Y21_N22
\MuxResSrc|out_mux[2]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~571_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~570_combout\ & ((\my_data_memory|register[94][2]~regout\))) # (!\MuxResSrc|out_mux[2]~570_combout\ & (\my_data_memory|register[86][2]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[86][2]~regout\,
	datac => \my_data_memory|register[94][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~570_combout\,
	combout => \MuxResSrc|out_mux[2]~571_combout\);

-- Location: LCFF_X28_Y20_N21
\my_data_memory|register[84][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][2]~regout\);

-- Location: LCFF_X33_Y23_N17
\my_data_memory|register[76][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][2]~regout\);

-- Location: LCFF_X28_Y20_N7
\my_data_memory|register[68][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][2]~regout\);

-- Location: LCCOMB_X28_Y20_N6
\MuxResSrc|out_mux[2]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~572_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[76][2]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[68][2]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[76][2]~regout\,
	datac => \my_data_memory|register[68][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~572_combout\);

-- Location: LCFF_X28_Y21_N9
\my_data_memory|register[92][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][2]~regout\);

-- Location: LCCOMB_X28_Y21_N8
\MuxResSrc|out_mux[2]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~573_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~572_combout\ & ((\my_data_memory|register[92][2]~regout\))) # (!\MuxResSrc|out_mux[2]~572_combout\ & (\my_data_memory|register[84][2]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[84][2]~regout\,
	datac => \my_data_memory|register[92][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~572_combout\,
	combout => \MuxResSrc|out_mux[2]~573_combout\);

-- Location: LCCOMB_X28_Y21_N14
\MuxResSrc|out_mux[2]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~574_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~571_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[2]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[2]~573_combout\,
	datad => \MuxResSrc|out_mux[2]~571_combout\,
	combout => \MuxResSrc|out_mux[2]~574_combout\);

-- Location: LCFF_X27_Y21_N23
\my_data_memory|register[118][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][2]~regout\);

-- Location: LCFF_X29_Y21_N15
\my_data_memory|register[110][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[110][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][2]~regout\);

-- Location: LCFF_X29_Y21_N5
\my_data_memory|register[102][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[102][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][2]~regout\);

-- Location: LCCOMB_X28_Y21_N28
\MuxResSrc|out_mux[2]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~575_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~33_combout\ & ((\my_data_memory|register[110][2]~regout\))) # (!\myULA|Add0~33_combout\ & 
-- (\my_data_memory|register[102][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[102][2]~regout\,
	datab => \my_data_memory|register[110][2]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~575_combout\);

-- Location: LCFF_X27_Y21_N13
\my_data_memory|register[126][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][2]~regout\);

-- Location: LCCOMB_X28_Y21_N2
\MuxResSrc|out_mux[2]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~576_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~575_combout\ & (\my_data_memory|register[126][2]~regout\)) # (!\MuxResSrc|out_mux[2]~575_combout\ & ((\my_data_memory|register[118][2]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[126][2]~regout\,
	datab => \my_data_memory|register[118][2]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[2]~575_combout\,
	combout => \MuxResSrc|out_mux[2]~576_combout\);

-- Location: LCCOMB_X28_Y21_N4
\MuxResSrc|out_mux[2]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~577_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~574_combout\ & (\MuxResSrc|out_mux[2]~576_combout\)) # (!\MuxResSrc|out_mux[2]~574_combout\ & ((\MuxResSrc|out_mux[2]~569_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[2]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[2]~576_combout\,
	datac => \MuxResSrc|out_mux[2]~574_combout\,
	datad => \MuxResSrc|out_mux[2]~569_combout\,
	combout => \MuxResSrc|out_mux[2]~577_combout\);

-- Location: LCFF_X28_Y22_N25
\my_data_memory|register[83][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[83][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][2]~regout\);

-- Location: LCFF_X38_Y25_N11
\my_data_memory|register[107][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[107][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][2]~regout\);

-- Location: LCFF_X27_Y23_N9
\my_data_memory|register[73][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][2]~regout\);

-- Location: LCFF_X32_Y22_N7
\my_data_memory|register[65][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][2]~regout\);

-- Location: LCFF_X30_Y25_N17
\my_data_memory|register[115][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][2]~regout\);

-- Location: LCFF_X28_Y22_N7
\my_data_memory|register[82][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[82][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][2]~regout\);

-- Location: LCFF_X30_Y21_N13
\my_data_memory|register[106][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[106][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][2]~regout\);

-- Location: LCFF_X38_Y23_N1
\my_data_memory|register[72][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[72][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][2]~regout\);

-- Location: LCFF_X30_Y22_N21
\my_data_memory|register[114][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][2]~regout\);

-- Location: LCFF_X30_Y23_N9
\my_data_memory|register[120][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[120][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][2]~regout\);

-- Location: LCFF_X30_Y22_N31
\my_data_memory|register[119][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][2]~regout\);

-- Location: LCFF_X32_Y26_N3
\my_data_memory|register[109][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][2]~regout\);

-- Location: LCFF_X27_Y26_N25
\my_data_memory|register[79][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][2]~regout\);

-- Location: LCFF_X33_Y24_N17
\my_data_memory|register[101][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][2]~regout\);

-- Location: LCFF_X31_Y26_N15
\my_data_memory|register[125][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[125][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][2]~regout\);

-- Location: LCFF_X33_Y26_N23
\my_data_memory|register[95][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[95][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][2]~regout\);

-- Location: LCFF_X38_Y22_N17
\my_data_memory|register[93][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][2]~regout\);

-- Location: LCCOMB_X38_Y22_N16
\MuxResSrc|out_mux[2]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~606_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[95][2]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[93][2]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[95][2]~regout\,
	datac => \my_data_memory|register[93][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~606_combout\);

-- Location: LCFF_X27_Y22_N5
\my_data_memory|register[127][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][2]~regout\);

-- Location: LCCOMB_X29_Y22_N20
\MuxResSrc|out_mux[2]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~607_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~606_combout\ & ((\my_data_memory|register[127][2]~regout\))) # (!\MuxResSrc|out_mux[2]~606_combout\ & (\my_data_memory|register[125][2]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[2]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[125][2]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[127][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~606_combout\,
	combout => \MuxResSrc|out_mux[2]~607_combout\);

-- Location: LCFF_X37_Y15_N19
\my_data_memory|register[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][2]~regout\);

-- Location: LCFF_X36_Y15_N3
\my_data_memory|register[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[38][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][2]~regout\);

-- Location: LCFF_X37_Y17_N3
\my_data_memory|register[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][2]~regout\);

-- Location: LCCOMB_X37_Y17_N2
\MuxResSrc|out_mux[2]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~610_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[38][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[34][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[38][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[34][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~610_combout\);

-- Location: LCFF_X36_Y14_N7
\my_data_memory|register[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][2]~regout\);

-- Location: LCCOMB_X36_Y14_N6
\MuxResSrc|out_mux[2]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~611_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~610_combout\ & ((\my_data_memory|register[46][2]~regout\))) # (!\MuxResSrc|out_mux[2]~610_combout\ & (\my_data_memory|register[42][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[42][2]~regout\,
	datac => \my_data_memory|register[46][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~610_combout\,
	combout => \MuxResSrc|out_mux[2]~611_combout\);

-- Location: LCFF_X36_Y13_N7
\my_data_memory|register[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][2]~regout\);

-- Location: LCFF_X37_Y14_N9
\my_data_memory|register[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][2]~regout\);

-- Location: LCFF_X35_Y15_N23
\my_data_memory|register[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][2]~regout\);

-- Location: LCFF_X38_Y13_N17
\my_data_memory|register[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][2]~regout\);

-- Location: LCFF_X36_Y16_N25
\my_data_memory|register[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[21][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][2]~regout\);

-- Location: LCFF_X34_Y23_N25
\my_data_memory|register[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][2]~regout\);

-- Location: LCFF_X36_Y27_N25
\my_data_memory|register[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][2]~regout\);

-- Location: LCFF_X43_Y26_N27
\my_data_memory|register[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[30][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][2]~regout\);

-- Location: LCFF_X35_Y24_N23
\my_data_memory|register[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][2]~regout\);

-- Location: LCFF_X38_Y26_N9
\my_data_memory|register[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][2]~regout\);

-- Location: LCFF_X38_Y25_N25
\my_data_memory|register[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[10][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][2]~regout\);

-- Location: LCFF_X37_Y25_N13
\my_data_memory|register[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][2]~regout\);

-- Location: LCFF_X36_Y25_N9
\my_data_memory|register[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][2]~regout\);

-- Location: LCCOMB_X36_Y25_N8
\MuxResSrc|out_mux[2]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~630_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[9][2]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[8][2]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[9][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[8][2]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[2]~630_combout\);

-- Location: LCFF_X37_Y25_N11
\my_data_memory|register[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][2]~regout\);

-- Location: LCCOMB_X37_Y25_N10
\MuxResSrc|out_mux[2]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~631_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~630_combout\ & ((\my_data_memory|register[11][2]~regout\))) # (!\MuxResSrc|out_mux[2]~630_combout\ & (\my_data_memory|register[10][2]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[10][2]~regout\,
	datac => \my_data_memory|register[11][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~630_combout\,
	combout => \MuxResSrc|out_mux[2]~631_combout\);

-- Location: LCFF_X35_Y28_N1
\my_data_memory|register[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][2]~regout\);

-- Location: LCFF_X33_Y16_N29
\my_data_memory|register[54][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][2]~regout\);

-- Location: LCFF_X40_Y16_N13
\my_data_memory|register[51][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[51][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][2]~regout\);

-- Location: LCFF_X38_Y15_N17
\my_data_memory|register[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[48][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][2]~regout\);

-- Location: LCFF_X38_Y15_N7
\my_data_memory|register[58][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[58][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][2]~regout\);

-- Location: LCFF_X37_Y16_N19
\my_data_memory|register[53][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[53][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][2]~regout\);

-- Location: LCFF_X40_Y15_N11
\my_data_memory|register[63][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][2]~regout\);

-- Location: LCFF_X45_Y21_N29
\my_data_memory|register[219][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][2]~regout\);

-- Location: LCFF_X43_Y21_N27
\my_data_memory|register[233][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[233][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][2]~regout\);

-- Location: LCFF_X43_Y17_N3
\my_data_memory|register[227][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[227][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][2]~regout\);

-- Location: LCFF_X43_Y21_N9
\my_data_memory|register[225][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[225][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][2]~regout\);

-- Location: LCCOMB_X43_Y18_N18
\MuxResSrc|out_mux[2]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~655_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\my_data_memory|register[227][2]~regout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\my_data_memory|register[225][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[227][2]~regout\,
	datac => \my_data_memory|register[225][2]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[2]~655_combout\);

-- Location: LCFF_X44_Y18_N15
\my_data_memory|register[235][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][2]~regout\);

-- Location: LCCOMB_X43_Y18_N4
\MuxResSrc|out_mux[2]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~656_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~655_combout\ & ((\my_data_memory|register[235][2]~regout\))) # (!\MuxResSrc|out_mux[2]~655_combout\ & (\my_data_memory|register[233][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[233][2]~regout\,
	datab => \my_data_memory|register[235][2]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[2]~655_combout\,
	combout => \MuxResSrc|out_mux[2]~656_combout\);

-- Location: LCFF_X43_Y22_N7
\my_data_memory|register[201][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][2]~regout\);

-- Location: LCFF_X41_Y20_N5
\my_data_memory|register[195][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][2]~regout\);

-- Location: LCFF_X43_Y24_N15
\my_data_memory|register[236][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[236][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][2]~regout\);

-- Location: LCFF_X42_Y19_N7
\my_data_memory|register[220][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[220][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][2]~regout\);

-- Location: LCFF_X42_Y21_N1
\my_data_memory|register[222][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[222][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][2]~regout\);

-- Location: LCFF_X45_Y17_N27
\my_data_memory|register[198][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][2]~regout\);

-- Location: LCFF_X44_Y21_N5
\my_data_memory|register[252][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[252][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][2]~regout\);

-- Location: LCFF_X42_Y22_N9
\my_data_memory|register[232][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[232][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][2]~regout\);

-- Location: LCFF_X42_Y20_N15
\my_data_memory|register[226][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][2]~regout\);

-- Location: LCFF_X45_Y17_N25
\my_data_memory|register[218][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[218][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][2]~regout\);

-- Location: LCFF_X40_Y17_N21
\my_data_memory|register[194][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][2]~regout\);

-- Location: LCFF_X42_Y23_N29
\my_data_memory|register[202][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][2]~regout\);

-- Location: LCFF_X41_Y22_N3
\my_data_memory|register[248][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][2]~regout\);

-- Location: LCFF_X41_Y24_N19
\my_data_memory|register[240][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][2]~regout\);

-- Location: LCCOMB_X43_Y20_N16
\MuxResSrc|out_mux[2]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~680_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[248][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[240][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[248][2]~regout\,
	datab => \my_data_memory|register[240][2]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~680_combout\);

-- Location: LCFF_X42_Y26_N29
\my_data_memory|register[245][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][2]~regout\);

-- Location: LCFF_X43_Y24_N5
\my_data_memory|register[237][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[237][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][2]~regout\);

-- Location: LCFF_X44_Y20_N7
\my_data_memory|register[207][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][2]~regout\);

-- Location: LCFF_X44_Y20_N17
\my_data_memory|register[199][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][2]~regout\);

-- Location: LCCOMB_X44_Y20_N16
\MuxResSrc|out_mux[2]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~686_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[207][2]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[199][2]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[207][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[199][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~686_combout\);

-- Location: LCFF_X40_Y25_N11
\my_data_memory|register[213][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[213][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][2]~regout\);

-- Location: LCFF_X43_Y22_N21
\my_data_memory|register[205][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][2]~regout\);

-- Location: LCFF_X36_Y17_N13
\my_data_memory|register[239][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[239][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][2]~regout\);

-- Location: LCFF_X27_Y19_N13
\my_data_memory|register[139][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[139][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][1]~regout\);

-- Location: LCFF_X34_Y14_N9
\my_data_memory|register[171][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][1]~regout\);

-- Location: LCFF_X30_Y26_N5
\my_data_memory|register[131][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[131][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][1]~regout\);

-- Location: LCFF_X30_Y18_N17
\my_data_memory|register[185][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][1]~regout\);

-- Location: LCFF_X27_Y18_N11
\my_data_memory|register[155][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][1]~regout\);

-- Location: LCFF_X30_Y18_N7
\my_data_memory|register[153][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][1]~regout\);

-- Location: LCCOMB_X30_Y18_N6
\MuxResSrc|out_mux[1]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~704_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~35_combout\ & (\my_data_memory|register[155][1]~regout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\my_data_memory|register[153][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[155][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[153][1]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[1]~704_combout\);

-- Location: LCFF_X27_Y19_N11
\my_data_memory|register[187][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[187][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][1]~regout\);

-- Location: LCCOMB_X30_Y18_N16
\MuxResSrc|out_mux[1]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~705_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~704_combout\ & (\my_data_memory|register[187][1]~regout\)) # (!\MuxResSrc|out_mux[1]~704_combout\ & ((\my_data_memory|register[185][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[187][1]~regout\,
	datac => \my_data_memory|register[185][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~704_combout\,
	combout => \MuxResSrc|out_mux[1]~705_combout\);

-- Location: LCFF_X31_Y16_N15
\my_data_memory|register[180][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][1]~regout\);

-- Location: LCFF_X30_Y14_N29
\my_data_memory|register[172][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[172][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][1]~regout\);

-- Location: LCFF_X29_Y13_N11
\my_data_memory|register[164][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[164][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][1]~regout\);

-- Location: LCCOMB_X27_Y17_N12
\MuxResSrc|out_mux[1]~707\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~707_combout\ = (\myULA|Add0~33_combout\ & (((\my_data_memory|register[172][1]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (\my_data_memory|register[164][1]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[164][1]~regout\,
	datac => \my_data_memory|register[172][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~707_combout\);

-- Location: LCFF_X27_Y17_N3
\my_data_memory|register[188][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][1]~regout\);

-- Location: LCCOMB_X27_Y17_N2
\MuxResSrc|out_mux[1]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~708_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~707_combout\ & ((\my_data_memory|register[188][1]~regout\))) # (!\MuxResSrc|out_mux[1]~707_combout\ & (\my_data_memory|register[180][1]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[180][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[188][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~707_combout\,
	combout => \MuxResSrc|out_mux[1]~708_combout\);

-- Location: LCFF_X33_Y17_N11
\my_data_memory|register[150][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][1]~regout\);

-- Location: LCFF_X33_Y15_N1
\my_data_memory|register[142][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[142][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][1]~regout\);

-- Location: LCFF_X33_Y17_N29
\my_data_memory|register[134][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][1]~regout\);

-- Location: LCCOMB_X33_Y17_N28
\MuxResSrc|out_mux[1]~709\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~709_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[142][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[134][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[142][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[134][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~709_combout\);

-- Location: LCFF_X29_Y15_N21
\my_data_memory|register[158][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[158][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][1]~regout\);

-- Location: LCCOMB_X33_Y17_N10
\MuxResSrc|out_mux[1]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~710_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~709_combout\ & (\my_data_memory|register[158][1]~regout\)) # (!\MuxResSrc|out_mux[1]~709_combout\ & ((\my_data_memory|register[150][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[158][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[150][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~709_combout\,
	combout => \MuxResSrc|out_mux[1]~710_combout\);

-- Location: LCFF_X31_Y13_N13
\my_data_memory|register[140][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][1]~regout\);

-- Location: LCFF_X32_Y15_N9
\my_data_memory|register[156][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][1]~regout\);

-- Location: LCFF_X33_Y15_N15
\my_data_memory|register[190][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[190][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][1]~regout\);

-- Location: LCFF_X27_Y20_N17
\my_data_memory|register[130][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[130][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][1]~regout\);

-- Location: LCFF_X32_Y13_N29
\my_data_memory|register[168][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][1]~regout\);

-- Location: LCFF_X32_Y16_N25
\my_data_memory|register[136][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][1]~regout\);

-- Location: LCCOMB_X32_Y16_N24
\MuxResSrc|out_mux[1]~719\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~719_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[168][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[136][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[168][1]~regout\,
	datac => \my_data_memory|register[136][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~719_combout\);

-- Location: LCFF_X33_Y14_N15
\my_data_memory|register[176][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][1]~regout\);

-- Location: LCFF_X28_Y19_N23
\my_data_memory|register[138][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[138][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][1]~regout\);

-- Location: LCFF_X30_Y16_N9
\my_data_memory|register[173][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[173][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][1]~regout\);

-- Location: LCFF_X30_Y17_N29
\my_data_memory|register[133][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[133][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][1]~regout\);

-- Location: LCFF_X30_Y16_N19
\my_data_memory|register[189][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[189][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][1]~regout\);

-- Location: LCFF_X32_Y14_N15
\my_data_memory|register[159][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[159][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][1]~regout\);

-- Location: LCFF_X31_Y14_N9
\my_data_memory|register[157][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][1]~regout\);

-- Location: LCCOMB_X33_Y14_N4
\MuxResSrc|out_mux[1]~735\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~735_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[159][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[157][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[159][1]~regout\,
	datab => \my_data_memory|register[157][1]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~735_combout\);

-- Location: LCFF_X30_Y13_N3
\my_data_memory|register[191][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][1]~regout\);

-- Location: LCCOMB_X33_Y14_N18
\MuxResSrc|out_mux[1]~736\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~736_combout\ = (\MuxResSrc|out_mux[1]~735_combout\ & (((\my_data_memory|register[191][1]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[1]~735_combout\ & (\my_data_memory|register[189][1]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[189][1]~regout\,
	datab => \my_data_memory|register[191][1]~regout\,
	datac => \MuxResSrc|out_mux[1]~735_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~736_combout\);

-- Location: LCFF_X36_Y13_N11
\my_data_memory|register[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][1]~regout\);

-- Location: LCFF_X34_Y22_N21
\my_data_memory|register[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][1]~regout\);

-- Location: LCFF_X31_Y14_N3
\my_data_memory|register[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][1]~regout\);

-- Location: LCFF_X36_Y14_N31
\my_data_memory|register[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[36][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][1]~regout\);

-- Location: LCFF_X37_Y14_N25
\my_data_memory|register[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][1]~regout\);

-- Location: LCFF_X37_Y13_N25
\my_data_memory|register[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][1]~regout\);

-- Location: LCFF_X35_Y15_N25
\my_data_memory|register[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[35][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][1]~regout\);

-- Location: LCFF_X33_Y23_N15
\my_data_memory|register[92][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][1]~regout\);

-- Location: LCFF_X30_Y24_N21
\my_data_memory|register[108][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[108][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][1]~regout\);

-- Location: LCFF_X33_Y23_N1
\my_data_memory|register[76][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][1]~regout\);

-- Location: LCCOMB_X33_Y23_N0
\MuxResSrc|out_mux[1]~749\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~749_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[108][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[76][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[108][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[76][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~749_combout\);

-- Location: LCFF_X30_Y23_N3
\my_data_memory|register[124][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][1]~regout\);

-- Location: LCCOMB_X33_Y23_N14
\MuxResSrc|out_mux[1]~750\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~750_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~749_combout\ & (\my_data_memory|register[124][1]~regout\)) # (!\MuxResSrc|out_mux[1]~749_combout\ & ((\my_data_memory|register[92][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[124][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[92][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~749_combout\,
	combout => \MuxResSrc|out_mux[1]~750_combout\);

-- Location: LCFF_X38_Y23_N3
\my_data_memory|register[105][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[105][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][1]~regout\);

-- Location: LCFF_X42_Y16_N5
\my_data_memory|register[89][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][1]~regout\);

-- Location: LCFF_X27_Y23_N13
\my_data_memory|register[73][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][1]~regout\);

-- Location: LCCOMB_X27_Y23_N12
\MuxResSrc|out_mux[1]~751\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~751_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[89][1]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[73][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[89][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[73][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~751_combout\);

-- Location: LCFF_X27_Y23_N19
\my_data_memory|register[121][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][1]~regout\);

-- Location: LCCOMB_X27_Y23_N18
\MuxResSrc|out_mux[1]~752\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~752_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~751_combout\ & ((\my_data_memory|register[121][1]~regout\))) # (!\MuxResSrc|out_mux[1]~751_combout\ & (\my_data_memory|register[105][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[105][1]~regout\,
	datac => \my_data_memory|register[121][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~751_combout\,
	combout => \MuxResSrc|out_mux[1]~752_combout\);

-- Location: LCFF_X32_Y23_N25
\my_data_memory|register[88][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][1]~regout\);

-- Location: LCFF_X30_Y24_N11
\my_data_memory|register[104][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[104][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][1]~regout\);

-- Location: LCFF_X32_Y23_N3
\my_data_memory|register[72][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][1]~regout\);

-- Location: LCCOMB_X32_Y23_N2
\MuxResSrc|out_mux[1]~753\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~753_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[104][1]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[72][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[104][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[72][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~753_combout\);

-- Location: LCFF_X30_Y23_N13
\my_data_memory|register[120][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][1]~regout\);

-- Location: LCCOMB_X32_Y23_N24
\MuxResSrc|out_mux[1]~754\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~754_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~753_combout\ & (\my_data_memory|register[120][1]~regout\)) # (!\MuxResSrc|out_mux[1]~753_combout\ & ((\my_data_memory|register[88][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[120][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[88][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~753_combout\,
	combout => \MuxResSrc|out_mux[1]~754_combout\);

-- Location: LCCOMB_X32_Y23_N0
\MuxResSrc|out_mux[1]~755\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~755_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[1]~752_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[1]~754_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[1]~754_combout\,
	datad => \MuxResSrc|out_mux[1]~752_combout\,
	combout => \MuxResSrc|out_mux[1]~755_combout\);

-- Location: LCFF_X32_Y26_N5
\my_data_memory|register[109][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][1]~regout\);

-- Location: LCFF_X31_Y26_N25
\my_data_memory|register[93][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[93][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][1]~regout\);

-- Location: LCFF_X32_Y26_N19
\my_data_memory|register[77][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][1]~regout\);

-- Location: LCCOMB_X32_Y26_N18
\MuxResSrc|out_mux[1]~756\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~756_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[93][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[77][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[93][1]~regout\,
	datac => \my_data_memory|register[77][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~756_combout\);

-- Location: LCFF_X31_Y26_N27
\my_data_memory|register[125][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[125][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][1]~regout\);

-- Location: LCCOMB_X32_Y26_N4
\MuxResSrc|out_mux[1]~757\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~757_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~756_combout\ & (\my_data_memory|register[125][1]~regout\)) # (!\MuxResSrc|out_mux[1]~756_combout\ & ((\my_data_memory|register[109][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[125][1]~regout\,
	datac => \my_data_memory|register[109][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~756_combout\,
	combout => \MuxResSrc|out_mux[1]~757_combout\);

-- Location: LCCOMB_X32_Y23_N30
\MuxResSrc|out_mux[1]~758\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~758_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~755_combout\ & ((\MuxResSrc|out_mux[1]~757_combout\))) # (!\MuxResSrc|out_mux[1]~755_combout\ & (\MuxResSrc|out_mux[1]~750_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[1]~755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[1]~750_combout\,
	datac => \MuxResSrc|out_mux[1]~757_combout\,
	datad => \MuxResSrc|out_mux[1]~755_combout\,
	combout => \MuxResSrc|out_mux[1]~758_combout\);

-- Location: LCFF_X28_Y22_N5
\my_data_memory|register[83][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][1]~regout\);

-- Location: LCFF_X29_Y21_N7
\my_data_memory|register[102][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][1]~regout\);

-- Location: LCFF_X27_Y21_N19
\my_data_memory|register[118][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[118][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][1]~regout\);

-- Location: LCFF_X30_Y22_N1
\my_data_memory|register[114][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][1]~regout\);

-- Location: LCFF_X33_Y22_N17
\my_data_memory|register[87][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[87][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][1]~regout\);

-- Location: LCFF_X30_Y22_N3
\my_data_memory|register[119][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][1]~regout\);

-- Location: LCFF_X28_Y23_N7
\my_data_memory|register[81][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[81][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][1]~regout\);

-- Location: LCFF_X30_Y20_N31
\my_data_memory|register[96][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[96][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][1]~regout\);

-- Location: LCFF_X32_Y24_N5
\my_data_memory|register[85][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][1]~regout\);

-- Location: LCFF_X27_Y22_N19
\my_data_memory|register[117][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[117][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][1]~regout\);

-- Location: LCFF_X28_Y23_N21
\my_data_memory|register[91][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[91][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][1]~regout\);

-- Location: LCFF_X31_Y21_N27
\my_data_memory|register[75][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[75][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][1]~regout\);

-- Location: LCCOMB_X38_Y26_N16
\MuxResSrc|out_mux[1]~780\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~780_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[91][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[75][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[91][1]~regout\,
	datab => \my_data_memory|register[75][1]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~780_combout\);

-- Location: LCFF_X28_Y25_N19
\my_data_memory|register[110][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[110][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][1]~regout\);

-- Location: LCFF_X27_Y21_N21
\my_data_memory|register[126][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[126][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][1]~regout\);

-- Location: LCFF_X30_Y21_N29
\my_data_memory|register[106][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[106][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][1]~regout\);

-- Location: LCFF_X31_Y22_N5
\my_data_memory|register[122][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][1]~regout\);

-- Location: LCFF_X27_Y22_N13
\my_data_memory|register[127][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[127][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][1]~regout\);

-- Location: LCFF_X37_Y25_N29
\my_data_memory|register[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[9][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][1]~regout\);

-- Location: LCFF_X36_Y27_N27
\my_data_memory|register[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[22][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][1]~regout\);

-- Location: LCFF_X43_Y26_N21
\my_data_memory|register[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][1]~regout\);

-- Location: LCFF_X34_Y23_N1
\my_data_memory|register[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[25][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][1]~regout\);

-- Location: LCFF_X43_Y26_N19
\my_data_memory|register[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][1]~regout\);

-- Location: LCFF_X34_Y26_N31
\my_data_memory|register[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][1]~regout\);

-- Location: LCFF_X37_Y24_N11
\my_data_memory|register[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[23][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][1]~regout\);

-- Location: LCFF_X30_Y27_N23
\my_data_memory|register[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][1]~regout\);

-- Location: LCFF_X37_Y27_N9
\my_data_memory|register[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][1]~regout\);

-- Location: LCFF_X38_Y16_N21
\my_data_memory|register[58][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][1]~regout\);

-- Location: LCFF_X33_Y16_N5
\my_data_memory|register[54][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][1]~regout\);

-- Location: LCFF_X42_Y15_N1
\my_data_memory|register[57][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[57][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][1]~regout\);

-- Location: LCFF_X37_Y16_N11
\my_data_memory|register[52][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][1]~regout\);

-- Location: LCFF_X38_Y14_N29
\my_data_memory|register[56][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][1]~regout\);

-- Location: LCFF_X38_Y16_N31
\my_data_memory|register[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][1]~regout\);

-- Location: LCCOMB_X38_Y16_N30
\MuxResSrc|out_mux[1]~816\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~816_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[56][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[48][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[56][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[48][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~816_combout\);

-- Location: LCFF_X38_Y14_N15
\my_data_memory|register[60][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][1]~regout\);

-- Location: LCCOMB_X37_Y16_N10
\MuxResSrc|out_mux[1]~817\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~817_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~816_combout\ & (\my_data_memory|register[60][1]~regout\)) # (!\MuxResSrc|out_mux[1]~816_combout\ & ((\my_data_memory|register[52][1]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[60][1]~regout\,
	datac => \my_data_memory|register[52][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~816_combout\,
	combout => \MuxResSrc|out_mux[1]~817_combout\);

-- Location: LCFF_X40_Y16_N11
\my_data_memory|register[55][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[55][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][1]~regout\);

-- Location: LCFF_X46_Y20_N13
\my_data_memory|register[211][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][1]~regout\);

-- Location: LCFF_X44_Y24_N1
\my_data_memory|register[214][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[214][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][1]~regout\);

-- Location: LCFF_X40_Y19_N21
\my_data_memory|register[210][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[210][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][1]~regout\);

-- Location: LCCOMB_X40_Y17_N18
\MuxResSrc|out_mux[1]~824\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~824_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[214][1]~regout\) # (\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[210][1]~regout\ & ((!\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[210][1]~regout\,
	datab => \my_data_memory|register[214][1]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[1]~824_combout\);

-- Location: LCFF_X40_Y19_N11
\my_data_memory|register[215][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[215][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][1]~regout\);

-- Location: LCCOMB_X40_Y17_N8
\MuxResSrc|out_mux[1]~825\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~825_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~824_combout\ & ((\my_data_memory|register[215][1]~regout\))) # (!\MuxResSrc|out_mux[1]~824_combout\ & (\my_data_memory|register[211][1]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[1]~824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[211][1]~regout\,
	datac => \my_data_memory|register[215][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~824_combout\,
	combout => \MuxResSrc|out_mux[1]~825_combout\);

-- Location: LCFF_X42_Y20_N29
\my_data_memory|register[230][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][1]~regout\);

-- Location: LCFF_X43_Y17_N1
\my_data_memory|register[227][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][1]~regout\);

-- Location: LCFF_X42_Y20_N7
\my_data_memory|register[226][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][1]~regout\);

-- Location: LCCOMB_X42_Y20_N6
\MuxResSrc|out_mux[1]~826\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~826_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[227][1]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[226][1]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[227][1]~regout\,
	datac => \my_data_memory|register[226][1]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~826_combout\);

-- Location: LCFF_X37_Y20_N25
\my_data_memory|register[231][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][1]~regout\);

-- Location: LCCOMB_X37_Y20_N24
\MuxResSrc|out_mux[1]~827\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~827_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~826_combout\ & ((\my_data_memory|register[231][1]~regout\))) # (!\MuxResSrc|out_mux[1]~826_combout\ & (\my_data_memory|register[230][1]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[230][1]~regout\,
	datac => \my_data_memory|register[231][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~826_combout\,
	combout => \MuxResSrc|out_mux[1]~827_combout\);

-- Location: LCFF_X45_Y17_N15
\my_data_memory|register[198][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][1]~regout\);

-- Location: LCFF_X41_Y20_N17
\my_data_memory|register[195][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[195][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][1]~regout\);

-- Location: LCFF_X40_Y17_N3
\my_data_memory|register[194][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][1]~regout\);

-- Location: LCCOMB_X40_Y17_N2
\MuxResSrc|out_mux[1]~828\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~828_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[195][1]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[194][1]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[195][1]~regout\,
	datac => \my_data_memory|register[194][1]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~828_combout\);

-- Location: LCFF_X40_Y17_N25
\my_data_memory|register[199][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][1]~regout\);

-- Location: LCCOMB_X40_Y17_N24
\MuxResSrc|out_mux[1]~829\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~829_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~828_combout\ & ((\my_data_memory|register[199][1]~regout\))) # (!\MuxResSrc|out_mux[1]~828_combout\ & (\my_data_memory|register[198][1]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[198][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[199][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~828_combout\,
	combout => \MuxResSrc|out_mux[1]~829_combout\);

-- Location: LCCOMB_X40_Y17_N26
\MuxResSrc|out_mux[1]~830\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~830_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\) # (\MuxResSrc|out_mux[1]~827_combout\)))) # (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[1]~829_combout\ & (!\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~829_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[1]~827_combout\,
	combout => \MuxResSrc|out_mux[1]~830_combout\);

-- Location: LCFF_X41_Y20_N23
\my_data_memory|register[243][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[243][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][1]~regout\);

-- Location: LCFF_X45_Y18_N17
\my_data_memory|register[246][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[246][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][1]~regout\);

-- Location: LCFF_X41_Y21_N21
\my_data_memory|register[242][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[242][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][1]~regout\);

-- Location: LCCOMB_X41_Y17_N4
\MuxResSrc|out_mux[1]~831\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~831_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[246][1]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[242][1]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[246][1]~regout\,
	datab => \my_data_memory|register[242][1]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[1]~831_combout\);

-- Location: LCFF_X45_Y21_N11
\my_data_memory|register[247][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[247][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][1]~regout\);

-- Location: LCCOMB_X41_Y17_N30
\MuxResSrc|out_mux[1]~832\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~832_combout\ = (\MuxResSrc|out_mux[1]~831_combout\ & ((\my_data_memory|register[247][1]~regout\) # ((!\myULA|Add0~39_combout\)))) # (!\MuxResSrc|out_mux[1]~831_combout\ & (((\my_data_memory|register[243][1]~regout\ & 
-- \myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[247][1]~regout\,
	datab => \my_data_memory|register[243][1]~regout\,
	datac => \MuxResSrc|out_mux[1]~831_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[1]~832_combout\);

-- Location: LCCOMB_X40_Y17_N12
\MuxResSrc|out_mux[1]~833\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~833_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~830_combout\ & (\MuxResSrc|out_mux[1]~832_combout\)) # (!\MuxResSrc|out_mux[1]~830_combout\ & ((\MuxResSrc|out_mux[1]~825_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[1]~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[1]~832_combout\,
	datac => \MuxResSrc|out_mux[1]~825_combout\,
	datad => \MuxResSrc|out_mux[1]~830_combout\,
	combout => \MuxResSrc|out_mux[1]~833_combout\);

-- Location: LCFF_X41_Y22_N31
\my_data_memory|register[248][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[248][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][1]~regout\);

-- Location: LCFF_X46_Y23_N5
\my_data_memory|register[233][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][1]~regout\);

-- Location: LCFF_X46_Y23_N31
\my_data_memory|register[232][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][1]~regout\);

-- Location: LCCOMB_X46_Y23_N30
\MuxResSrc|out_mux[1]~834\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~834_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[233][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[232][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[233][1]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[232][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~834_combout\);

-- Location: LCFF_X45_Y23_N11
\my_data_memory|register[249][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][1]~regout\);

-- Location: LCCOMB_X45_Y23_N10
\MuxResSrc|out_mux[1]~835\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~835_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~834_combout\ & ((\my_data_memory|register[249][1]~regout\))) # (!\MuxResSrc|out_mux[1]~834_combout\ & (\my_data_memory|register[248][1]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[248][1]~regout\,
	datac => \my_data_memory|register[249][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~834_combout\,
	combout => \MuxResSrc|out_mux[1]~835_combout\);

-- Location: LCFF_X42_Y19_N3
\my_data_memory|register[220][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][1]~regout\);

-- Location: LCFF_X43_Y22_N19
\my_data_memory|register[205][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[205][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][1]~regout\);

-- Location: LCFF_X42_Y19_N29
\my_data_memory|register[204][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][1]~regout\);

-- Location: LCCOMB_X42_Y19_N28
\MuxResSrc|out_mux[1]~836\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~836_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[205][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[204][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[205][1]~regout\,
	datac => \my_data_memory|register[204][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~836_combout\);

-- Location: LCFF_X38_Y22_N11
\my_data_memory|register[221][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][1]~regout\);

-- Location: LCCOMB_X42_Y19_N2
\MuxResSrc|out_mux[1]~837\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~837_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~836_combout\ & (\my_data_memory|register[221][1]~regout\)) # (!\MuxResSrc|out_mux[1]~836_combout\ & ((\my_data_memory|register[220][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[221][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[220][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~836_combout\,
	combout => \MuxResSrc|out_mux[1]~837_combout\);

-- Location: LCFF_X38_Y19_N5
\my_data_memory|register[216][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][1]~regout\);

-- Location: LCFF_X43_Y22_N17
\my_data_memory|register[201][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[201][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][1]~regout\);

-- Location: LCFF_X42_Y22_N19
\my_data_memory|register[200][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][1]~regout\);

-- Location: LCCOMB_X42_Y22_N18
\MuxResSrc|out_mux[1]~838\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~838_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[201][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[200][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[201][1]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[200][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~838_combout\);

-- Location: LCFF_X45_Y23_N9
\my_data_memory|register[217][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][1]~regout\);

-- Location: LCCOMB_X38_Y19_N4
\MuxResSrc|out_mux[1]~839\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~839_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~838_combout\ & (\my_data_memory|register[217][1]~regout\)) # (!\MuxResSrc|out_mux[1]~838_combout\ & ((\my_data_memory|register[216][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[217][1]~regout\,
	datac => \my_data_memory|register[216][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~838_combout\,
	combout => \MuxResSrc|out_mux[1]~839_combout\);

-- Location: LCCOMB_X32_Y19_N20
\MuxResSrc|out_mux[1]~840\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~840_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[1]~837_combout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[1]~837_combout\,
	datad => \MuxResSrc|out_mux[1]~839_combout\,
	combout => \MuxResSrc|out_mux[1]~840_combout\);

-- Location: LCFF_X44_Y21_N29
\my_data_memory|register[252][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][1]~regout\);

-- Location: LCFF_X43_Y24_N11
\my_data_memory|register[237][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][1]~regout\);

-- Location: LCFF_X43_Y24_N21
\my_data_memory|register[236][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][1]~regout\);

-- Location: LCCOMB_X43_Y24_N20
\MuxResSrc|out_mux[1]~841\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~841_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[237][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[236][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[237][1]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[236][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~841_combout\);

-- Location: LCFF_X41_Y22_N17
\my_data_memory|register[253][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][1]~regout\);

-- Location: LCCOMB_X44_Y21_N28
\MuxResSrc|out_mux[1]~842\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~842_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~841_combout\ & (\my_data_memory|register[253][1]~regout\)) # (!\MuxResSrc|out_mux[1]~841_combout\ & ((\my_data_memory|register[252][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[253][1]~regout\,
	datac => \my_data_memory|register[252][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~841_combout\,
	combout => \MuxResSrc|out_mux[1]~842_combout\);

-- Location: LCCOMB_X32_Y19_N26
\MuxResSrc|out_mux[1]~843\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~843_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~840_combout\ & (\MuxResSrc|out_mux[1]~842_combout\)) # (!\MuxResSrc|out_mux[1]~840_combout\ & ((\MuxResSrc|out_mux[1]~835_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[1]~840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~842_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[1]~840_combout\,
	datad => \MuxResSrc|out_mux[1]~835_combout\,
	combout => \MuxResSrc|out_mux[1]~843_combout\);

-- Location: LCFF_X41_Y23_N17
\my_data_memory|register[209][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[209][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][1]~regout\);

-- Location: LCFF_X42_Y17_N27
\my_data_memory|register[212][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[212][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][1]~regout\);

-- Location: LCFF_X41_Y23_N15
\my_data_memory|register[208][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[208][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][1]~regout\);

-- Location: LCCOMB_X40_Y19_N4
\MuxResSrc|out_mux[1]~844\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~844_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[212][1]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[208][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[212][1]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[208][1]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~844_combout\);

-- Location: LCFF_X40_Y25_N29
\my_data_memory|register[213][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[213][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][1]~regout\);

-- Location: LCCOMB_X40_Y19_N14
\MuxResSrc|out_mux[1]~845\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~845_combout\ = (\MuxResSrc|out_mux[1]~844_combout\ & ((\my_data_memory|register[213][1]~regout\) # ((!\myULA|Add0~39_combout\)))) # (!\MuxResSrc|out_mux[1]~844_combout\ & (((\my_data_memory|register[209][1]~regout\ & 
-- \myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[213][1]~regout\,
	datab => \my_data_memory|register[209][1]~regout\,
	datac => \MuxResSrc|out_mux[1]~844_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[1]~845_combout\);

-- Location: LCFF_X42_Y18_N13
\my_data_memory|register[228][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][1]~regout\);

-- Location: LCFF_X43_Y21_N23
\my_data_memory|register[225][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[225][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][1]~regout\);

-- Location: LCFF_X40_Y21_N29
\my_data_memory|register[224][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][1]~regout\);

-- Location: LCCOMB_X42_Y18_N22
\MuxResSrc|out_mux[1]~846\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~846_combout\ = (\myULA|Add0~39_combout\ & (((\my_data_memory|register[225][1]~regout\) # (\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (\my_data_memory|register[224][1]~regout\ & ((!\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[224][1]~regout\,
	datab => \my_data_memory|register[225][1]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~846_combout\);

-- Location: LCFF_X40_Y21_N15
\my_data_memory|register[229][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][1]~regout\);

-- Location: LCCOMB_X42_Y18_N12
\MuxResSrc|out_mux[1]~847\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~847_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~846_combout\ & (\my_data_memory|register[229][1]~regout\)) # (!\MuxResSrc|out_mux[1]~846_combout\ & ((\my_data_memory|register[228][1]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[229][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[228][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~846_combout\,
	combout => \MuxResSrc|out_mux[1]~847_combout\);

-- Location: LCFF_X41_Y19_N1
\my_data_memory|register[196][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][1]~regout\);

-- Location: LCFF_X40_Y20_N5
\my_data_memory|register[193][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][1]~regout\);

-- Location: LCFF_X40_Y20_N15
\my_data_memory|register[192][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][1]~regout\);

-- Location: LCCOMB_X40_Y20_N14
\MuxResSrc|out_mux[1]~848\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~848_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[193][1]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[192][1]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[193][1]~regout\,
	datac => \my_data_memory|register[192][1]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~848_combout\);

-- Location: LCFF_X41_Y19_N11
\my_data_memory|register[197][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][1]~regout\);

-- Location: LCCOMB_X41_Y19_N0
\MuxResSrc|out_mux[1]~849\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~849_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~848_combout\ & (\my_data_memory|register[197][1]~regout\)) # (!\MuxResSrc|out_mux[1]~848_combout\ & ((\my_data_memory|register[196][1]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[197][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[196][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~848_combout\,
	combout => \MuxResSrc|out_mux[1]~849_combout\);

-- Location: LCCOMB_X41_Y19_N20
\MuxResSrc|out_mux[1]~850\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~850_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[1]~847_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[1]~847_combout\,
	datad => \MuxResSrc|out_mux[1]~849_combout\,
	combout => \MuxResSrc|out_mux[1]~850_combout\);

-- Location: LCFF_X41_Y26_N25
\my_data_memory|register[241][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[241][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][1]~regout\);

-- Location: LCFF_X41_Y24_N9
\my_data_memory|register[244][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[244][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][1]~regout\);

-- Location: LCFF_X41_Y26_N3
\my_data_memory|register[240][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[240][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][1]~regout\);

-- Location: LCCOMB_X41_Y26_N28
\MuxResSrc|out_mux[1]~851\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~851_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[244][1]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[240][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[244][1]~regout\,
	datab => \my_data_memory|register[240][1]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~851_combout\);

-- Location: LCFF_X42_Y26_N31
\my_data_memory|register[245][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[245][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][1]~regout\);

-- Location: LCCOMB_X41_Y26_N10
\MuxResSrc|out_mux[1]~852\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~852_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~851_combout\ & ((\my_data_memory|register[245][1]~regout\))) # (!\MuxResSrc|out_mux[1]~851_combout\ & (\my_data_memory|register[241][1]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[1]~851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[241][1]~regout\,
	datab => \my_data_memory|register[245][1]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[1]~851_combout\,
	combout => \MuxResSrc|out_mux[1]~852_combout\);

-- Location: LCCOMB_X41_Y19_N26
\MuxResSrc|out_mux[1]~853\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~853_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~850_combout\ & ((\MuxResSrc|out_mux[1]~852_combout\))) # (!\MuxResSrc|out_mux[1]~850_combout\ & (\MuxResSrc|out_mux[1]~845_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[1]~850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~845_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[1]~850_combout\,
	datad => \MuxResSrc|out_mux[1]~852_combout\,
	combout => \MuxResSrc|out_mux[1]~853_combout\);

-- Location: LCCOMB_X32_Y19_N24
\MuxResSrc|out_mux[1]~854\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~854_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[1]~843_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[1]~853_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[1]~853_combout\,
	datad => \MuxResSrc|out_mux[1]~843_combout\,
	combout => \MuxResSrc|out_mux[1]~854_combout\);

-- Location: LCFF_X43_Y19_N29
\my_data_memory|register[250][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][1]~regout\);

-- Location: LCFF_X42_Y21_N27
\my_data_memory|register[222][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][1]~regout\);

-- Location: LCFF_X42_Y21_N29
\my_data_memory|register[218][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][1]~regout\);

-- Location: LCCOMB_X42_Y21_N28
\MuxResSrc|out_mux[1]~855\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~855_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[222][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[218][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[222][1]~regout\,
	datac => \my_data_memory|register[218][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~855_combout\);

-- Location: LCFF_X44_Y21_N31
\my_data_memory|register[254][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][1]~regout\);

-- Location: LCCOMB_X43_Y21_N20
\MuxResSrc|out_mux[1]~856\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~856_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~855_combout\ & ((\my_data_memory|register[254][1]~regout\))) # (!\MuxResSrc|out_mux[1]~855_combout\ & (\my_data_memory|register[250][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[250][1]~regout\,
	datab => \my_data_memory|register[254][1]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[1]~855_combout\,
	combout => \MuxResSrc|out_mux[1]~856_combout\);

-- Location: LCFF_X44_Y18_N5
\my_data_memory|register[235][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][1]~regout\);

-- Location: LCFF_X44_Y20_N23
\my_data_memory|register[207][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[207][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][1]~regout\);

-- Location: LCFF_X44_Y19_N27
\my_data_memory|register[203][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][1]~regout\);

-- Location: LCCOMB_X43_Y18_N14
\MuxResSrc|out_mux[1]~857\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~857_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[207][1]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[203][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[203][1]~regout\,
	datab => \my_data_memory|register[207][1]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~857_combout\);

-- Location: LCFF_X41_Y18_N3
\my_data_memory|register[239][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][1]~regout\);

-- Location: LCCOMB_X44_Y18_N4
\MuxResSrc|out_mux[1]~858\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~858_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~857_combout\ & (\my_data_memory|register[239][1]~regout\)) # (!\MuxResSrc|out_mux[1]~857_combout\ & ((\my_data_memory|register[235][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[239][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[235][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~857_combout\,
	combout => \MuxResSrc|out_mux[1]~858_combout\);

-- Location: LCFF_X42_Y23_N19
\my_data_memory|register[234][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[234][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][1]~regout\);

-- Location: LCFF_X42_Y24_N13
\my_data_memory|register[206][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][1]~regout\);

-- Location: LCFF_X43_Y18_N21
\my_data_memory|register[202][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][1]~regout\);

-- Location: LCCOMB_X43_Y18_N20
\MuxResSrc|out_mux[1]~859\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~859_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[206][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[202][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[206][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[202][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~859_combout\);

-- Location: LCFF_X42_Y18_N5
\my_data_memory|register[238][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][1]~regout\);

-- Location: LCCOMB_X43_Y18_N6
\MuxResSrc|out_mux[1]~860\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~860_combout\ = (\MuxResSrc|out_mux[1]~859_combout\ & (((\my_data_memory|register[238][1]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[1]~859_combout\ & (\my_data_memory|register[234][1]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[234][1]~regout\,
	datab => \my_data_memory|register[238][1]~regout\,
	datac => \MuxResSrc|out_mux[1]~859_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~860_combout\);

-- Location: LCCOMB_X43_Y18_N28
\MuxResSrc|out_mux[1]~861\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~861_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~21_combout\) # (\MuxResSrc|out_mux[1]~858_combout\)))) # (!\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[1]~860_combout\ & (!\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~860_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[1]~858_combout\,
	combout => \MuxResSrc|out_mux[1]~861_combout\);

-- Location: LCFF_X43_Y19_N15
\my_data_memory|register[251][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][1]~regout\);

-- Location: LCFF_X44_Y19_N17
\my_data_memory|register[223][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][1]~regout\);

-- Location: LCFF_X45_Y22_N27
\my_data_memory|register[219][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][1]~regout\);

-- Location: LCCOMB_X45_Y19_N24
\MuxResSrc|out_mux[1]~862\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~862_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[223][1]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[219][1]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[219][1]~regout\,
	datab => \my_data_memory|register[223][1]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~862_combout\);

-- Location: LCCOMB_X44_Y19_N22
\MuxResSrc|out_mux[1]~863\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~863_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~862_combout\ & ((\my_data_memory|register[255][1]~regout\))) # (!\MuxResSrc|out_mux[1]~862_combout\ & (\my_data_memory|register[251][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[251][1]~regout\,
	datab => \my_data_memory|register[255][1]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[1]~862_combout\,
	combout => \MuxResSrc|out_mux[1]~863_combout\);

-- Location: LCCOMB_X32_Y19_N14
\MuxResSrc|out_mux[1]~864\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~864_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~861_combout\ & (\MuxResSrc|out_mux[1]~863_combout\)) # (!\MuxResSrc|out_mux[1]~861_combout\ & ((\MuxResSrc|out_mux[1]~856_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[1]~861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[1]~863_combout\,
	datac => \MuxResSrc|out_mux[1]~856_combout\,
	datad => \MuxResSrc|out_mux[1]~861_combout\,
	combout => \MuxResSrc|out_mux[1]~864_combout\);

-- Location: LCCOMB_X32_Y19_N8
\MuxResSrc|out_mux[1]~865\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~865_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~854_combout\ & (\MuxResSrc|out_mux[1]~864_combout\)) # (!\MuxResSrc|out_mux[1]~854_combout\ & ((\MuxResSrc|out_mux[1]~833_combout\))))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[1]~854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[1]~864_combout\,
	datac => \MuxResSrc|out_mux[1]~854_combout\,
	datad => \MuxResSrc|out_mux[1]~833_combout\,
	combout => \MuxResSrc|out_mux[1]~865_combout\);

-- Location: LCFF_X35_Y21_N11
\my_data_memory|register[147][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][0]~regout\);

-- Location: LCFF_X29_Y17_N17
\my_data_memory|register[179][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][0]~regout\);

-- Location: LCFF_X27_Y16_N13
\my_data_memory|register[166][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[166][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][0]~regout\);

-- Location: LCFF_X29_Y15_N29
\my_data_memory|register[182][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][0]~regout\);

-- Location: LCFF_X27_Y24_N9
\my_data_memory|register[162][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][0]~regout\);

-- Location: LCFF_X29_Y16_N23
\my_data_memory|register[178][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][0]~regout\);

-- Location: LCFF_X28_Y17_N31
\my_data_memory|register[151][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][0]~regout\);

-- Location: LCFF_X27_Y15_N15
\my_data_memory|register[140][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][0]~regout\);

-- Location: LCFF_X27_Y17_N21
\my_data_memory|register[188][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[188][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][0]~regout\);

-- Location: LCFF_X30_Y18_N9
\my_data_memory|register[153][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][0]~regout\);

-- Location: LCFF_X32_Y15_N31
\my_data_memory|register[152][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[152][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][0]~regout\);

-- Location: LCFF_X32_Y13_N31
\my_data_memory|register[168][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[168][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][0]~regout\);

-- Location: LCFF_X31_Y14_N17
\my_data_memory|register[157][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[157][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][0]~regout\);

-- Location: LCFF_X30_Y16_N7
\my_data_memory|register[189][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][0]~regout\);

-- Location: LCFF_X31_Y16_N21
\my_data_memory|register[180][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[180][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][0]~regout\);

-- Location: LCFF_X35_Y16_N11
\my_data_memory|register[161][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][0]~regout\);

-- Location: LCFF_X28_Y18_N13
\my_data_memory|register[145][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][0]~regout\);

-- Location: LCFF_X31_Y19_N3
\my_data_memory|register[129][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][0]~regout\);

-- Location: LCCOMB_X31_Y19_N2
\MuxResSrc|out_mux[0]~890\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~890_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[145][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[129][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[145][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[129][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~890_combout\);

-- Location: LCFF_X31_Y19_N25
\my_data_memory|register[177][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][0]~regout\);

-- Location: LCCOMB_X31_Y19_N24
\MuxResSrc|out_mux[0]~891\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~891_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~890_combout\ & ((\my_data_memory|register[177][0]~regout\))) # (!\MuxResSrc|out_mux[0]~890_combout\ & (\my_data_memory|register[161][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[161][0]~regout\,
	datac => \my_data_memory|register[177][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~890_combout\,
	combout => \MuxResSrc|out_mux[0]~891_combout\);

-- Location: LCFF_X29_Y19_N9
\my_data_memory|register[144][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][0]~regout\);

-- Location: LCFF_X35_Y14_N9
\my_data_memory|register[160][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[160][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][0]~regout\);

-- Location: LCFF_X29_Y19_N23
\my_data_memory|register[128][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][0]~regout\);

-- Location: LCCOMB_X29_Y19_N22
\MuxResSrc|out_mux[0]~892\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~892_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[160][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[128][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[160][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[128][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~892_combout\);

-- Location: LCFF_X31_Y16_N23
\my_data_memory|register[176][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[176][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][0]~regout\);

-- Location: LCCOMB_X29_Y19_N8
\MuxResSrc|out_mux[0]~893\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~893_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~892_combout\ & (\my_data_memory|register[176][0]~regout\)) # (!\MuxResSrc|out_mux[0]~892_combout\ & ((\my_data_memory|register[144][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[176][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[144][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~892_combout\,
	combout => \MuxResSrc|out_mux[0]~893_combout\);

-- Location: LCCOMB_X29_Y19_N24
\MuxResSrc|out_mux[0]~894\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~894_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[0]~891_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[0]~893_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[0]~893_combout\,
	datad => \MuxResSrc|out_mux[0]~891_combout\,
	combout => \MuxResSrc|out_mux[0]~894_combout\);

-- Location: LCFF_X29_Y20_N9
\my_data_memory|register[149][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][0]~regout\);

-- Location: LCFF_X31_Y15_N15
\my_data_memory|register[181][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][0]~regout\);

-- Location: LCFF_X32_Y14_N17
\my_data_memory|register[174][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][0]~regout\);

-- Location: LCFF_X35_Y14_N31
\my_data_memory|register[170][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[170][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][0]~regout\);

-- Location: LCFF_X29_Y16_N17
\my_data_memory|register[186][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][0]~regout\);

-- Location: LCFF_X32_Y14_N31
\my_data_memory|register[159][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][0]~regout\);

-- Location: LCFF_X42_Y16_N13
\my_data_memory|register[89][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[89][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][0]~regout\);

-- Location: LCFF_X38_Y23_N25
\my_data_memory|register[105][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][0]~regout\);

-- Location: LCFF_X28_Y22_N27
\my_data_memory|register[83][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][0]~regout\);

-- Location: LCFF_X30_Y25_N15
\my_data_memory|register[115][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][0]~regout\);

-- Location: LCFF_X32_Y21_N31
\my_data_memory|register[97][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[97][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][0]~regout\);

-- Location: LCFF_X32_Y24_N15
\my_data_memory|register[113][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[113][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][0]~regout\);

-- Location: LCFF_X38_Y25_N13
\my_data_memory|register[107][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[107][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][0]~regout\);

-- Location: LCFF_X29_Y27_N19
\my_data_memory|register[91][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[91][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][0]~regout\);

-- Location: LCFF_X31_Y21_N25
\my_data_memory|register[75][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[75][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][0]~regout\);

-- Location: LCCOMB_X30_Y25_N12
\MuxResSrc|out_mux[0]~917\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~917_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[91][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[75][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[91][0]~regout\,
	datab => \my_data_memory|register[75][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~917_combout\);

-- Location: LCFF_X30_Y25_N7
\my_data_memory|register[123][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][0]~regout\);

-- Location: LCCOMB_X30_Y25_N6
\MuxResSrc|out_mux[0]~918\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~918_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~917_combout\ & ((\my_data_memory|register[123][0]~regout\))) # (!\MuxResSrc|out_mux[0]~917_combout\ & (\my_data_memory|register[107][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[107][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[123][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~917_combout\,
	combout => \MuxResSrc|out_mux[0]~918_combout\);

-- Location: LCFF_X29_Y21_N1
\my_data_memory|register[102][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[102][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][0]~regout\);

-- Location: LCFF_X31_Y20_N25
\my_data_memory|register[86][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][0]~regout\);

-- Location: LCFF_X30_Y24_N29
\my_data_memory|register[108][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[108][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][0]~regout\);

-- Location: LCFF_X30_Y23_N27
\my_data_memory|register[124][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[124][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][0]~regout\);

-- Location: LCFF_X30_Y20_N21
\my_data_memory|register[100][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][0]~regout\);

-- Location: LCFF_X29_Y23_N27
\my_data_memory|register[116][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][0]~regout\);

-- Location: LCFF_X32_Y25_N27
\my_data_memory|register[94][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][0]~regout\);

-- Location: LCFF_X27_Y21_N1
\my_data_memory|register[126][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[126][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][0]~regout\);

-- Location: LCFF_X30_Y21_N3
\my_data_memory|register[98][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[98][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][0]~regout\);

-- Location: LCFF_X31_Y22_N3
\my_data_memory|register[88][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][0]~regout\);

-- Location: LCFF_X30_Y24_N31
\my_data_memory|register[104][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[104][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][0]~regout\);

-- Location: LCFF_X32_Y27_N25
\my_data_memory|register[80][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[80][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][0]~regout\);

-- Location: LCFF_X30_Y20_N23
\my_data_memory|register[96][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][0]~regout\);

-- Location: LCFF_X30_Y21_N17
\my_data_memory|register[106][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[106][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][0]~regout\);

-- Location: LCFF_X29_Y24_N23
\my_data_memory|register[71][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][0]~regout\);

-- Location: LCFF_X30_Y22_N23
\my_data_memory|register[119][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][0]~regout\);

-- Location: LCFF_X32_Y24_N25
\my_data_memory|register[85][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[85][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][0]~regout\);

-- Location: LCFF_X29_Y22_N29
\my_data_memory|register[111][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][0]~regout\);

-- Location: LCFF_X28_Y26_N31
\my_data_memory|register[95][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[95][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][0]~regout\);

-- Location: LCFF_X37_Y15_N27
\my_data_memory|register[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][0]~regout\);

-- Location: LCFF_X36_Y15_N19
\my_data_memory|register[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][0]~regout\);

-- Location: LCFF_X36_Y15_N17
\my_data_memory|register[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][0]~regout\);

-- Location: LCCOMB_X36_Y15_N16
\MuxResSrc|out_mux[0]~952\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~952_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[38][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[34][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[38][0]~regout\,
	datac => \my_data_memory|register[34][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~952_combout\);

-- Location: LCFF_X31_Y14_N19
\my_data_memory|register[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[46][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][0]~regout\);

-- Location: LCCOMB_X37_Y15_N26
\MuxResSrc|out_mux[0]~953\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~953_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~952_combout\ & (\my_data_memory|register[46][0]~regout\)) # (!\MuxResSrc|out_mux[0]~952_combout\ & ((\my_data_memory|register[42][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[46][0]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[42][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~952_combout\,
	combout => \MuxResSrc|out_mux[0]~953_combout\);

-- Location: LCFF_X34_Y22_N31
\my_data_memory|register[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[41][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][0]~regout\);

-- Location: LCFF_X34_Y13_N1
\my_data_memory|register[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][0]~regout\);

-- Location: LCFF_X35_Y15_N15
\my_data_memory|register[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[33][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][0]~regout\);

-- Location: LCCOMB_X38_Y15_N4
\MuxResSrc|out_mux[0]~954\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~954_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[37][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[33][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[37][0]~regout\,
	datab => \my_data_memory|register[33][0]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~954_combout\);

-- Location: LCFF_X36_Y13_N3
\my_data_memory|register[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][0]~regout\);

-- Location: LCCOMB_X37_Y15_N28
\MuxResSrc|out_mux[0]~955\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~955_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~954_combout\ & (\my_data_memory|register[45][0]~regout\)) # (!\MuxResSrc|out_mux[0]~954_combout\ & ((\my_data_memory|register[41][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[45][0]~regout\,
	datab => \my_data_memory|register[41][0]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[0]~954_combout\,
	combout => \MuxResSrc|out_mux[0]~955_combout\);

-- Location: LCFF_X37_Y15_N15
\my_data_memory|register[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][0]~regout\);

-- Location: LCFF_X36_Y14_N13
\my_data_memory|register[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[36][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][0]~regout\);

-- Location: LCFF_X37_Y17_N25
\my_data_memory|register[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][0]~regout\);

-- Location: LCCOMB_X37_Y17_N24
\MuxResSrc|out_mux[0]~956\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~956_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[36][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[32][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[36][0]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[32][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~956_combout\);

-- Location: LCFF_X37_Y14_N1
\my_data_memory|register[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][0]~regout\);

-- Location: LCCOMB_X37_Y15_N14
\MuxResSrc|out_mux[0]~957\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~957_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~956_combout\ & (\my_data_memory|register[44][0]~regout\)) # (!\MuxResSrc|out_mux[0]~956_combout\ & ((\my_data_memory|register[40][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[44][0]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[40][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~956_combout\,
	combout => \MuxResSrc|out_mux[0]~957_combout\);

-- Location: LCCOMB_X37_Y15_N16
\MuxResSrc|out_mux[0]~958\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~958_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[0]~955_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[0]~957_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[0]~957_combout\,
	datad => \MuxResSrc|out_mux[0]~955_combout\,
	combout => \MuxResSrc|out_mux[0]~958_combout\);

-- Location: LCFF_X37_Y13_N27
\my_data_memory|register[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][0]~regout\);

-- Location: LCFF_X38_Y13_N25
\my_data_memory|register[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[39][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][0]~regout\);

-- Location: LCFF_X35_Y15_N29
\my_data_memory|register[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[35][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][0]~regout\);

-- Location: LCCOMB_X37_Y13_N12
\MuxResSrc|out_mux[0]~959\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~959_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[39][0]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[35][0]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[35][0]~regout\,
	datab => \my_data_memory|register[39][0]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~959_combout\);

-- Location: LCFF_X38_Y13_N3
\my_data_memory|register[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[47][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][0]~regout\);

-- Location: LCCOMB_X37_Y13_N26
\MuxResSrc|out_mux[0]~960\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~960_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~959_combout\ & (\my_data_memory|register[47][0]~regout\)) # (!\MuxResSrc|out_mux[0]~959_combout\ & ((\my_data_memory|register[43][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[47][0]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[43][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~959_combout\,
	combout => \MuxResSrc|out_mux[0]~960_combout\);

-- Location: LCCOMB_X37_Y15_N22
\MuxResSrc|out_mux[0]~961\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~961_combout\ = (\MuxResSrc|out_mux[0]~958_combout\ & (((\MuxResSrc|out_mux[0]~960_combout\) # (!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[0]~958_combout\ & (\MuxResSrc|out_mux[0]~953_combout\ & (\myULA|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~958_combout\,
	datab => \MuxResSrc|out_mux[0]~953_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[0]~960_combout\,
	combout => \MuxResSrc|out_mux[0]~961_combout\);

-- Location: LCFF_X35_Y26_N11
\my_data_memory|register[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][0]~regout\);

-- Location: LCFF_X36_Y27_N21
\my_data_memory|register[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[22][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][0]~regout\);

-- Location: LCFF_X43_Y26_N31
\my_data_memory|register[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[30][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][0]~regout\);

-- Location: LCFF_X35_Y24_N9
\my_data_memory|register[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][0]~regout\);

-- Location: LCFF_X38_Y26_N25
\my_data_memory|register[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][0]~regout\);

-- Location: LCFF_X37_Y24_N23
\my_data_memory|register[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[23][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][0]~regout\);

-- Location: LCFF_X36_Y25_N11
\my_data_memory|register[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][0]~regout\);

-- Location: LCFF_X37_Y27_N19
\my_data_memory|register[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[13][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][0]~regout\);

-- Location: LCFF_X40_Y23_N31
\my_data_memory|register[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[15][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][0]~regout\);

-- Location: LCFF_X37_Y16_N17
\my_data_memory|register[53][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[53][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][0]~regout\);

-- Location: LCFF_X42_Y15_N23
\my_data_memory|register[57][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][0]~regout\);

-- Location: LCFF_X41_Y15_N11
\my_data_memory|register[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][0]~regout\);

-- Location: LCCOMB_X38_Y15_N30
\MuxResSrc|out_mux[0]~983\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~983_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[57][0]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[49][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[57][0]~regout\,
	datab => \my_data_memory|register[49][0]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~983_combout\);

-- Location: LCFF_X40_Y15_N31
\my_data_memory|register[61][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[61][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][0]~regout\);

-- Location: LCCOMB_X38_Y15_N0
\MuxResSrc|out_mux[0]~984\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~984_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[0]~983_combout\ & (\my_data_memory|register[61][0]~regout\)) # (!\MuxResSrc|out_mux[0]~983_combout\ & ((\my_data_memory|register[53][0]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[0]~983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[61][0]~regout\,
	datab => \my_data_memory|register[53][0]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[0]~983_combout\,
	combout => \MuxResSrc|out_mux[0]~984_combout\);

-- Location: LCFF_X38_Y16_N13
\my_data_memory|register[58][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][0]~regout\);

-- Location: LCFF_X33_Y16_N13
\my_data_memory|register[54][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[54][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][0]~regout\);

-- Location: LCFF_X33_Y16_N7
\my_data_memory|register[50][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][0]~regout\);

-- Location: LCCOMB_X33_Y16_N6
\MuxResSrc|out_mux[0]~985\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~985_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[54][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[50][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[54][0]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[50][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~985_combout\);

-- Location: LCFF_X42_Y16_N11
\my_data_memory|register[62][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[62][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][0]~regout\);

-- Location: LCCOMB_X38_Y16_N12
\MuxResSrc|out_mux[0]~986\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~986_combout\ = (\MuxResSrc|out_mux[0]~985_combout\ & ((\my_data_memory|register[62][0]~regout\) # ((!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[0]~985_combout\ & (((\my_data_memory|register[58][0]~regout\ & 
-- \myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~985_combout\,
	datab => \my_data_memory|register[62][0]~regout\,
	datac => \my_data_memory|register[58][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~986_combout\);

-- Location: LCFF_X37_Y16_N15
\my_data_memory|register[52][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[52][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][0]~regout\);

-- Location: LCFF_X38_Y14_N25
\my_data_memory|register[56][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[56][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][0]~regout\);

-- Location: LCFF_X38_Y16_N7
\my_data_memory|register[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][0]~regout\);

-- Location: LCCOMB_X38_Y16_N6
\MuxResSrc|out_mux[0]~987\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~987_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[56][0]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[48][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[56][0]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[48][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~987_combout\);

-- Location: LCFF_X38_Y14_N3
\my_data_memory|register[60][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[60][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][0]~regout\);

-- Location: LCCOMB_X38_Y16_N8
\MuxResSrc|out_mux[0]~988\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~988_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[0]~987_combout\ & ((\my_data_memory|register[60][0]~regout\))) # (!\MuxResSrc|out_mux[0]~987_combout\ & (\my_data_memory|register[52][0]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[0]~987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[52][0]~regout\,
	datab => \my_data_memory|register[60][0]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[0]~987_combout\,
	combout => \MuxResSrc|out_mux[0]~988_combout\);

-- Location: LCCOMB_X38_Y16_N14
\MuxResSrc|out_mux[0]~989\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~989_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~986_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[0]~988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[0]~988_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[0]~986_combout\,
	combout => \MuxResSrc|out_mux[0]~989_combout\);

-- Location: LCFF_X41_Y16_N1
\my_data_memory|register[59][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[59][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][0]~regout\);

-- Location: LCFF_X40_Y16_N3
\my_data_memory|register[55][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][0]~regout\);

-- Location: LCFF_X40_Y16_N25
\my_data_memory|register[51][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][0]~regout\);

-- Location: LCCOMB_X41_Y17_N0
\MuxResSrc|out_mux[0]~990\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~990_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[55][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[51][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[55][0]~regout\,
	datab => \my_data_memory|register[51][0]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~990_combout\);

-- Location: LCFF_X41_Y17_N27
\my_data_memory|register[63][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][0]~regout\);

-- Location: LCCOMB_X41_Y17_N26
\MuxResSrc|out_mux[0]~991\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~991_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~990_combout\ & ((\my_data_memory|register[63][0]~regout\))) # (!\MuxResSrc|out_mux[0]~990_combout\ & (\my_data_memory|register[59][0]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[59][0]~regout\,
	datac => \my_data_memory|register[63][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~990_combout\,
	combout => \MuxResSrc|out_mux[0]~991_combout\);

-- Location: LCCOMB_X38_Y16_N24
\MuxResSrc|out_mux[0]~992\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~992_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[0]~989_combout\ & (\MuxResSrc|out_mux[0]~991_combout\)) # (!\MuxResSrc|out_mux[0]~989_combout\ & ((\MuxResSrc|out_mux[0]~984_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[0]~989_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[0]~989_combout\,
	datac => \MuxResSrc|out_mux[0]~991_combout\,
	datad => \MuxResSrc|out_mux[0]~984_combout\,
	combout => \MuxResSrc|out_mux[0]~992_combout\);

-- Location: LCFF_X42_Y20_N1
\my_data_memory|register[230][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][0]~regout\);

-- Location: LCFF_X44_Y24_N23
\my_data_memory|register[214][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[214][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][0]~regout\);

-- Location: LCFF_X45_Y17_N5
\my_data_memory|register[198][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][0]~regout\);

-- Location: LCCOMB_X43_Y20_N30
\MuxResSrc|out_mux[0]~995\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~995_combout\ = (\myULA|Add0~21_combout\ & (((\my_data_memory|register[214][0]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (\my_data_memory|register[198][0]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[198][0]~regout\,
	datab => \my_data_memory|register[214][0]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~995_combout\);

-- Location: LCFF_X45_Y18_N3
\my_data_memory|register[246][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][0]~regout\);

-- Location: LCCOMB_X42_Y20_N0
\MuxResSrc|out_mux[0]~996\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~996_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~995_combout\ & (\my_data_memory|register[246][0]~regout\)) # (!\MuxResSrc|out_mux[0]~995_combout\ & ((\my_data_memory|register[230][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[246][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[230][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~995_combout\,
	combout => \MuxResSrc|out_mux[0]~996_combout\);

-- Location: LCFF_X38_Y19_N31
\my_data_memory|register[220][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][0]~regout\);

-- Location: LCFF_X42_Y17_N17
\my_data_memory|register[212][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][0]~regout\);

-- Location: LCFF_X42_Y18_N15
\my_data_memory|register[228][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[228][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][0]~regout\);

-- Location: LCFF_X44_Y21_N9
\my_data_memory|register[254][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[254][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][0]~regout\);

-- Location: LCFF_X46_Y23_N1
\my_data_memory|register[233][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[233][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][0]~regout\);

-- Location: LCFF_X44_Y23_N15
\my_data_memory|register[201][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][0]~regout\);

-- Location: LCCOMB_X45_Y23_N16
\MuxResSrc|out_mux[0]~1005\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1005_combout\ = (\myULA|Add0~41_combout\ & (((\my_data_memory|register[233][0]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (\my_data_memory|register[201][0]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[201][0]~regout\,
	datab => \my_data_memory|register[233][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1005_combout\);

-- Location: LCFF_X43_Y17_N31
\my_data_memory|register[227][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][0]~regout\);

-- Location: LCFF_X46_Y20_N23
\my_data_memory|register[211][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[211][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][0]~regout\);

-- Location: LCFF_X41_Y26_N5
\my_data_memory|register[241][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[241][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][0]~regout\);

-- Location: LCFF_X44_Y19_N5
\my_data_memory|register[203][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][0]~regout\);

-- Location: LCFF_X43_Y19_N9
\my_data_memory|register[251][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][0]~regout\);

-- Location: LCFF_X42_Y20_N3
\my_data_memory|register[226][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][0]~regout\);

-- Location: LCFF_X40_Y19_N25
\my_data_memory|register[210][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][0]~regout\);

-- Location: LCFF_X41_Y17_N9
\my_data_memory|register[208][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][0]~regout\);

-- Location: LCFF_X42_Y23_N17
\my_data_memory|register[234][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[234][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][0]~regout\);

-- Location: LCFF_X43_Y24_N19
\my_data_memory|register[237][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[237][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][0]~regout\);

-- Location: LCFF_X44_Y20_N13
\my_data_memory|register[199][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][0]~regout\);

-- Location: LCFF_X40_Y25_N19
\my_data_memory|register[213][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][0]~regout\);

-- Location: LCFF_X40_Y25_N1
\my_data_memory|register[197][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][0]~regout\);

-- Location: LCFF_X44_Y20_N19
\my_data_memory|register[207][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][0]~regout\);

-- Location: LCFF_X28_Y18_N9
\my_data_memory|register[145][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[145][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][7]~regout\);

-- Location: LCFF_X34_Y14_N3
\my_data_memory|register[171][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][7]~regout\);

-- Location: LCFF_X31_Y17_N29
\my_data_memory|register[137][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][7]~regout\);

-- Location: LCFF_X27_Y19_N17
\my_data_memory|register[139][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][7]~regout\);

-- Location: LCFF_X40_Y22_N11
\my_data_memory|register[185][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[185][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][7]~regout\);

-- Location: LCFF_X29_Y17_N9
\my_data_memory|register[179][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[179][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][7]~regout\);

-- Location: LCFF_X31_Y19_N7
\my_data_memory|register[177][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][7]~regout\);

-- Location: LCCOMB_X38_Y17_N18
\MuxResSrc|out_mux[7]~1046\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1046_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[179][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((!\myULA|Add0~33_combout\ & \my_data_memory|register[177][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[179][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \my_data_memory|register[177][7]~regout\,
	combout => \MuxResSrc|out_mux[7]~1046_combout\);

-- Location: LCFF_X27_Y19_N3
\my_data_memory|register[187][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][7]~regout\);

-- Location: LCCOMB_X38_Y17_N24
\MuxResSrc|out_mux[7]~1047\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1047_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1046_combout\ & ((\my_data_memory|register[187][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1046_combout\ & (\my_data_memory|register[185][7]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[185][7]~regout\,
	datab => \my_data_memory|register[187][7]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[7]~1046_combout\,
	combout => \MuxResSrc|out_mux[7]~1047_combout\);

-- Location: LCFF_X28_Y16_N7
\my_data_memory|register[150][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[150][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][7]~regout\);

-- Location: LCFF_X29_Y15_N9
\my_data_memory|register[158][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[158][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][7]~regout\);

-- Location: LCFF_X27_Y16_N27
\my_data_memory|register[166][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[166][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][7]~regout\);

-- Location: LCFF_X30_Y14_N1
\my_data_memory|register[172][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[172][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][7]~regout\);

-- Location: LCFF_X33_Y15_N29
\my_data_memory|register[142][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[142][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][7]~regout\);

-- Location: LCFF_X27_Y17_N27
\my_data_memory|register[188][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][7]~regout\);

-- Location: LCFF_X29_Y15_N3
\my_data_memory|register[182][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[182][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][7]~regout\);

-- Location: LCFF_X31_Y16_N1
\my_data_memory|register[180][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][7]~regout\);

-- Location: LCCOMB_X31_Y16_N0
\MuxResSrc|out_mux[7]~1056\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1056_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[182][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[180][7]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[182][7]~regout\,
	datac => \my_data_memory|register[180][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1056_combout\);

-- Location: LCFF_X33_Y15_N19
\my_data_memory|register[190][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[190][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][7]~regout\);

-- Location: LCCOMB_X27_Y17_N26
\MuxResSrc|out_mux[7]~1057\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1057_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1056_combout\ & (\my_data_memory|register[190][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1056_combout\ & ((\my_data_memory|register[188][7]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[190][7]~regout\,
	datac => \my_data_memory|register[188][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1056_combout\,
	combout => \MuxResSrc|out_mux[7]~1057_combout\);

-- Location: LCFF_X36_Y19_N13
\my_data_memory|register[152][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][7]~regout\);

-- Location: LCFF_X27_Y20_N9
\my_data_memory|register[130][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][7]~regout\);

-- Location: LCFF_X32_Y16_N5
\my_data_memory|register[136][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][7]~regout\);

-- Location: LCFF_X29_Y16_N15
\my_data_memory|register[178][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[178][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][7]~regout\);

-- Location: LCFF_X46_Y18_N3
\my_data_memory|register[151][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][7]~regout\);

-- Location: LCFF_X31_Y13_N17
\my_data_memory|register[141][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][7]~regout\);

-- Location: LCFF_X29_Y20_N29
\my_data_memory|register[149][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][7]~regout\);

-- Location: LCFF_X31_Y15_N9
\my_data_memory|register[165][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[165][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][7]~regout\);

-- Location: LCFF_X33_Y26_N1
\my_data_memory|register[143][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[143][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][7]~regout\);

-- Location: LCFF_X30_Y13_N7
\my_data_memory|register[191][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][7]~regout\);

-- Location: LCFF_X37_Y14_N11
\my_data_memory|register[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[44][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][7]~regout\);

-- Location: LCFF_X36_Y15_N27
\my_data_memory|register[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[38][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][7]~regout\);

-- Location: LCFF_X36_Y14_N19
\my_data_memory|register[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][7]~regout\);

-- Location: LCCOMB_X36_Y14_N18
\MuxResSrc|out_mux[7]~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1081_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[38][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[36][7]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[38][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[36][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1081_combout\);

-- Location: LCFF_X36_Y14_N17
\my_data_memory|register[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][7]~regout\);

-- Location: LCCOMB_X36_Y14_N16
\MuxResSrc|out_mux[7]~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1082_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1081_combout\ & ((\my_data_memory|register[46][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1081_combout\ & (\my_data_memory|register[44][7]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[44][7]~regout\,
	datac => \my_data_memory|register[46][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1081_combout\,
	combout => \MuxResSrc|out_mux[7]~1082_combout\);

-- Location: LCFF_X37_Y13_N31
\my_data_memory|register[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[43][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][7]~regout\);

-- Location: LCFF_X37_Y15_N25
\my_data_memory|register[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][7]~regout\);

-- Location: LCFF_X36_Y13_N29
\my_data_memory|register[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][7]~regout\);

-- Location: LCFF_X38_Y13_N7
\my_data_memory|register[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][7]~regout\);

-- Location: LCFF_X32_Y21_N9
\my_data_memory|register[99][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[99][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][7]~regout\);

-- Location: LCFF_X29_Y21_N23
\my_data_memory|register[102][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][7]~regout\);

-- Location: LCFF_X28_Y22_N13
\my_data_memory|register[83][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][7]~regout\);

-- Location: LCFF_X33_Y22_N9
\my_data_memory|register[87][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][7]~regout\);

-- Location: LCFF_X31_Y20_N27
\my_data_memory|register[70][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][7]~regout\);

-- Location: LCFF_X27_Y21_N15
\my_data_memory|register[118][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][7]~regout\);

-- Location: LCFF_X32_Y26_N17
\my_data_memory|register[77][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][7]~regout\);

-- Location: LCFF_X30_Y23_N17
\my_data_memory|register[120][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[120][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][7]~regout\);

-- Location: LCFF_X30_Y27_N11
\my_data_memory|register[73][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[73][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][7]~regout\);

-- Location: LCFF_X30_Y24_N7
\my_data_memory|register[104][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][7]~regout\);

-- Location: LCFF_X31_Y26_N13
\my_data_memory|register[93][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[93][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][7]~regout\);

-- Location: LCFF_X30_Y23_N31
\my_data_memory|register[124][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[124][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][7]~regout\);

-- Location: LCFF_X33_Y23_N29
\my_data_memory|register[92][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][7]~regout\);

-- Location: LCCOMB_X33_Y23_N28
\MuxResSrc|out_mux[7]~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1108_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[124][7]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[92][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[124][7]~regout\,
	datac => \my_data_memory|register[92][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1108_combout\);

-- Location: LCFF_X31_Y26_N19
\my_data_memory|register[125][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[125][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][7]~regout\);

-- Location: LCCOMB_X33_Y26_N18
\MuxResSrc|out_mux[7]~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1109_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1108_combout\ & (\my_data_memory|register[125][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1108_combout\ & ((\my_data_memory|register[93][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[125][7]~regout\,
	datab => \my_data_memory|register[93][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[7]~1108_combout\,
	combout => \MuxResSrc|out_mux[7]~1109_combout\);

-- Location: LCFF_X28_Y20_N9
\my_data_memory|register[84][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[84][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][7]~regout\);

-- Location: LCFF_X29_Y27_N5
\my_data_memory|register[81][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][7]~regout\);

-- Location: LCFF_X32_Y21_N1
\my_data_memory|register[97][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[97][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][7]~regout\);

-- Location: LCFF_X30_Y20_N17
\my_data_memory|register[100][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[100][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][7]~regout\);

-- Location: LCFF_X28_Y20_N27
\my_data_memory|register[68][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[68][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][7]~regout\);

-- Location: LCFF_X29_Y23_N21
\my_data_memory|register[116][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][7]~regout\);

-- Location: LCFF_X32_Y25_N31
\my_data_memory|register[94][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][7]~regout\);

-- Location: LCFF_X38_Y25_N23
\my_data_memory|register[107][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][7]~regout\);

-- Location: LCFF_X31_Y21_N23
\my_data_memory|register[75][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[75][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][7]~regout\);

-- Location: LCFF_X30_Y25_N31
\my_data_memory|register[123][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][7]~regout\);

-- Location: LCFF_X27_Y22_N29
\my_data_memory|register[127][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[127][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][7]~regout\);

-- Location: LCFF_X36_Y25_N17
\my_data_memory|register[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][7]~regout\);

-- Location: LCFF_X38_Y24_N7
\my_data_memory|register[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][7]~regout\);

-- Location: LCFF_X37_Y26_N25
\my_data_memory|register[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][7]~regout\);

-- Location: LCFF_X43_Y26_N11
\my_data_memory|register[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][7]~regout\);

-- Location: LCFF_X36_Y26_N11
\my_data_memory|register[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][7]~regout\);

-- Location: LCCOMB_X36_Y26_N10
\MuxResSrc|out_mux[7]~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1142_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[30][7]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[26][7]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[30][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[26][7]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1142_combout\);

-- Location: LCFF_X38_Y26_N19
\my_data_memory|register[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[31][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][7]~regout\);

-- Location: LCCOMB_X37_Y26_N24
\MuxResSrc|out_mux[7]~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1143_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1142_combout\ & (\my_data_memory|register[31][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1142_combout\ & ((\my_data_memory|register[27][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[31][7]~regout\,
	datac => \my_data_memory|register[27][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1142_combout\,
	combout => \MuxResSrc|out_mux[7]~1143_combout\);

-- Location: LCFF_X37_Y23_N31
\my_data_memory|register[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][7]~regout\);

-- Location: LCFF_X42_Y15_N5
\my_data_memory|register[57][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[57][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][7]~regout\);

-- Location: LCFF_X42_Y25_N11
\my_data_memory|register[60][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[60][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][7]~regout\);

-- Location: LCFF_X40_Y16_N7
\my_data_memory|register[51][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[51][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][7]~regout\);

-- Location: LCFF_X40_Y16_N17
\my_data_memory|register[55][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[55][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][7]~regout\);

-- Location: LCFF_X37_Y16_N27
\my_data_memory|register[53][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][7]~regout\);

-- Location: LCFF_X42_Y16_N21
\my_data_memory|register[62][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][7]~regout\);

-- Location: LCFF_X41_Y16_N17
\my_data_memory|register[59][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][7]~regout\);

-- Location: LCFF_X41_Y15_N9
\my_data_memory|register[58][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][7]~regout\);

-- Location: LCCOMB_X41_Y15_N22
\MuxResSrc|out_mux[7]~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1161_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[59][7]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[58][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[59][7]~regout\,
	datab => \my_data_memory|register[58][7]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1161_combout\);

-- Location: LCFF_X40_Y15_N13
\my_data_memory|register[63][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[63][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][7]~regout\);

-- Location: LCCOMB_X41_Y15_N28
\MuxResSrc|out_mux[7]~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1162_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1161_combout\ & (\my_data_memory|register[63][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1161_combout\ & ((\my_data_memory|register[62][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[63][7]~regout\,
	datab => \my_data_memory|register[62][7]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[7]~1161_combout\,
	combout => \MuxResSrc|out_mux[7]~1162_combout\);

-- Location: LCFF_X41_Y22_N7
\my_data_memory|register[248][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][7]~regout\);

-- Location: LCFF_X43_Y24_N25
\my_data_memory|register[236][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][7]~regout\);

-- Location: LCFF_X42_Y22_N3
\my_data_memory|register[232][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][7]~regout\);

-- Location: LCCOMB_X42_Y22_N2
\MuxResSrc|out_mux[7]~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1166_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[236][7]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[232][7]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[236][7]~regout\,
	datac => \my_data_memory|register[232][7]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[7]~1166_combout\);

-- Location: LCFF_X43_Y23_N31
\my_data_memory|register[252][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][7]~regout\);

-- Location: LCCOMB_X43_Y23_N30
\MuxResSrc|out_mux[7]~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1167_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1166_combout\ & ((\my_data_memory|register[252][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1166_combout\ & (\my_data_memory|register[248][7]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[248][7]~regout\,
	datac => \my_data_memory|register[252][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1166_combout\,
	combout => \MuxResSrc|out_mux[7]~1167_combout\);

-- Location: LCFF_X45_Y23_N13
\my_data_memory|register[217][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][7]~regout\);

-- Location: LCFF_X43_Y22_N1
\my_data_memory|register[205][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[205][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][7]~regout\);

-- Location: LCFF_X44_Y23_N5
\my_data_memory|register[201][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[201][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][7]~regout\);

-- Location: LCCOMB_X43_Y23_N20
\MuxResSrc|out_mux[7]~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1168_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[205][7]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[201][7]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[201][7]~regout\,
	datab => \my_data_memory|register[205][7]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[7]~1168_combout\);

-- Location: LCFF_X38_Y22_N23
\my_data_memory|register[221][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[221][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][7]~regout\);

-- Location: LCCOMB_X43_Y23_N2
\MuxResSrc|out_mux[7]~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1169_combout\ = (\MuxResSrc|out_mux[7]~1168_combout\ & (((\my_data_memory|register[221][7]~regout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[7]~1168_combout\ & (\my_data_memory|register[217][7]~regout\ & 
-- ((\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[217][7]~regout\,
	datab => \my_data_memory|register[221][7]~regout\,
	datac => \MuxResSrc|out_mux[7]~1168_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[7]~1169_combout\);

-- Location: LCFF_X27_Y17_N29
\my_data_memory|register[216][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][7]~regout\);

-- Location: LCFF_X42_Y19_N13
\my_data_memory|register[204][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[204][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][7]~regout\);

-- Location: LCFF_X42_Y22_N13
\my_data_memory|register[200][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][7]~regout\);

-- Location: LCCOMB_X43_Y23_N4
\MuxResSrc|out_mux[7]~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1170_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[204][7]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[200][7]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[200][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[204][7]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[7]~1170_combout\);

-- Location: LCFF_X42_Y19_N31
\my_data_memory|register[220][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[220][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][7]~regout\);

-- Location: LCCOMB_X43_Y23_N14
\MuxResSrc|out_mux[7]~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1171_combout\ = (\MuxResSrc|out_mux[7]~1170_combout\ & ((\my_data_memory|register[220][7]~regout\) # ((!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[7]~1170_combout\ & (((\my_data_memory|register[216][7]~regout\ & 
-- \myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[220][7]~regout\,
	datab => \my_data_memory|register[216][7]~regout\,
	datac => \MuxResSrc|out_mux[7]~1170_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[7]~1171_combout\);

-- Location: LCCOMB_X43_Y23_N24
\MuxResSrc|out_mux[7]~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1172_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1169_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[7]~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[7]~1171_combout\,
	datad => \MuxResSrc|out_mux[7]~1169_combout\,
	combout => \MuxResSrc|out_mux[7]~1172_combout\);

-- Location: LCFF_X43_Y23_N19
\my_data_memory|register[249][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][7]~regout\);

-- Location: LCFF_X43_Y24_N7
\my_data_memory|register[237][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][7]~regout\);

-- Location: LCFF_X46_Y23_N23
\my_data_memory|register[233][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[233][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][7]~regout\);

-- Location: LCCOMB_X43_Y23_N0
\MuxResSrc|out_mux[7]~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1173_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[237][7]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[233][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[233][7]~regout\,
	datab => \my_data_memory|register[237][7]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1173_combout\);

-- Location: LCFF_X41_Y22_N1
\my_data_memory|register[253][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][7]~regout\);

-- Location: LCCOMB_X43_Y23_N18
\MuxResSrc|out_mux[7]~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1174_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1173_combout\ & (\my_data_memory|register[253][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1173_combout\ & ((\my_data_memory|register[249][7]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[253][7]~regout\,
	datac => \my_data_memory|register[249][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1173_combout\,
	combout => \MuxResSrc|out_mux[7]~1174_combout\);

-- Location: LCCOMB_X43_Y23_N6
\MuxResSrc|out_mux[7]~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1175_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1172_combout\ & (\MuxResSrc|out_mux[7]~1174_combout\)) # (!\MuxResSrc|out_mux[7]~1172_combout\ & ((\MuxResSrc|out_mux[7]~1167_combout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[7]~1174_combout\,
	datac => \MuxResSrc|out_mux[7]~1172_combout\,
	datad => \MuxResSrc|out_mux[7]~1167_combout\,
	combout => \MuxResSrc|out_mux[7]~1175_combout\);

-- Location: LCFF_X43_Y17_N23
\my_data_memory|register[227][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[227][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][7]~regout\);

-- Location: LCFF_X42_Y20_N5
\my_data_memory|register[230][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[230][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][7]~regout\);

-- Location: LCFF_X42_Y20_N11
\my_data_memory|register[226][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[226][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][7]~regout\);

-- Location: LCCOMB_X42_Y25_N8
\MuxResSrc|out_mux[7]~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1176_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[230][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[226][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[230][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[226][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1176_combout\);

-- Location: LCFF_X43_Y17_N5
\my_data_memory|register[231][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[231][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][7]~regout\);

-- Location: LCCOMB_X42_Y25_N6
\MuxResSrc|out_mux[7]~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1177_combout\ = (\MuxResSrc|out_mux[7]~1176_combout\ & ((\my_data_memory|register[231][7]~regout\) # ((!\myULA|Add0~39_combout\)))) # (!\MuxResSrc|out_mux[7]~1176_combout\ & (((\my_data_memory|register[227][7]~regout\ & 
-- \myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[231][7]~regout\,
	datab => \my_data_memory|register[227][7]~regout\,
	datac => \MuxResSrc|out_mux[7]~1176_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1177_combout\);

-- Location: LCFF_X44_Y24_N17
\my_data_memory|register[214][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[214][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][7]~regout\);

-- Location: LCFF_X46_Y20_N5
\my_data_memory|register[211][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[211][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][7]~regout\);

-- Location: LCFF_X40_Y19_N1
\my_data_memory|register[210][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][7]~regout\);

-- Location: LCCOMB_X40_Y19_N0
\MuxResSrc|out_mux[7]~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1178_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[211][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[210][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[211][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[210][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1178_combout\);

-- Location: LCFF_X40_Y19_N23
\my_data_memory|register[215][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][7]~regout\);

-- Location: LCCOMB_X40_Y19_N22
\MuxResSrc|out_mux[7]~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1179_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1178_combout\ & ((\my_data_memory|register[215][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1178_combout\ & (\my_data_memory|register[214][7]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[214][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[215][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1178_combout\,
	combout => \MuxResSrc|out_mux[7]~1179_combout\);

-- Location: LCFF_X41_Y20_N25
\my_data_memory|register[195][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][7]~regout\);

-- Location: LCFF_X45_Y17_N11
\my_data_memory|register[198][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][7]~regout\);

-- Location: LCFF_X40_Y17_N17
\my_data_memory|register[194][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][7]~regout\);

-- Location: LCCOMB_X40_Y17_N16
\MuxResSrc|out_mux[7]~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1180_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[198][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[194][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[198][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[194][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1180_combout\);

-- Location: LCFF_X44_Y20_N25
\my_data_memory|register[199][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[199][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][7]~regout\);

-- Location: LCCOMB_X41_Y20_N24
\MuxResSrc|out_mux[7]~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1181_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1180_combout\ & (\my_data_memory|register[199][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1180_combout\ & ((\my_data_memory|register[195][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[199][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[195][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1180_combout\,
	combout => \MuxResSrc|out_mux[7]~1181_combout\);

-- Location: LCCOMB_X41_Y25_N8
\MuxResSrc|out_mux[7]~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1182_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[7]~1179_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[7]~1179_combout\,
	datad => \MuxResSrc|out_mux[7]~1181_combout\,
	combout => \MuxResSrc|out_mux[7]~1182_combout\);

-- Location: LCFF_X41_Y21_N7
\my_data_memory|register[246][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][7]~regout\);

-- Location: LCFF_X41_Y20_N31
\my_data_memory|register[243][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][7]~regout\);

-- Location: LCFF_X41_Y21_N13
\my_data_memory|register[242][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][7]~regout\);

-- Location: LCCOMB_X41_Y21_N12
\MuxResSrc|out_mux[7]~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1183_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[243][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[242][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[243][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[242][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1183_combout\);

-- Location: LCFF_X45_Y21_N7
\my_data_memory|register[247][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][7]~regout\);

-- Location: LCCOMB_X41_Y21_N6
\MuxResSrc|out_mux[7]~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1184_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1183_combout\ & (\my_data_memory|register[247][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1183_combout\ & ((\my_data_memory|register[246][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[247][7]~regout\,
	datac => \my_data_memory|register[246][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1183_combout\,
	combout => \MuxResSrc|out_mux[7]~1184_combout\);

-- Location: LCCOMB_X42_Y25_N28
\MuxResSrc|out_mux[7]~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1185_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1182_combout\ & ((\MuxResSrc|out_mux[7]~1184_combout\))) # (!\MuxResSrc|out_mux[7]~1182_combout\ & (\MuxResSrc|out_mux[7]~1177_combout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1177_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[7]~1184_combout\,
	datad => \MuxResSrc|out_mux[7]~1182_combout\,
	combout => \MuxResSrc|out_mux[7]~1185_combout\);

-- Location: LCFF_X42_Y17_N31
\my_data_memory|register[212][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[212][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][7]~regout\);

-- Location: LCFF_X43_Y25_N13
\my_data_memory|register[209][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][7]~regout\);

-- Location: LCFF_X41_Y23_N3
\my_data_memory|register[208][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][7]~regout\);

-- Location: LCCOMB_X43_Y25_N2
\MuxResSrc|out_mux[7]~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1186_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[209][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[208][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[209][7]~regout\,
	datab => \my_data_memory|register[208][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1186_combout\);

-- Location: LCFF_X43_Y25_N29
\my_data_memory|register[213][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][7]~regout\);

-- Location: LCCOMB_X43_Y25_N28
\MuxResSrc|out_mux[7]~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1187_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1186_combout\ & ((\my_data_memory|register[213][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1186_combout\ & (\my_data_memory|register[212][7]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[212][7]~regout\,
	datac => \my_data_memory|register[213][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1186_combout\,
	combout => \MuxResSrc|out_mux[7]~1187_combout\);

-- Location: LCFF_X43_Y21_N25
\my_data_memory|register[225][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[225][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][7]~regout\);

-- Location: LCFF_X42_Y18_N21
\my_data_memory|register[228][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[228][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][7]~regout\);

-- Location: LCFF_X40_Y21_N27
\my_data_memory|register[224][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][7]~regout\);

-- Location: LCCOMB_X42_Y25_N30
\MuxResSrc|out_mux[7]~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1188_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[228][7]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[224][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[224][7]~regout\,
	datab => \my_data_memory|register[228][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1188_combout\);

-- Location: LCFF_X42_Y25_N21
\my_data_memory|register[229][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[229][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][7]~regout\);

-- Location: LCCOMB_X42_Y25_N14
\MuxResSrc|out_mux[7]~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1189_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1188_combout\ & (\my_data_memory|register[229][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1188_combout\ & ((\my_data_memory|register[225][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[229][7]~regout\,
	datab => \my_data_memory|register[225][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[7]~1188_combout\,
	combout => \MuxResSrc|out_mux[7]~1189_combout\);

-- Location: LCFF_X41_Y19_N19
\my_data_memory|register[196][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][7]~regout\);

-- Location: LCFF_X40_Y20_N29
\my_data_memory|register[193][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][7]~regout\);

-- Location: LCFF_X40_Y20_N27
\my_data_memory|register[192][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][7]~regout\);

-- Location: LCCOMB_X40_Y20_N26
\MuxResSrc|out_mux[7]~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1190_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[193][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[192][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[193][7]~regout\,
	datac => \my_data_memory|register[192][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1190_combout\);

-- Location: LCFF_X40_Y25_N31
\my_data_memory|register[197][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][7]~regout\);

-- Location: LCCOMB_X41_Y25_N14
\MuxResSrc|out_mux[7]~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1191_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1190_combout\ & (\my_data_memory|register[197][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1190_combout\ & ((\my_data_memory|register[196][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[197][7]~regout\,
	datab => \my_data_memory|register[196][7]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[7]~1190_combout\,
	combout => \MuxResSrc|out_mux[7]~1191_combout\);

-- Location: LCCOMB_X42_Y25_N12
\MuxResSrc|out_mux[7]~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1192_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[7]~1189_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[7]~1189_combout\,
	datad => \MuxResSrc|out_mux[7]~1191_combout\,
	combout => \MuxResSrc|out_mux[7]~1192_combout\);

-- Location: LCFF_X41_Y24_N15
\my_data_memory|register[244][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][7]~regout\);

-- Location: LCFF_X42_Y26_N5
\my_data_memory|register[241][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][7]~regout\);

-- Location: LCFF_X41_Y26_N15
\my_data_memory|register[240][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][7]~regout\);

-- Location: LCCOMB_X41_Y26_N14
\MuxResSrc|out_mux[7]~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1193_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[241][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[240][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[241][7]~regout\,
	datac => \my_data_memory|register[240][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1193_combout\);

-- Location: LCFF_X42_Y26_N27
\my_data_memory|register[245][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][7]~regout\);

-- Location: LCCOMB_X41_Y26_N16
\MuxResSrc|out_mux[7]~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1194_combout\ = (\MuxResSrc|out_mux[7]~1193_combout\ & ((\my_data_memory|register[245][7]~regout\) # ((!\myULA|Add0~37_combout\)))) # (!\MuxResSrc|out_mux[7]~1193_combout\ & (((\my_data_memory|register[244][7]~regout\ & 
-- \myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[245][7]~regout\,
	datab => \my_data_memory|register[244][7]~regout\,
	datac => \MuxResSrc|out_mux[7]~1193_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1194_combout\);

-- Location: LCCOMB_X42_Y25_N26
\MuxResSrc|out_mux[7]~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1195_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1192_combout\ & ((\MuxResSrc|out_mux[7]~1194_combout\))) # (!\MuxResSrc|out_mux[7]~1192_combout\ & (\MuxResSrc|out_mux[7]~1187_combout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[7]~1187_combout\,
	datac => \MuxResSrc|out_mux[7]~1194_combout\,
	datad => \MuxResSrc|out_mux[7]~1192_combout\,
	combout => \MuxResSrc|out_mux[7]~1195_combout\);

-- Location: LCCOMB_X42_Y25_N0
\MuxResSrc|out_mux[7]~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1196_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\) # (\MuxResSrc|out_mux[7]~1185_combout\)))) # (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[7]~1195_combout\ & (!\myULA|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[7]~1195_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[7]~1185_combout\,
	combout => \MuxResSrc|out_mux[7]~1196_combout\);

-- Location: LCFF_X44_Y20_N31
\my_data_memory|register[207][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[207][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][7]~regout\);

-- Location: LCFF_X42_Y24_N3
\my_data_memory|register[238][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][7]~regout\);

-- Location: LCFF_X44_Y22_N5
\my_data_memory|register[206][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][7]~regout\);

-- Location: LCCOMB_X43_Y25_N6
\MuxResSrc|out_mux[7]~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1197_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & ((\my_data_memory|register[238][7]~regout\))) # (!\myULA|Add0~41_combout\ & 
-- (\my_data_memory|register[206][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[206][7]~regout\,
	datab => \my_data_memory|register[238][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1197_combout\);

-- Location: LCFF_X36_Y17_N11
\my_data_memory|register[239][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[239][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][7]~regout\);

-- Location: LCCOMB_X43_Y25_N24
\MuxResSrc|out_mux[7]~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1198_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1197_combout\ & ((\my_data_memory|register[239][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1197_combout\ & (\my_data_memory|register[207][7]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[207][7]~regout\,
	datab => \my_data_memory|register[239][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[7]~1197_combout\,
	combout => \MuxResSrc|out_mux[7]~1198_combout\);

-- Location: LCFF_X43_Y19_N21
\my_data_memory|register[250][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[250][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][7]~regout\);

-- Location: LCFF_X45_Y21_N1
\my_data_memory|register[219][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][7]~regout\);

-- Location: LCFF_X42_Y21_N19
\my_data_memory|register[218][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][7]~regout\);

-- Location: LCCOMB_X42_Y21_N18
\MuxResSrc|out_mux[7]~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1199_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[219][7]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[218][7]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[219][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[218][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1199_combout\);

-- Location: LCFF_X43_Y19_N3
\my_data_memory|register[251][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[251][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][7]~regout\);

-- Location: LCCOMB_X43_Y21_N30
\MuxResSrc|out_mux[7]~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1200_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1199_combout\ & (\my_data_memory|register[251][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1199_combout\ & ((\my_data_memory|register[250][7]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[251][7]~regout\,
	datab => \my_data_memory|register[250][7]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[7]~1199_combout\,
	combout => \MuxResSrc|out_mux[7]~1200_combout\);

-- Location: LCFF_X43_Y20_N29
\my_data_memory|register[234][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][7]~regout\);

-- Location: LCFF_X44_Y19_N1
\my_data_memory|register[203][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][7]~regout\);

-- Location: LCFF_X43_Y18_N23
\my_data_memory|register[202][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][7]~regout\);

-- Location: LCCOMB_X43_Y18_N22
\MuxResSrc|out_mux[7]~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1201_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[203][7]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[202][7]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[203][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[202][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1201_combout\);

-- Location: LCFF_X44_Y18_N17
\my_data_memory|register[235][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][7]~regout\);

-- Location: LCCOMB_X43_Y18_N12
\MuxResSrc|out_mux[7]~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1202_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1201_combout\ & (\my_data_memory|register[235][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1201_combout\ & ((\my_data_memory|register[234][7]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[235][7]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[234][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1201_combout\,
	combout => \MuxResSrc|out_mux[7]~1202_combout\);

-- Location: LCCOMB_X43_Y25_N18
\MuxResSrc|out_mux[7]~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1203_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1200_combout\))) # (!\myULA|Add0~21_combout\ & 
-- (\MuxResSrc|out_mux[7]~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[7]~1202_combout\,
	datad => \MuxResSrc|out_mux[7]~1200_combout\,
	combout => \MuxResSrc|out_mux[7]~1203_combout\);

-- Location: LCFF_X44_Y21_N7
\my_data_memory|register[254][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[254][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][7]~regout\);

-- Location: LCFF_X44_Y19_N11
\my_data_memory|register[223][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][7]~regout\);

-- Location: LCFF_X42_Y21_N9
\my_data_memory|register[222][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][7]~regout\);

-- Location: LCCOMB_X43_Y25_N4
\MuxResSrc|out_mux[7]~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1204_combout\ = (\myULA|Add0~39_combout\ & (((\my_data_memory|register[223][7]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (\my_data_memory|register[222][7]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[222][7]~regout\,
	datab => \my_data_memory|register[223][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1204_combout\);

-- Location: LCFF_X33_Y20_N1
\my_data_memory|register[255][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][7]~regout\);

-- Location: LCCOMB_X43_Y25_N22
\MuxResSrc|out_mux[7]~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1205_combout\ = (\MuxResSrc|out_mux[7]~1204_combout\ & (((\my_data_memory|register[255][7]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[7]~1204_combout\ & (\my_data_memory|register[254][7]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[254][7]~regout\,
	datab => \MuxResSrc|out_mux[7]~1204_combout\,
	datac => \my_data_memory|register[255][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1205_combout\);

-- Location: LCCOMB_X43_Y25_N8
\MuxResSrc|out_mux[7]~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1206_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1203_combout\ & (\MuxResSrc|out_mux[7]~1205_combout\)) # (!\MuxResSrc|out_mux[7]~1203_combout\ & ((\MuxResSrc|out_mux[7]~1198_combout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[7]~1205_combout\,
	datac => \MuxResSrc|out_mux[7]~1198_combout\,
	datad => \MuxResSrc|out_mux[7]~1203_combout\,
	combout => \MuxResSrc|out_mux[7]~1206_combout\);

-- Location: LCCOMB_X42_Y25_N22
\MuxResSrc|out_mux[7]~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1207_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1196_combout\ & ((\MuxResSrc|out_mux[7]~1206_combout\))) # (!\MuxResSrc|out_mux[7]~1196_combout\ & (\MuxResSrc|out_mux[7]~1175_combout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[7]~1175_combout\,
	datac => \MuxResSrc|out_mux[7]~1206_combout\,
	datad => \MuxResSrc|out_mux[7]~1196_combout\,
	combout => \MuxResSrc|out_mux[7]~1207_combout\);

-- Location: LCFF_X31_Y13_N7
\my_data_memory|register[141][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][6]~regout\);

-- Location: LCFF_X30_Y16_N5
\my_data_memory|register[173][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][6]~regout\);

-- Location: LCFF_X32_Y16_N17
\my_data_memory|register[184][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[184][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][6]~regout\);

-- Location: LCFF_X27_Y17_N31
\my_data_memory|register[188][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][6]~regout\);

-- Location: LCFF_X31_Y14_N21
\my_data_memory|register[157][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[157][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][6]~regout\);

-- Location: LCFF_X28_Y14_N31
\my_data_memory|register[163][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[163][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][6]~regout\);

-- Location: LCFF_X27_Y16_N25
\my_data_memory|register[166][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][6]~regout\);

-- Location: LCFF_X27_Y16_N11
\my_data_memory|register[162][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][6]~regout\);

-- Location: LCCOMB_X27_Y16_N10
\MuxResSrc|out_mux[6]~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1220_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[166][6]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[162][6]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[166][6]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[162][6]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[6]~1220_combout\);

-- Location: LCFF_X30_Y15_N9
\my_data_memory|register[167][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[167][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][6]~regout\);

-- Location: LCCOMB_X27_Y16_N0
\MuxResSrc|out_mux[6]~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1221_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1220_combout\ & ((\my_data_memory|register[167][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1220_combout\ & (\my_data_memory|register[163][6]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[163][6]~regout\,
	datab => \my_data_memory|register[167][6]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[6]~1220_combout\,
	combout => \MuxResSrc|out_mux[6]~1221_combout\);

-- Location: LCFF_X28_Y16_N9
\my_data_memory|register[150][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][6]~regout\);

-- Location: LCFF_X28_Y18_N11
\my_data_memory|register[147][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[147][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][6]~regout\);

-- Location: LCFF_X28_Y16_N27
\my_data_memory|register[134][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][6]~regout\);

-- Location: LCFF_X30_Y26_N25
\my_data_memory|register[131][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[131][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][6]~regout\);

-- Location: LCFF_X34_Y14_N25
\my_data_memory|register[161][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][6]~regout\);

-- Location: LCFF_X31_Y18_N21
\my_data_memory|register[164][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[164][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][6]~regout\);

-- Location: LCFF_X35_Y14_N25
\my_data_memory|register[160][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][6]~regout\);

-- Location: LCCOMB_X35_Y14_N24
\MuxResSrc|out_mux[6]~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1230_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[164][6]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[160][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[164][6]~regout\,
	datac => \my_data_memory|register[160][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1230_combout\);

-- Location: LCFF_X31_Y15_N17
\my_data_memory|register[165][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[165][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][6]~regout\);

-- Location: LCCOMB_X34_Y14_N24
\MuxResSrc|out_mux[6]~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1231_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1230_combout\ & (\my_data_memory|register[165][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1230_combout\ & ((\my_data_memory|register[161][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[165][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[161][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1230_combout\,
	combout => \MuxResSrc|out_mux[6]~1231_combout\);

-- Location: LCFF_X35_Y16_N21
\my_data_memory|register[145][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][6]~regout\);

-- Location: LCFF_X32_Y17_N25
\my_data_memory|register[148][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][6]~regout\);

-- Location: LCFF_X31_Y19_N21
\my_data_memory|register[129][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][6]~regout\);

-- Location: LCFF_X34_Y15_N9
\my_data_memory|register[132][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][6]~regout\);

-- Location: LCFF_X31_Y16_N9
\my_data_memory|register[180][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][6]~regout\);

-- Location: LCFF_X31_Y15_N23
\my_data_memory|register[181][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[181][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][6]~regout\);

-- Location: LCFF_X33_Y26_N7
\my_data_memory|register[143][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[143][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][6]~regout\);

-- Location: LCFF_X27_Y18_N25
\my_data_memory|register[155][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[155][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][6]~regout\);

-- Location: LCFF_X27_Y19_N9
\my_data_memory|register[139][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[139][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][6]~regout\);

-- Location: LCCOMB_X29_Y21_N12
\MuxResSrc|out_mux[6]~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1241_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[155][6]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[139][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[139][6]~regout\,
	datab => \my_data_memory|register[155][6]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1241_combout\);

-- Location: LCFF_X28_Y26_N17
\my_data_memory|register[159][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[159][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][6]~regout\);

-- Location: LCCOMB_X29_Y21_N30
\MuxResSrc|out_mux[6]~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1242_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1241_combout\ & ((\my_data_memory|register[159][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1241_combout\ & (\my_data_memory|register[143][6]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[143][6]~regout\,
	datab => \my_data_memory|register[159][6]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[6]~1241_combout\,
	combout => \MuxResSrc|out_mux[6]~1242_combout\);

-- Location: LCFF_X33_Y15_N27
\my_data_memory|register[142][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[142][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][6]~regout\);

-- Location: LCFF_X29_Y15_N15
\my_data_memory|register[158][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][6]~regout\);

-- Location: LCFF_X29_Y23_N7
\my_data_memory|register[116][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][6]~regout\);

-- Location: LCFF_X31_Y20_N21
\my_data_memory|register[86][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[86][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][6]~regout\);

-- Location: LCFF_X28_Y20_N13
\my_data_memory|register[84][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][6]~regout\);

-- Location: LCCOMB_X28_Y20_N12
\MuxResSrc|out_mux[6]~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1252_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[86][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[84][6]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[86][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[84][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1252_combout\);

-- Location: LCFF_X27_Y21_N9
\my_data_memory|register[118][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][6]~regout\);

-- Location: LCCOMB_X27_Y21_N8
\MuxResSrc|out_mux[6]~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1253_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1252_combout\ & ((\my_data_memory|register[118][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1252_combout\ & (\my_data_memory|register[116][6]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[116][6]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[118][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1252_combout\,
	combout => \MuxResSrc|out_mux[6]~1253_combout\);

-- Location: LCFF_X35_Y27_N17
\my_data_memory|register[78][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][6]~regout\);

-- Location: LCFF_X31_Y20_N31
\my_data_memory|register[70][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[70][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][6]~regout\);

-- Location: LCFF_X30_Y23_N25
\my_data_memory|register[124][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][6]~regout\);

-- Location: LCFF_X28_Y21_N25
\my_data_memory|register[94][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][6]~regout\);

-- Location: LCFF_X31_Y21_N21
\my_data_memory|register[105][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[105][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][6]~regout\);

-- Location: LCFF_X32_Y21_N7
\my_data_memory|register[99][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][6]~regout\);

-- Location: LCFF_X28_Y23_N29
\my_data_memory|register[91][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][6]~regout\);

-- Location: LCFF_X31_Y21_N15
\my_data_memory|register[75][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[75][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][6]~regout\);

-- Location: LCFF_X27_Y23_N21
\my_data_memory|register[121][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[121][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][6]~regout\);

-- Location: LCFF_X30_Y21_N11
\my_data_memory|register[98][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][6]~regout\);

-- Location: LCFF_X29_Y25_N13
\my_data_memory|register[106][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][6]~regout\);

-- Location: LCFF_X32_Y23_N19
\my_data_memory|register[88][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[88][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][6]~regout\);

-- Location: LCFF_X30_Y22_N25
\my_data_memory|register[114][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][6]~regout\);

-- Location: LCFF_X27_Y26_N7
\my_data_memory|register[79][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][6]~regout\);

-- Location: LCFF_X33_Y22_N25
\my_data_memory|register[87][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][6]~regout\);

-- Location: LCFF_X29_Y26_N15
\my_data_memory|register[71][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[71][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][6]~regout\);

-- Location: LCCOMB_X30_Y26_N10
\MuxResSrc|out_mux[6]~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1283_combout\ = (\myULA|Add0~21_combout\ & (((\my_data_memory|register[87][6]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~21_combout\ & (\my_data_memory|register[71][6]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[71][6]~regout\,
	datab => \my_data_memory|register[87][6]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1283_combout\);

-- Location: LCFF_X29_Y26_N5
\my_data_memory|register[95][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[95][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][6]~regout\);

-- Location: LCCOMB_X30_Y26_N16
\MuxResSrc|out_mux[6]~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1284_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1283_combout\ & ((\my_data_memory|register[95][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1283_combout\ & (\my_data_memory|register[79][6]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[79][6]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[95][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1283_combout\,
	combout => \MuxResSrc|out_mux[6]~1284_combout\);

-- Location: LCFF_X27_Y22_N31
\my_data_memory|register[117][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[117][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][6]~regout\);

-- Location: LCFF_X32_Y26_N25
\my_data_memory|register[109][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][6]~regout\);

-- Location: LCFF_X32_Y20_N5
\my_data_memory|register[101][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][6]~regout\);

-- Location: LCCOMB_X32_Y20_N4
\MuxResSrc|out_mux[6]~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1285_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[109][6]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[101][6]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[109][6]~regout\,
	datac => \my_data_memory|register[101][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1285_combout\);

-- Location: LCFF_X31_Y26_N1
\my_data_memory|register[125][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][6]~regout\);

-- Location: LCCOMB_X31_Y26_N0
\MuxResSrc|out_mux[6]~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1286_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1285_combout\ & ((\my_data_memory|register[125][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1285_combout\ & (\my_data_memory|register[117][6]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[117][6]~regout\,
	datac => \my_data_memory|register[125][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1285_combout\,
	combout => \MuxResSrc|out_mux[6]~1286_combout\);

-- Location: LCFF_X32_Y24_N21
\my_data_memory|register[85][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][6]~regout\);

-- Location: LCFF_X30_Y26_N7
\my_data_memory|register[77][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[77][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][6]~regout\);

-- Location: LCFF_X32_Y20_N23
\my_data_memory|register[69][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][6]~regout\);

-- Location: LCCOMB_X32_Y20_N22
\MuxResSrc|out_mux[6]~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1287_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[77][6]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[69][6]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[77][6]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[69][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1287_combout\);

-- Location: LCFF_X38_Y22_N25
\my_data_memory|register[93][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][6]~regout\);

-- Location: LCCOMB_X32_Y24_N20
\MuxResSrc|out_mux[6]~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1288_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1287_combout\ & (\my_data_memory|register[93][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1287_combout\ & ((\my_data_memory|register[85][6]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[93][6]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[85][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1287_combout\,
	combout => \MuxResSrc|out_mux[6]~1288_combout\);

-- Location: LCCOMB_X31_Y26_N2
\MuxResSrc|out_mux[6]~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1289_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[6]~1286_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[6]~1288_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[6]~1288_combout\,
	datad => \MuxResSrc|out_mux[6]~1286_combout\,
	combout => \MuxResSrc|out_mux[6]~1289_combout\);

-- Location: LCFF_X29_Y22_N11
\my_data_memory|register[111][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[111][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][6]~regout\);

-- Location: LCFF_X30_Y22_N19
\my_data_memory|register[119][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][6]~regout\);

-- Location: LCFF_X32_Y19_N3
\my_data_memory|register[103][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][6]~regout\);

-- Location: LCCOMB_X32_Y19_N2
\MuxResSrc|out_mux[6]~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1290_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[119][6]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[103][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[119][6]~regout\,
	datac => \my_data_memory|register[103][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1290_combout\);

-- Location: LCFF_X32_Y19_N13
\my_data_memory|register[127][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][6]~regout\);

-- Location: LCCOMB_X32_Y19_N12
\MuxResSrc|out_mux[6]~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1291_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1290_combout\ & ((\my_data_memory|register[127][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1290_combout\ & (\my_data_memory|register[111][6]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[111][6]~regout\,
	datac => \my_data_memory|register[127][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1290_combout\,
	combout => \MuxResSrc|out_mux[6]~1291_combout\);

-- Location: LCCOMB_X31_Y26_N16
\MuxResSrc|out_mux[6]~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1292_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1289_combout\ & ((\MuxResSrc|out_mux[6]~1291_combout\))) # (!\MuxResSrc|out_mux[6]~1289_combout\ & (\MuxResSrc|out_mux[6]~1284_combout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[6]~1284_combout\,
	datac => \MuxResSrc|out_mux[6]~1291_combout\,
	datad => \MuxResSrc|out_mux[6]~1289_combout\,
	combout => \MuxResSrc|out_mux[6]~1292_combout\);

-- Location: LCFF_X37_Y14_N13
\my_data_memory|register[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][6]~regout\);

-- Location: LCFF_X36_Y14_N15
\my_data_memory|register[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][6]~regout\);

-- Location: LCFF_X36_Y14_N1
\my_data_memory|register[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][6]~regout\);

-- Location: LCFF_X37_Y13_N21
\my_data_memory|register[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[43][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][6]~regout\);

-- Location: LCFF_X37_Y13_N3
\my_data_memory|register[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[42][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][6]~regout\);

-- Location: LCCOMB_X36_Y13_N8
\MuxResSrc|out_mux[6]~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1301_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[43][6]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[42][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[42][6]~regout\,
	datab => \my_data_memory|register[43][6]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[6]~1301_combout\);

-- Location: LCFF_X38_Y13_N19
\my_data_memory|register[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[47][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][6]~regout\);

-- Location: LCCOMB_X36_Y14_N0
\MuxResSrc|out_mux[6]~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1302_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1301_combout\ & (\my_data_memory|register[47][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1301_combout\ & ((\my_data_memory|register[46][6]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[47][6]~regout\,
	datac => \my_data_memory|register[46][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1301_combout\,
	combout => \MuxResSrc|out_mux[6]~1302_combout\);

-- Location: LCFF_X38_Y24_N25
\my_data_memory|register[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][6]~regout\);

-- Location: LCFF_X36_Y27_N15
\my_data_memory|register[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][6]~regout\);

-- Location: LCFF_X35_Y24_N15
\my_data_memory|register[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][6]~regout\);

-- Location: LCCOMB_X35_Y24_N14
\MuxResSrc|out_mux[6]~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1304_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[22][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[20][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[22][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[20][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1304_combout\);

-- Location: LCFF_X43_Y26_N9
\my_data_memory|register[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[30][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][6]~regout\);

-- Location: LCCOMB_X38_Y24_N24
\MuxResSrc|out_mux[6]~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1305_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1304_combout\ & (\my_data_memory|register[30][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1304_combout\ & ((\my_data_memory|register[28][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[30][6]~regout\,
	datac => \my_data_memory|register[28][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1304_combout\,
	combout => \MuxResSrc|out_mux[6]~1305_combout\);

-- Location: LCFF_X34_Y23_N9
\my_data_memory|register[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][6]~regout\);

-- Location: LCFF_X34_Y26_N19
\my_data_memory|register[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[24][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][6]~regout\);

-- Location: LCFF_X37_Y24_N5
\my_data_memory|register[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[18][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][6]~regout\);

-- Location: LCFF_X36_Y16_N31
\my_data_memory|register[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][6]~regout\);

-- Location: LCFF_X37_Y25_N3
\my_data_memory|register[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][6]~regout\);

-- Location: LCFF_X34_Y27_N13
\my_data_memory|register[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[2][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][6]~regout\);

-- Location: LCFF_X36_Y28_N31
\my_data_memory|register[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[6][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][6]~regout\);

-- Location: LCFF_X37_Y27_N21
\my_data_memory|register[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][6]~regout\);

-- Location: LCFF_X37_Y23_N1
\my_data_memory|register[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[12][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][6]~regout\);

-- Location: LCFF_X42_Y15_N27
\my_data_memory|register[57][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[57][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][6]~regout\);

-- Location: LCFF_X40_Y16_N15
\my_data_memory|register[51][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[51][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][6]~regout\);

-- Location: LCFF_X41_Y15_N27
\my_data_memory|register[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[49][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][6]~regout\);

-- Location: LCCOMB_X38_Y15_N2
\MuxResSrc|out_mux[6]~1325\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1325_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[51][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[49][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[51][6]~regout\,
	datab => \my_data_memory|register[49][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1325_combout\);

-- Location: LCFF_X41_Y16_N31
\my_data_memory|register[59][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[59][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][6]~regout\);

-- Location: LCCOMB_X38_Y15_N28
\MuxResSrc|out_mux[6]~1326\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1326_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1325_combout\ & (\my_data_memory|register[59][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1325_combout\ & ((\my_data_memory|register[57][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[59][6]~regout\,
	datab => \my_data_memory|register[57][6]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[6]~1325_combout\,
	combout => \MuxResSrc|out_mux[6]~1326_combout\);

-- Location: LCFF_X33_Y16_N17
\my_data_memory|register[54][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][6]~regout\);

-- Location: LCFF_X42_Y25_N17
\my_data_memory|register[60][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[60][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][6]~regout\);

-- Location: LCFF_X37_Y16_N25
\my_data_memory|register[52][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][6]~regout\);

-- Location: LCCOMB_X37_Y16_N24
\MuxResSrc|out_mux[6]~1327\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1327_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[60][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[52][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[60][6]~regout\,
	datac => \my_data_memory|register[52][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1327_combout\);

-- Location: LCFF_X42_Y16_N17
\my_data_memory|register[62][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[62][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][6]~regout\);

-- Location: LCCOMB_X33_Y16_N16
\MuxResSrc|out_mux[6]~1328\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1328_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1327_combout\ & (\my_data_memory|register[62][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1327_combout\ & ((\my_data_memory|register[54][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[62][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[54][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1327_combout\,
	combout => \MuxResSrc|out_mux[6]~1328_combout\);

-- Location: LCFF_X33_Y16_N11
\my_data_memory|register[50][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][6]~regout\);

-- Location: LCFF_X38_Y14_N17
\my_data_memory|register[56][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[56][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][6]~regout\);

-- Location: LCFF_X38_Y15_N19
\my_data_memory|register[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][6]~regout\);

-- Location: LCCOMB_X38_Y15_N18
\MuxResSrc|out_mux[6]~1329\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1329_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[56][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[48][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[56][6]~regout\,
	datac => \my_data_memory|register[48][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1329_combout\);

-- Location: LCFF_X38_Y15_N25
\my_data_memory|register[58][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[58][6]~regout\);

-- Location: LCCOMB_X38_Y15_N24
\MuxResSrc|out_mux[6]~1330\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1330_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1329_combout\ & ((\my_data_memory|register[58][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1329_combout\ & (\my_data_memory|register[50][6]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[50][6]~regout\,
	datac => \my_data_memory|register[58][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1329_combout\,
	combout => \MuxResSrc|out_mux[6]~1330_combout\);

-- Location: LCCOMB_X36_Y15_N6
\MuxResSrc|out_mux[6]~1331\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1331_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[6]~1328_combout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[6]~1328_combout\,
	datad => \MuxResSrc|out_mux[6]~1330_combout\,
	combout => \MuxResSrc|out_mux[6]~1331_combout\);

-- Location: LCFF_X40_Y15_N23
\my_data_memory|register[61][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][6]~regout\);

-- Location: LCFF_X40_Y16_N5
\my_data_memory|register[55][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[55][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][6]~regout\);

-- Location: LCFF_X37_Y16_N7
\my_data_memory|register[53][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][6]~regout\);

-- Location: LCCOMB_X38_Y15_N14
\MuxResSrc|out_mux[6]~1332\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1332_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[55][6]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[53][6]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[53][6]~regout\,
	datab => \my_data_memory|register[55][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1332_combout\);

-- Location: LCFF_X40_Y15_N21
\my_data_memory|register[63][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][6]~regout\);

-- Location: LCCOMB_X38_Y15_N20
\MuxResSrc|out_mux[6]~1333\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1333_combout\ = (\MuxResSrc|out_mux[6]~1332_combout\ & (((\my_data_memory|register[63][6]~regout\) # (!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[6]~1332_combout\ & (\my_data_memory|register[61][6]~regout\ & 
-- ((\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[61][6]~regout\,
	datab => \my_data_memory|register[63][6]~regout\,
	datac => \MuxResSrc|out_mux[6]~1332_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1333_combout\);

-- Location: LCCOMB_X36_Y15_N24
\MuxResSrc|out_mux[6]~1334\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1334_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1331_combout\ & ((\MuxResSrc|out_mux[6]~1333_combout\))) # (!\MuxResSrc|out_mux[6]~1331_combout\ & (\MuxResSrc|out_mux[6]~1326_combout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[6]~1326_combout\,
	datac => \MuxResSrc|out_mux[6]~1333_combout\,
	datad => \MuxResSrc|out_mux[6]~1331_combout\,
	combout => \MuxResSrc|out_mux[6]~1334_combout\);

-- Location: LCFF_X45_Y23_N7
\my_data_memory|register[217][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][6]~regout\);

-- Location: LCFF_X46_Y20_N15
\my_data_memory|register[211][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][6]~regout\);

-- Location: LCFF_X41_Y23_N13
\my_data_memory|register[209][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][6]~regout\);

-- Location: LCCOMB_X45_Y23_N28
\MuxResSrc|out_mux[6]~1337\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1337_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[211][6]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[209][6]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[209][6]~regout\,
	datac => \my_data_memory|register[211][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1337_combout\);

-- Location: LCFF_X45_Y22_N1
\my_data_memory|register[219][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[219][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][6]~regout\);

-- Location: LCCOMB_X45_Y23_N6
\MuxResSrc|out_mux[6]~1338\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1338_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1337_combout\ & (\my_data_memory|register[219][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1337_combout\ & ((\my_data_memory|register[217][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[219][6]~regout\,
	datac => \my_data_memory|register[217][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1337_combout\,
	combout => \MuxResSrc|out_mux[6]~1338_combout\);

-- Location: LCFF_X43_Y21_N5
\my_data_memory|register[233][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][6]~regout\);

-- Location: LCFF_X44_Y18_N19
\my_data_memory|register[235][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][6]~regout\);

-- Location: LCFF_X41_Y20_N9
\my_data_memory|register[195][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][6]~regout\);

-- Location: LCFF_X43_Y23_N17
\my_data_memory|register[249][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][6]~regout\);

-- Location: LCFF_X43_Y19_N5
\my_data_memory|register[251][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][6]~regout\);

-- Location: LCFF_X42_Y20_N13
\my_data_memory|register[230][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][6]~regout\);

-- Location: LCFF_X43_Y18_N27
\my_data_memory|register[236][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[236][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][6]~regout\);

-- Location: LCFF_X42_Y18_N19
\my_data_memory|register[228][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[228][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][6]~regout\);

-- Location: LCCOMB_X42_Y17_N4
\MuxResSrc|out_mux[6]~1347\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1347_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & ((\my_data_memory|register[236][6]~regout\))) # (!\myULA|Add0~33_combout\ & 
-- (\my_data_memory|register[228][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[228][6]~regout\,
	datab => \my_data_memory|register[236][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1347_combout\);

-- Location: LCFF_X42_Y18_N17
\my_data_memory|register[238][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[238][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][6]~regout\);

-- Location: LCCOMB_X42_Y17_N10
\MuxResSrc|out_mux[6]~1348\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1348_combout\ = (\MuxResSrc|out_mux[6]~1347_combout\ & ((\my_data_memory|register[238][6]~regout\) # ((!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[6]~1347_combout\ & (((\my_data_memory|register[230][6]~regout\ & 
-- \myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[238][6]~regout\,
	datab => \my_data_memory|register[230][6]~regout\,
	datac => \MuxResSrc|out_mux[6]~1347_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[6]~1348_combout\);

-- Location: LCFF_X42_Y17_N25
\my_data_memory|register[214][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][6]~regout\);

-- Location: LCFF_X42_Y21_N3
\my_data_memory|register[222][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][6]~regout\);

-- Location: LCFF_X44_Y21_N19
\my_data_memory|register[254][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[254][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][6]~regout\);

-- Location: LCFF_X42_Y20_N27
\my_data_memory|register[226][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][6]~regout\);

-- Location: LCFF_X42_Y22_N27
\my_data_memory|register[232][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][6]~regout\);

-- Location: LCFF_X43_Y20_N7
\my_data_memory|register[224][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][6]~regout\);

-- Location: LCCOMB_X43_Y20_N6
\MuxResSrc|out_mux[6]~1357\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1357_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[232][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[224][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[232][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[224][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1357_combout\);

-- Location: LCFF_X43_Y20_N25
\my_data_memory|register[234][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][6]~regout\);

-- Location: LCCOMB_X42_Y20_N26
\MuxResSrc|out_mux[6]~1358\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1358_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1357_combout\ & (\my_data_memory|register[234][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1357_combout\ & ((\my_data_memory|register[226][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[234][6]~regout\,
	datac => \my_data_memory|register[226][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1357_combout\,
	combout => \MuxResSrc|out_mux[6]~1358_combout\);

-- Location: LCFF_X40_Y19_N13
\my_data_memory|register[210][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][6]~regout\);

-- Location: LCFF_X42_Y21_N13
\my_data_memory|register[218][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][6]~regout\);

-- Location: LCFF_X40_Y17_N31
\my_data_memory|register[194][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[194][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][6]~regout\);

-- Location: LCFF_X42_Y22_N17
\my_data_memory|register[200][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][6]~regout\);

-- Location: LCFF_X41_Y22_N15
\my_data_memory|register[248][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][6]~regout\);

-- Location: LCFF_X43_Y19_N7
\my_data_memory|register[250][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][6]~regout\);

-- Location: LCFF_X43_Y17_N27
\my_data_memory|register[231][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][6]~regout\);

-- Location: LCFF_X45_Y20_N7
\my_data_memory|register[215][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[215][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][6]~regout\);

-- Location: LCFF_X41_Y25_N25
\my_data_memory|register[229][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][6]~regout\);

-- Location: LCFF_X40_Y26_N17
\my_data_memory|register[245][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[245][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][6]~regout\);

-- Location: LCCOMB_X57_Y16_N30
\myDiv_freq|cont~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~1_combout\ = (!\myDiv_freq|Equal0~8_combout\ & \myDiv_freq|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|Equal0~8_combout\,
	datac => \myDiv_freq|Add0~36_combout\,
	combout => \myDiv_freq|cont~1_combout\);

-- Location: LCCOMB_X57_Y16_N20
\myDiv_freq|cont~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~3_combout\ = (!\myDiv_freq|Equal0~8_combout\ & \myDiv_freq|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|Equal0~8_combout\,
	datac => \myDiv_freq|Add0~26_combout\,
	combout => \myDiv_freq|cont~3_combout\);

-- Location: LCCOMB_X38_Y16_N10
\my_data_memory|Decoder0~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~180_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~65_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \my_data_memory|Decoder0~65_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~180_combout\);

-- Location: LCFF_X25_Y23_N1
\MyLCD|u0|Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector5~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|Cont\(3));

-- Location: LCFF_X25_Y23_N31
\MyLCD|u0|Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector6~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|Cont\(2));

-- Location: LCFF_X25_Y23_N17
\MyLCD|u0|Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector7~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|Cont\(1));

-- Location: LCFF_X25_Y23_N15
\MyLCD|u0|Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector8~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|Cont\(0));

-- Location: LCCOMB_X24_Y22_N24
\MyLCD|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan0~2_combout\ = (\MyLCD|mDLY\(12) & (\MyLCD|mDLY\(10) & (\MyLCD|mDLY\(11) & \MyLCD|mDLY\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(12),
	datab => \MyLCD|mDLY\(10),
	datac => \MyLCD|mDLY\(11),
	datad => \MyLCD|mDLY\(9),
	combout => \MyLCD|LessThan0~2_combout\);

-- Location: LCCOMB_X35_Y25_N6
\MyLCD|LessThan8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan8~0_combout\ = (\myReg|register[3][7]~regout\ & ((\myReg|register[3][6]~regout\) # (\myReg|register[3][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][7]~regout\,
	datab => \myReg|register[3][6]~regout\,
	datad => \myReg|register[3][5]~regout\,
	combout => \MyLCD|LessThan8~0_combout\);

-- Location: LCCOMB_X37_Y21_N12
\MyLCD|LessThan13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan13~0_combout\ = (\myReg|register[4][7]~regout\ & ((\myReg|register[4][5]~regout\) # (\myReg|register[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[4][5]~regout\,
	datac => \myReg|register[4][7]~regout\,
	datad => \myReg|register[4][6]~regout\,
	combout => \MyLCD|LessThan13~0_combout\);

-- Location: LCCOMB_X33_Y18_N12
\MyLCD|LessThan20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan20~0_combout\ = (\myReg|register[7][3]~regout\ & ((\myReg|register[7][2]~regout\) # (\myReg|register[7][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[7][2]~regout\,
	datab => \myReg|register[7][1]~regout\,
	datad => \myReg|register[7][3]~regout\,
	combout => \MyLCD|LessThan20~0_combout\);

-- Location: LCFF_X44_Y18_N7
\my_parall_out|DataOut[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_parall_out|DataOut[7]~feeder_combout\,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(7));

-- Location: LCFF_X44_Y18_N11
\my_parall_out|DataOut[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \my_data_memory|register[255][4]~regout\,
	sload => VCC,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(4));

-- Location: LCCOMB_X35_Y21_N16
\MyLCD|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan4~0_combout\ = (\myReg|register[1][7]~regout\ & ((\myReg|register[1][6]~regout\) # (\myReg|register[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[1][6]~regout\,
	datac => \myReg|register[1][7]~regout\,
	datad => \myReg|register[1][5]~regout\,
	combout => \MyLCD|LessThan4~0_combout\);

-- Location: LCCOMB_X36_Y22_N20
\MyLCD|LessThan15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan15~0_combout\ = (\myReg|register[5][7]~regout\ & ((\myReg|register[5][6]~regout\) # (\myReg|register[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[5][6]~regout\,
	datac => \myReg|register[5][5]~regout\,
	datad => \myReg|register[5][7]~regout\,
	combout => \MyLCD|LessThan15~0_combout\);

-- Location: LCCOMB_X34_Y18_N16
\MyLCD|LessThan16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan16~0_combout\ = (\myReg|register[5][3]~regout\ & ((\myReg|register[5][2]~regout\) # (\myReg|register[5][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[5][3]~regout\,
	datac => \myReg|register[5][2]~regout\,
	datad => \myReg|register[5][1]~regout\,
	combout => \MyLCD|LessThan16~0_combout\);

-- Location: LCCOMB_X44_Y18_N20
\MyLCD|LessThan22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan22~0_combout\ = (\my_parall_out|DataOut\(3) & ((\my_parall_out|DataOut\(1)) # (\my_parall_out|DataOut\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_parall_out|DataOut\(1),
	datac => \my_parall_out|DataOut\(2),
	datad => \my_parall_out|DataOut\(3),
	combout => \MyLCD|LessThan22~0_combout\);

-- Location: LCCOMB_X34_Y17_N20
\MyLCD|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~2_combout\ = (\MyLCD|LUT_INDEX\(4) & (\MyLCD|LUT_INDEX\(3) & \MyLCD|Add18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add18~6_combout\,
	combout => \MyLCD|Mux3~2_combout\);

-- Location: LCCOMB_X37_Y21_N0
\MyLCD|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~16_combout\ = (\MyLCD|LUT_INDEX\(1) & (\MyLCD|Add13~8_combout\ & (!\MyLCD|LUT_INDEX\(3)))) # (!\MyLCD|LUT_INDEX\(1) & (((\MyLCD|Add17~8_combout\) # (!\MyLCD|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|Add13~8_combout\,
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add17~8_combout\,
	combout => \MyLCD|Mux2~16_combout\);

-- Location: LCCOMB_X37_Y19_N24
\MyLCD|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~17_combout\ = (\MyLCD|Mux2~15_combout\) # ((!\MyLCD|LUT_INDEX\(0) & \MyLCD|Mux2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(0),
	datac => \MyLCD|Mux2~16_combout\,
	datad => \MyLCD|Mux2~15_combout\,
	combout => \MyLCD|Mux2~17_combout\);

-- Location: LCCOMB_X38_Y20_N18
\MyLCD|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~20_combout\ = (\MyLCD|LUT_INDEX\(1) & \MyLCD|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|Mux2~20_combout\);

-- Location: LCCOMB_X37_Y19_N28
\MyLCD|Mux2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~21_combout\ = (\MyLCD|LUT_INDEX\(0) & (((!\MyLCD|Add9~8_combout\)) # (!\MyLCD|Mux2~20_combout\))) # (!\MyLCD|LUT_INDEX\(0) & (((\MyLCD|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Mux2~20_combout\,
	datab => \MyLCD|LUT_INDEX\(0),
	datac => \MyLCD|Add9~8_combout\,
	datad => \MyLCD|Mux2~7_combout\,
	combout => \MyLCD|Mux2~21_combout\);

-- Location: LCCOMB_X25_Y23_N24
\MyLCD|u0|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector2~1_combout\ = (\MyLCD|u0|ST.10~regout\ & !\MyLCD|u0|Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|ST.10~regout\,
	datad => \MyLCD|u0|Cont\(4),
	combout => \MyLCD|u0|Selector2~1_combout\);

-- Location: LCCOMB_X25_Y23_N2
\MyLCD|u0|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector5~0_combout\ = (\MyLCD|u0|ST.01~regout\) # (((\MyLCD|u0|ST.10~regout\ & \MyLCD|u0|Cont\(4))) # (!\MyLCD|u0|ST.00~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|ST.10~regout\,
	datab => \MyLCD|u0|ST.01~regout\,
	datac => \MyLCD|u0|ST.00~regout\,
	datad => \MyLCD|u0|Cont\(4),
	combout => \MyLCD|u0|Selector5~0_combout\);

-- Location: LCCOMB_X25_Y23_N0
\MyLCD|u0|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector5~1_combout\ = (\MyLCD|u0|Selector2~1_combout\ & ((\MyLCD|u0|Add0~6_combout\) # ((\MyLCD|u0|Selector5~0_combout\ & \MyLCD|u0|Cont\(3))))) # (!\MyLCD|u0|Selector2~1_combout\ & (\MyLCD|u0|Selector5~0_combout\ & (\MyLCD|u0|Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|Selector2~1_combout\,
	datab => \MyLCD|u0|Selector5~0_combout\,
	datac => \MyLCD|u0|Cont\(3),
	datad => \MyLCD|u0|Add0~6_combout\,
	combout => \MyLCD|u0|Selector5~1_combout\);

-- Location: LCCOMB_X25_Y23_N30
\MyLCD|u0|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector6~0_combout\ = (\MyLCD|u0|Selector2~1_combout\ & ((\MyLCD|u0|Add0~4_combout\) # ((\MyLCD|u0|Cont\(2) & \MyLCD|u0|Selector5~0_combout\)))) # (!\MyLCD|u0|Selector2~1_combout\ & (((\MyLCD|u0|Cont\(2) & \MyLCD|u0|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|Selector2~1_combout\,
	datab => \MyLCD|u0|Add0~4_combout\,
	datac => \MyLCD|u0|Cont\(2),
	datad => \MyLCD|u0|Selector5~0_combout\,
	combout => \MyLCD|u0|Selector6~0_combout\);

-- Location: LCCOMB_X25_Y23_N16
\MyLCD|u0|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector7~0_combout\ = (\MyLCD|u0|Selector2~1_combout\ & ((\MyLCD|u0|Add0~2_combout\) # ((\MyLCD|u0|Selector5~0_combout\ & \MyLCD|u0|Cont\(1))))) # (!\MyLCD|u0|Selector2~1_combout\ & (\MyLCD|u0|Selector5~0_combout\ & (\MyLCD|u0|Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|Selector2~1_combout\,
	datab => \MyLCD|u0|Selector5~0_combout\,
	datac => \MyLCD|u0|Cont\(1),
	datad => \MyLCD|u0|Add0~2_combout\,
	combout => \MyLCD|u0|Selector7~0_combout\);

-- Location: LCCOMB_X25_Y23_N14
\MyLCD|u0|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector8~0_combout\ = (\MyLCD|u0|Selector2~1_combout\ & ((\MyLCD|u0|Add0~0_combout\) # ((\MyLCD|u0|Cont\(0) & \MyLCD|u0|Selector5~0_combout\)))) # (!\MyLCD|u0|Selector2~1_combout\ & (((\MyLCD|u0|Cont\(0) & \MyLCD|u0|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|Selector2~1_combout\,
	datab => \MyLCD|u0|Add0~0_combout\,
	datac => \MyLCD|u0|Cont\(0),
	datad => \MyLCD|u0|Selector5~0_combout\,
	combout => \MyLCD|u0|Selector8~0_combout\);

-- Location: LCCOMB_X25_Y22_N10
\MyLCD|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Selector2~0_combout\ = (!\MyLCD|mLCD_ST.000011~regout\ & ((\MyLCD|mLCD_ST.000001~regout\ & ((!\MyLCD|u0|oDone~regout\))) # (!\MyLCD|mLCD_ST.000001~regout\ & (!\MyLCD|mLCD_ST.000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_ST.000000~regout\,
	datab => \MyLCD|mLCD_ST.000001~regout\,
	datac => \MyLCD|mLCD_ST.000011~regout\,
	datad => \MyLCD|u0|oDone~regout\,
	combout => \MyLCD|Selector2~0_combout\);

-- Location: LCCOMB_X34_Y16_N12
\my_unit_control|RegWrite~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|RegWrite~5_combout\ = (\my_program_counter|PC\(5) & ((\my_program_counter|PC\(3)) # ((\my_program_counter|PC\(2)) # (\my_program_counter|PC\(4))))) # (!\my_program_counter|PC\(5) & (!\my_program_counter|PC\(4) & 
-- ((!\my_program_counter|PC\(2)) # (!\my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \my_program_counter|PC\(5),
	datac => \my_program_counter|PC\(2),
	datad => \my_program_counter|PC\(4),
	combout => \my_unit_control|RegWrite~5_combout\);

-- Location: LCCOMB_X34_Y16_N8
\my_unit_control|RegWrite~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|RegWrite~3_combout\ = (\my_program_counter|PC\(7)) # (\my_unit_control|RegWrite~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_program_counter|PC\(7),
	datad => \my_unit_control|RegWrite~5_combout\,
	combout => \my_unit_control|RegWrite~3_combout\);

-- Location: LCCOMB_X34_Y16_N26
\my_unit_control|RegWrite~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|RegWrite~10_combout\ = (\my_program_counter|PC\(1)) # ((\my_program_counter|PC\(6)) # ((\my_unit_control|RegWrite~3_combout\) # (\my_program_counter|PC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(1),
	datab => \my_program_counter|PC\(6),
	datac => \my_unit_control|RegWrite~3_combout\,
	datad => \my_program_counter|PC\(0),
	combout => \my_unit_control|RegWrite~10_combout\);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: CLKCTRL_G7
\myDiv_freq|low_clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \myDiv_freq|low_clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \myDiv_freq|low_clock~clkctrl_outclk\);

-- Location: LCCOMB_X41_Y15_N12
\my_data_memory|register[58][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[58][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[58][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N12
\my_data_memory|register[42][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[42][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[42][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N4
\my_data_memory|register[44][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[44][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[44][5]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N12
\my_data_memory|register[45][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[45][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[45][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N0
\my_data_memory|register[84][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[84][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[84][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N10
\my_data_memory|register[68][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[68][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[68][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y27_N4
\my_data_memory|register[3][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[3][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N18
\my_data_memory|register[77][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[77][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[77][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N8
\my_data_memory|register[131][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[131][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[131][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N18
\my_data_memory|register[187][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[187][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[187][5]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N4
\my_data_memory|register[156][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[156][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[156][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N20
\my_data_memory|register[175][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[175][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[175][5]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N30
\my_data_memory|register[111][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[111][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[111][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N8
\my_data_memory|register[155][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[155][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[155][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N28
\my_data_memory|register[153][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[153][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[153][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N18
\my_data_memory|register[185][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[185][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[185][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N4
\my_data_memory|register[172][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[172][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[172][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N14
\my_data_memory|register[134][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[134][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[134][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N16
\my_data_memory|register[150][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[150][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[150][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N20
\my_data_memory|register[166][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[166][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[166][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N18
\my_data_memory|register[162][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[162][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[162][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N8
\my_data_memory|register[107][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[107][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[107][5]~feeder_combout\);

-- Location: LCCOMB_X40_Y25_N16
\my_data_memory|register[213][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[213][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[213][5]~feeder_combout\);

-- Location: LCCOMB_X43_Y22_N4
\my_data_memory|register[205][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[205][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[205][5]~feeder_combout\);

-- Location: LCCOMB_X42_Y21_N10
\my_data_memory|register[222][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[222][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[222][5]~feeder_combout\);

-- Location: LCCOMB_X45_Y19_N18
\my_data_memory|register[235][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[235][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[235][5]~feeder_combout\);

-- Location: LCCOMB_X42_Y25_N4
\my_data_memory|register[229][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[229][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[229][5]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N16
\my_data_memory|register[241][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[241][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[241][5]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N6
\my_data_memory|register[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[30][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[30][5]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N8
\my_data_memory|register[204][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[204][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[204][5]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N0
\my_data_memory|register[199][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[199][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[199][5]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N14
\my_data_memory|register[207][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[207][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[207][5]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N24
\my_data_memory|register[228][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[228][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[228][5]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N12
\my_data_memory|register[227][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[227][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[227][5]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N8
\my_data_memory|register[198][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[198][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y25_N4
\my_data_memory|register[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[9][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[9][4]~feeder_combout\);

-- Location: LCCOMB_X37_Y25_N30
\my_data_memory|register[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[11][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[11][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N14
\my_data_memory|register[14][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[14][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[14][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N2
\my_data_memory|register[87][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[87][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[87][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y26_N24
\my_data_memory|register[143][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[143][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[143][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N10
\my_data_memory|register[180][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[180][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[180][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N26
\my_data_memory|register[155][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[155][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[155][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N16
\my_data_memory|register[105][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[105][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[105][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N2
\my_data_memory|register[75][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[75][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[75][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N12
\my_data_memory|register[138][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[138][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[138][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y25_N26
\my_data_memory|register[67][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[67][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[67][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y24_N30
\my_data_memory|register[71][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[71][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[71][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y26_N16
\my_data_memory|register[79][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[79][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[79][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N12
\my_data_memory|register[109][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[109][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[109][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N4
\my_data_memory|register[110][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[110][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[110][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N8
\my_data_memory|register[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[3][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N30
\my_data_memory|register[66][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[66][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[66][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N30
\my_data_memory|register[107][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[107][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[107][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N10
\my_data_memory|register[122][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[122][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[122][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N0
\my_data_memory|register[83][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[83][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[83][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N22
\my_data_memory|register[82][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[82][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[82][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N0
\my_data_memory|register[145][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[145][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[145][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N18
\my_data_memory|register[188][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[188][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[188][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N30
\my_data_memory|register[158][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[158][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[158][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N22
\my_data_memory|register[189][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[189][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[189][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N12
\my_data_memory|register[41][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[41][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[41][4]~feeder_combout\);

-- Location: LCCOMB_X43_Y22_N28
\my_data_memory|register[205][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[205][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[205][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N12
\my_data_memory|register[241][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[241][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[241][4]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N14
\my_data_memory|register[243][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[243][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[243][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y18_N28
\my_data_memory|register[200][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[200][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[200][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N6
\my_data_memory|register[133][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[133][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[133][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y17_N10
\my_data_memory|register[194][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[194][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[194][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N2
\my_data_memory|register[228][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[228][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[228][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N8
\my_data_memory|register[238][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[238][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[238][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N6
\my_data_memory|register[62][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[62][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[62][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N24
\my_data_memory|register[89][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[89][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[89][4]~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N16
\my_data_memory|register[44][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[44][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[44][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N8
\my_data_memory|register[190][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[190][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[190][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y14_N22
\my_data_memory|register[159][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[159][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[159][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N22
\my_data_memory|register[191][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[191][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[191][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N24
\my_data_memory|register[141][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[141][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[141][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N20
\my_data_memory|register[150][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[150][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[150][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N22
\my_data_memory|register[175][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[175][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[175][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N16
\my_data_memory|register[172][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[172][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[172][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N6
\my_data_memory|register[164][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[164][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[164][4]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N6
\my_data_memory|register[211][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[211][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[211][4]~feeder_combout\);

-- Location: LCCOMB_X44_Y19_N8
\my_data_memory|register[203][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[203][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[203][4]~feeder_combout\);

-- Location: LCCOMB_X44_Y19_N14
\my_data_memory|register[223][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[223][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[223][4]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N6
\my_data_memory|register[198][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[198][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N12
\my_data_memory|register[184][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[184][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[184][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N0
\my_data_memory|register[148][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[148][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[148][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N20
\my_data_memory|register[179][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[179][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[179][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N18
\my_data_memory|register[183][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[183][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[183][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N6
\my_data_memory|register[110][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[110][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[110][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N28
\my_data_memory|register[84][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[84][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[84][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N14
\my_data_memory|register[68][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[68][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[68][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N20
\my_data_memory|register[139][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[139][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[139][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N24
\my_data_memory|register[167][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[167][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[167][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N0
\my_data_memory|register[182][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[182][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[182][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N18
\my_data_memory|register[158][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[158][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[158][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N4
\my_data_memory|register[145][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[145][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[145][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N14
\my_data_memory|register[147][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[147][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[147][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N8
\my_data_memory|register[188][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[188][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[188][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N28
\my_data_memory|register[166][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[166][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[166][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N2
\my_data_memory|register[162][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[162][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[162][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N12
\my_data_memory|register[38][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[38][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[38][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y16_N22
\my_data_memory|register[48][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[48][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[48][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N20
\my_data_memory|register[45][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[45][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[45][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y14_N4
\my_data_memory|register[174][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[174][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[174][3]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N14
\my_data_memory|register[157][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[157][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[157][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N16
\my_data_memory|register[43][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[43][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[43][3]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N10
\my_data_memory|register[228][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[228][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[228][3]~feeder_combout\);

-- Location: LCCOMB_X42_Y17_N0
\my_data_memory|register[212][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[212][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[212][3]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N8
\my_data_memory|register[211][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[211][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[211][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y19_N16
\my_data_memory|register[220][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[220][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[220][3]~feeder_combout\);

-- Location: LCCOMB_X40_Y15_N14
\my_data_memory|register[63][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[63][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[63][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N8
\my_data_memory|register[231][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[231][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[231][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N6
\my_data_memory|register[227][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[227][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[227][3]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N28
\my_data_memory|register[198][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[198][3]~feeder_combout\);

-- Location: LCCOMB_X33_Y26_N12
\my_data_memory|register[95][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[95][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[95][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N4
\my_data_memory|register[107][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[107][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[107][3]~feeder_combout\);

-- Location: LCCOMB_X42_Y15_N24
\my_data_memory|register[57][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[57][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[57][3]~feeder_combout\);

-- Location: LCCOMB_X41_Y14_N24
\my_data_memory|register[60][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[60][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[60][3]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N20
\my_data_memory|register[125][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[125][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[125][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y26_N26
\my_data_memory|register[79][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[79][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[79][3]~feeder_combout\);

-- Location: LCCOMB_X41_Y21_N18
\my_data_memory|register[246][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[246][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[246][3]~feeder_combout\);

-- Location: LCCOMB_X42_Y21_N20
\my_data_memory|register[218][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[218][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[218][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y21_N28
\my_data_memory|register[225][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[225][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[225][3]~feeder_combout\);

-- Location: LCCOMB_X45_Y21_N26
\my_data_memory|register[247][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[247][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[247][3]~feeder_combout\);

-- Location: LCCOMB_X41_Y19_N16
\my_data_memory|register[196][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[196][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[196][3]~feeder_combout\);

-- Location: LCCOMB_X41_Y19_N22
\my_data_memory|register[197][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[197][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[197][3]~feeder_combout\);

-- Location: LCCOMB_X44_Y19_N20
\my_data_memory|register[223][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[223][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[223][3]~feeder_combout\);

-- Location: LCCOMB_X45_Y23_N4
\my_data_memory|register[217][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[217][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[217][3]~feeder_combout\);

-- Location: LCCOMB_X45_Y23_N2
\my_data_memory|register[249][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[249][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[249][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y24_N16
\my_data_memory|register[237][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[237][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[237][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y24_N26
\my_data_memory|register[236][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[236][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[236][3]~feeder_combout\);

-- Location: LCCOMB_X44_Y24_N10
\my_data_memory|register[214][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[214][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[214][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y24_N0
\my_data_memory|register[28][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[28][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[28][3]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N20
\my_data_memory|register[245][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[245][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[245][3]~feeder_combout\);

-- Location: LCCOMB_X40_Y25_N4
\my_data_memory|register[213][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[213][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[213][3]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N12
\my_data_memory|register[153][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[153][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[153][2]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N12
\my_data_memory|register[239][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[239][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[239][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N12
\my_data_memory|register[180][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[180][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[180][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N22
\my_data_memory|register[190][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[190][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[190][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N12
\my_data_memory|register[106][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[106][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[106][2]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N14
\my_data_memory|register[110][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[110][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[110][2]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N4
\my_data_memory|register[102][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[102][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[102][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N18
\my_data_memory|register[124][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[124][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[124][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N8
\my_data_memory|register[120][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[120][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[120][2]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N6
\my_data_memory|register[183][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[183][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[183][2]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N24
\my_data_memory|register[21][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[21][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[21][2]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N18
\my_data_memory|register[53][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[53][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[53][2]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N6
\my_data_memory|register[220][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[220][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[220][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N12
\my_data_memory|register[51][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[51][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[51][2]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N2
\my_data_memory|register[38][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[38][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[38][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y15_N6
\my_data_memory|register[58][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[58][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[58][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y15_N16
\my_data_memory|register[48][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[48][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[48][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N8
\my_data_memory|register[140][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[140][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[140][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y14_N18
\my_data_memory|register[169][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[169][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[169][2]~feeder_combout\);

-- Location: LCCOMB_X42_Y21_N0
\my_data_memory|register[222][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[222][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[222][2]~feeder_combout\);

-- Location: LCCOMB_X43_Y21_N26
\my_data_memory|register[233][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[233][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[233][2]~feeder_combout\);

-- Location: LCCOMB_X43_Y21_N8
\my_data_memory|register[225][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[225][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[225][2]~feeder_combout\);

-- Location: LCCOMB_X44_Y21_N4
\my_data_memory|register[252][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[252][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[252][2]~feeder_combout\);

-- Location: LCCOMB_X43_Y24_N14
\my_data_memory|register[236][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[236][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[236][2]~feeder_combout\);

-- Location: LCCOMB_X43_Y24_N4
\my_data_memory|register[237][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[237][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[237][2]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N2
\my_data_memory|register[227][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[227][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[227][2]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N24
\my_data_memory|register[218][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[218][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[218][2]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N26
\my_data_memory|register[198][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[198][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N0
\my_data_memory|register[72][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[72][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[72][2]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N6
\my_data_memory|register[82][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[82][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[82][2]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N24
\my_data_memory|register[83][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[83][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[83][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y26_N22
\my_data_memory|register[95][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[95][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[95][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N24
\my_data_memory|register[10][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[10][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[10][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N10
\my_data_memory|register[107][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[107][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[107][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N14
\my_data_memory|register[125][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[125][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[125][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N22
\my_data_memory|register[157][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[157][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[157][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y25_N10
\my_data_memory|register[213][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[213][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[213][2]~feeder_combout\);

-- Location: LCCOMB_X42_Y22_N8
\my_data_memory|register[232][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[232][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[232][2]~feeder_combout\);

-- Location: LCCOMB_X41_Y25_N20
\my_data_memory|register[86][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[86][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[86][2]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N26
\my_data_memory|register[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[30][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[30][2]~feeder_combout\);

-- Location: LCCOMB_X41_Y24_N8
\my_data_memory|register[244][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[244][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[244][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y19_N10
\my_data_memory|register[215][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[215][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[215][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y19_N20
\my_data_memory|register[210][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[210][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[210][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y25_N28
\my_data_memory|register[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[9][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[9][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N10
\my_data_memory|register[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[23][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[23][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y25_N28
\my_data_memory|register[213][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[213][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[213][1]~feeder_combout\);

-- Location: LCCOMB_X42_Y23_N18
\my_data_memory|register[234][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[234][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[234][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y23_N16
\my_data_memory|register[209][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[209][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[209][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y23_N14
\my_data_memory|register[208][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[208][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[208][1]~feeder_combout\);

-- Location: LCCOMB_X34_Y23_N0
\my_data_memory|register[25][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[25][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[25][1]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N2
\my_data_memory|register[105][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[105][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[105][1]~feeder_combout\);

-- Location: LCCOMB_X43_Y21_N22
\my_data_memory|register[225][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[225][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[225][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N10
\my_data_memory|register[55][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[55][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[55][1]~feeder_combout\);

-- Location: LCCOMB_X42_Y15_N0
\my_data_memory|register[57][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[57][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[57][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N16
\my_data_memory|register[195][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[195][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[195][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N22
\my_data_memory|register[243][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[243][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[243][1]~feeder_combout\);

-- Location: LCCOMB_X45_Y18_N16
\my_data_memory|register[246][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[246][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[246][1]~feeder_combout\);

-- Location: LCCOMB_X42_Y17_N26
\my_data_memory|register[212][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[212][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[212][1]~feeder_combout\);

-- Location: LCCOMB_X45_Y21_N10
\my_data_memory|register[247][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[247][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[247][1]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N14
\my_data_memory|register[198][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[198][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y22_N30
\my_data_memory|register[248][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[248][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[248][1]~feeder_combout\);

-- Location: LCCOMB_X43_Y22_N16
\my_data_memory|register[201][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[201][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[201][1]~feeder_combout\);

-- Location: LCCOMB_X43_Y22_N18
\my_data_memory|register[205][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[205][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[205][1]~feeder_combout\);

-- Location: LCCOMB_X44_Y24_N0
\my_data_memory|register[214][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[214][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[214][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y26_N24
\my_data_memory|register[241][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[241][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[241][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y26_N2
\my_data_memory|register[240][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[240][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[240][1]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N30
\my_data_memory|register[245][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[245][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[245][1]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N22
\my_data_memory|register[207][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[207][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[207][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y21_N20
\my_data_memory|register[242][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[242][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[242][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N16
\my_data_memory|register[87][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[87][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[87][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N20
\my_data_memory|register[158][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[158][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[158][1]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N24
\my_data_memory|register[35][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[35][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[35][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N14
\my_data_memory|register[190][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[190][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[190][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N0
\my_data_memory|register[142][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[142][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[142][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N26
\my_data_memory|register[75][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[75][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[75][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N28
\my_data_memory|register[106][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[106][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[106][1]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N30
\my_data_memory|register[36][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[36][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[36][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N28
\my_data_memory|register[172][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[172][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[172][1]~feeder_combout\);

-- Location: LCCOMB_X32_Y14_N14
\my_data_memory|register[159][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[159][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[159][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N22
\my_data_memory|register[138][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[138][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[138][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N16
\my_data_memory|register[130][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[130][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[130][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N12
\my_data_memory|register[139][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[139][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[139][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N10
\my_data_memory|register[187][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[187][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[187][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N12
\my_data_memory|register[127][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[127][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[127][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N18
\my_data_memory|register[117][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[117][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[117][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N8
\my_data_memory|register[173][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[173][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[173][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N18
\my_data_memory|register[189][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[189][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[189][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N28
\my_data_memory|register[133][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[133][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[133][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N10
\my_data_memory|register[164][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[164][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[164][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N30
\my_data_memory|register[96][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[96][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[96][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N18
\my_data_memory|register[118][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[118][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[118][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N20
\my_data_memory|register[126][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[126][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[126][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N20
\my_data_memory|register[91][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[91][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[91][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N6
\my_data_memory|register[81][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[81][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[81][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N20
\my_data_memory|register[108][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[108][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[108][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N10
\my_data_memory|register[104][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[104][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[104][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N18
\my_data_memory|register[110][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[110][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[110][1]~feeder_combout\);

-- Location: LCCOMB_X36_Y27_N26
\my_data_memory|register[22][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[22][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[22][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N22
\my_data_memory|register[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[3][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N4
\my_data_memory|register[131][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[131][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[131][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N26
\my_data_memory|register[125][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[125][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[125][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N24
\my_data_memory|register[93][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[93][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[93][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N22
\my_data_memory|register[23][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[23][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[23][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N12
\my_data_memory|register[107][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[107][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[107][0]~feeder_combout\);

-- Location: LCCOMB_X44_Y21_N8
\my_data_memory|register[254][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[254][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[254][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y23_N16
\my_data_memory|register[234][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[234][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[234][0]~feeder_combout\);

-- Location: LCCOMB_X43_Y24_N18
\my_data_memory|register[237][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[237][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[237][0]~feeder_combout\);

-- Location: LCCOMB_X37_Y27_N18
\my_data_memory|register[13][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[13][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[13][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y27_N20
\my_data_memory|register[22][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[22][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[22][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N30
\my_data_memory|register[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[15][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[15][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N14
\my_data_memory|register[33][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[33][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[33][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N28
\my_data_memory|register[35][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[35][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[35][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N8
\my_data_memory|register[160][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[160][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[160][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N30
\my_data_memory|register[170][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[170][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[170][0]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N16
\my_data_memory|register[53][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[53][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[53][0]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N14
\my_data_memory|register[52][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[52][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[52][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y14_N24
\my_data_memory|register[56][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[56][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[56][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y14_N2
\my_data_memory|register[60][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[60][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[60][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y13_N24
\my_data_memory|register[39][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[39][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[39][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y13_N2
\my_data_memory|register[47][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[47][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[47][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N14
\my_data_memory|register[228][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[228][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[228][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N30
\my_data_memory|register[97][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[97][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[97][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N2
\my_data_memory|register[98][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[98][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[98][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N16
\my_data_memory|register[106][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[106][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[106][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N0
\my_data_memory|register[126][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[126][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[126][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N26
\my_data_memory|register[124][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[124][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[124][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N24
\my_data_memory|register[75][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[75][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[75][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y27_N24
\my_data_memory|register[80][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[80][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[80][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N20
\my_data_memory|register[188][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[188][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[188][0]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N12
\my_data_memory|register[54][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[54][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[54][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N20
\my_data_memory|register[180][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[180][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[180][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N22
\my_data_memory|register[176][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[176][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[176][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N30
\my_data_memory|register[152][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[152][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[152][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N12
\my_data_memory|register[166][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[166][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[166][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N18
\my_data_memory|register[46][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[46][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[46][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N16
\my_data_memory|register[157][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[157][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[157][0]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N4
\my_data_memory|register[198][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[198][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y15_N30
\my_data_memory|register[61][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[61][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[61][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y16_N0
\my_data_memory|register[59][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[59][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[59][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N10
\my_data_memory|register[62][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[62][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[62][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N12
\my_data_memory|register[89][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[89][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[89][0]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N22
\my_data_memory|register[211][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[211][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[211][0]~feeder_combout\);

-- Location: LCCOMB_X46_Y23_N0
\my_data_memory|register[233][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[233][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[233][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y26_N4
\my_data_memory|register[241][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[241][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[241][0]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N30
\my_data_memory|register[30][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[30][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[30][0]~feeder_combout\);

-- Location: LCCOMB_X44_Y24_N22
\my_data_memory|register[214][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[214][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[214][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N12
\my_data_memory|register[36][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[36][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[36][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N30
\my_data_memory|register[168][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[168][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[168][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N0
\my_data_memory|register[102][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[102][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[102][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N24
\my_data_memory|register[85][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[85][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[85][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N14
\my_data_memory|register[113][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[113][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[113][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N28
\my_data_memory|register[108][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[108][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[108][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N30
\my_data_memory|register[104][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[104][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[104][0]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N30
\my_data_memory|register[41][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[41][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[41][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y26_N30
\my_data_memory|register[95][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[95][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[95][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N18
\my_data_memory|register[91][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[91][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[91][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N8
\my_data_memory|register[99][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[99][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[99][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N0
\my_data_memory|register[97][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[97][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[97][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N22
\my_data_memory|register[75][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[75][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[75][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N16
\my_data_memory|register[100][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[100][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[100][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N16
\my_data_memory|register[120][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[120][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[120][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N30
\my_data_memory|register[124][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[124][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[124][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N8
\my_data_memory|register[179][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[179][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[179][7]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N28
\my_data_memory|register[127][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[127][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[127][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N8
\my_data_memory|register[165][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[165][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[165][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N14
\my_data_memory|register[178][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[178][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[178][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N8
\my_data_memory|register[84][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[84][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[84][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N26
\my_data_memory|register[68][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[68][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[68][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N6
\my_data_memory|register[150][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[150][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[150][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N2
\my_data_memory|register[182][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[182][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[182][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N8
\my_data_memory|register[158][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[158][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[158][7]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N26
\my_data_memory|register[166][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[166][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[166][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N8
\my_data_memory|register[145][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[145][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[145][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N10
\my_data_memory|register[73][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[73][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[73][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N18
\my_data_memory|register[125][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[125][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[125][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N12
\my_data_memory|register[93][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[93][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[93][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y26_N0
\my_data_memory|register[143][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[143][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[143][7]~feeder_combout\);

-- Location: LCCOMB_X38_Y22_N22
\my_data_memory|register[221][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[221][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[221][7]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N4
\my_data_memory|register[211][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[211][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[211][7]~feeder_combout\);

-- Location: LCCOMB_X44_Y24_N16
\my_data_memory|register[214][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[214][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[214][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y25_N20
\my_data_memory|register[229][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[229][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[229][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y25_N10
\my_data_memory|register[60][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[60][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[60][7]~feeder_combout\);

-- Location: LCCOMB_X38_Y26_N18
\my_data_memory|register[31][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[31][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[31][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y21_N24
\my_data_memory|register[225][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[225][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[225][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y19_N20
\my_data_memory|register[250][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[250][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[250][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y19_N2
\my_data_memory|register[251][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[251][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[251][7]~feeder_combout\);

-- Location: LCCOMB_X40_Y22_N10
\my_data_memory|register[185][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[185][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[185][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y20_N10
\my_data_memory|register[226][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[226][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[226][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y20_N4
\my_data_memory|register[230][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[230][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[230][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N10
\my_data_memory|register[239][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[239][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[239][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N0
\my_data_memory|register[172][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[172][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[172][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N26
\my_data_memory|register[38][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[38][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[38][7]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N30
\my_data_memory|register[43][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[43][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[43][7]~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N10
\my_data_memory|register[44][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[44][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[44][7]~feeder_combout\);

-- Location: LCCOMB_X44_Y21_N6
\my_data_memory|register[254][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[254][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[254][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N20
\my_data_memory|register[228][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[228][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[228][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N22
\my_data_memory|register[227][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[227][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[227][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N4
\my_data_memory|register[231][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[231][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[231][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N12
\my_data_memory|register[204][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[204][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[204][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N30
\my_data_memory|register[220][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[220][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[220][7]~feeder_combout\);

-- Location: LCCOMB_X44_Y23_N4
\my_data_memory|register[201][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[201][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[201][7]~feeder_combout\);

-- Location: LCCOMB_X46_Y23_N22
\my_data_memory|register[233][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[233][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[233][7]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N24
\my_data_memory|register[199][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[199][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[199][7]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N30
\my_data_memory|register[207][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[207][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[207][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y22_N0
\my_data_memory|register[205][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[205][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[205][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N28
\my_data_memory|register[142][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[142][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[142][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N18
\my_data_memory|register[190][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[190][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[190][7]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N6
\my_data_memory|register[51][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[51][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[51][7]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N16
\my_data_memory|register[55][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[55][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[55][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y17_N30
\my_data_memory|register[212][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[212][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[212][7]~feeder_combout\);

-- Location: LCCOMB_X40_Y15_N12
\my_data_memory|register[63][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[63][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[63][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y15_N4
\my_data_memory|register[57][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[57][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[57][7]~feeder_combout\);

-- Location: LCCOMB_X38_Y14_N16
\my_data_memory|register[56][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[56][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[56][6]~feeder_combout\);

-- Location: LCCOMB_X38_Y13_N18
\my_data_memory|register[47][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[47][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[47][6]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N20
\my_data_memory|register[43][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[43][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[43][6]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N2
\my_data_memory|register[42][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[42][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[42][6]~feeder_combout\);

-- Location: LCCOMB_X40_Y17_N30
\my_data_memory|register[194][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[194][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[194][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N20
\my_data_memory|register[164][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[164][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[164][6]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N18
\my_data_memory|register[88][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[88][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[88][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N20
\my_data_memory|register[157][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[157][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[157][6]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N16
\my_data_memory|register[184][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[184][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[184][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N16
\my_data_memory|register[165][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[165][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[165][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N22
\my_data_memory|register[181][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[181][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[181][6]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N26
\my_data_memory|register[142][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[142][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[142][6]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N14
\my_data_memory|register[51][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[51][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[51][6]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N4
\my_data_memory|register[55][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[55][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[55][6]~feeder_combout\);

-- Location: LCCOMB_X41_Y16_N30
\my_data_memory|register[59][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[59][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[59][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N18
\my_data_memory|register[228][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[228][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[228][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N16
\my_data_memory|register[238][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[238][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[238][6]~feeder_combout\);

-- Location: LCCOMB_X41_Y15_N26
\my_data_memory|register[49][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[49][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[49][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y16_N16
\my_data_memory|register[62][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[62][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[62][6]~feeder_combout\);

-- Location: LCCOMB_X43_Y18_N26
\my_data_memory|register[236][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[236][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[236][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y15_N26
\my_data_memory|register[57][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[57][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[57][6]~feeder_combout\);

-- Location: LCCOMB_X44_Y21_N18
\my_data_memory|register[254][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[254][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[254][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N20
\my_data_memory|register[86][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[86][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[86][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N30
\my_data_memory|register[70][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[70][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[70][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N8
\my_data_memory|register[139][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[139][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[139][6]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N10
\my_data_memory|register[147][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[147][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[147][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N8
\my_data_memory|register[167][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[167][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[167][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N20
\my_data_memory|register[105][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[105][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[105][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N14
\my_data_memory|register[75][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[75][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[75][6]~feeder_combout\);

-- Location: LCCOMB_X37_Y23_N0
\my_data_memory|register[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[12][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[12][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N24
\my_data_memory|register[155][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[155][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[155][6]~feeder_combout\);

-- Location: LCCOMB_X28_Y14_N30
\my_data_memory|register[163][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[163][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[163][6]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N10
\my_data_memory|register[111][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[111][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[111][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N30
\my_data_memory|register[117][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[117][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[117][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N20
\my_data_memory|register[121][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[121][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[121][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N6
\my_data_memory|register[77][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[77][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[77][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N24
\my_data_memory|register[131][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[131][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[131][6]~feeder_combout\);

-- Location: LCCOMB_X45_Y20_N6
\my_data_memory|register[215][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[215][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[215][6]~feeder_combout\);

-- Location: LCCOMB_X45_Y22_N0
\my_data_memory|register[219][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[219][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[219][6]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N4
\my_data_memory|register[18][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[18][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[18][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y26_N18
\my_data_memory|register[24][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[24][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[24][6]~feeder_combout\);

-- Location: LCCOMB_X36_Y28_N30
\my_data_memory|register[6][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[6][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[6][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y25_N16
\my_data_memory|register[60][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[60][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[60][6]~feeder_combout\);

-- Location: LCCOMB_X40_Y26_N16
\my_data_memory|register[245][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[245][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[245][6]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N8
\my_data_memory|register[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[30][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[30][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y27_N12
\my_data_memory|register[2][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[2][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[2][6]~feeder_combout\);

-- Location: LCCOMB_X33_Y26_N6
\my_data_memory|register[143][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[143][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[143][6]~feeder_combout\);

-- Location: LCCOMB_X29_Y26_N4
\my_data_memory|register[95][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[95][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[95][6]~feeder_combout\);

-- Location: LCCOMB_X29_Y26_N14
\my_data_memory|register[71][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[71][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[71][6]~feeder_combout\);

-- Location: LCCOMB_X28_Y26_N16
\my_data_memory|register[159][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[159][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[159][6]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N6
\my_parall_out|DataOut[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_parall_out|DataOut[7]~feeder_combout\ = \my_data_memory|register[255][7]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_data_memory|register[255][7]~regout\,
	combout => \my_parall_out|DataOut[7]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N0
\my_program_counter|PC[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_program_counter|PC[2]~6_combout\ = \my_program_counter|PC\(2) $ (VCC)
-- \my_program_counter|PC[2]~7\ = CARRY(\my_program_counter|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(2),
	datad => VCC,
	combout => \my_program_counter|PC[2]~6_combout\,
	cout => \my_program_counter|PC[2]~7\);

-- Location: LCCOMB_X35_Y18_N4
\my_program_counter|PC[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_program_counter|PC[4]~10_combout\ = (\my_program_counter|PC\(4) & (\my_program_counter|PC[3]~9\ $ (GND))) # (!\my_program_counter|PC\(4) & (!\my_program_counter|PC[3]~9\ & VCC))
-- \my_program_counter|PC[4]~11\ = CARRY((\my_program_counter|PC\(4) & !\my_program_counter|PC[3]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(4),
	datad => VCC,
	cin => \my_program_counter|PC[3]~9\,
	combout => \my_program_counter|PC[4]~10_combout\,
	cout => \my_program_counter|PC[4]~11\);

-- Location: LCCOMB_X36_Y18_N14
\myadder8|out_adder[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[0]~0_combout\ = (\MuxImmSrc|Mux7~0_combout\ & (\my_program_counter|PC\(0) $ (VCC))) # (!\MuxImmSrc|Mux7~0_combout\ & (\my_program_counter|PC\(0) & VCC))
-- \myadder8|out_adder[0]~1\ = CARRY((\MuxImmSrc|Mux7~0_combout\ & \my_program_counter|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxImmSrc|Mux7~0_combout\,
	datab => \my_program_counter|PC\(0),
	datad => VCC,
	combout => \myadder8|out_adder[0]~0_combout\,
	cout => \myadder8|out_adder[0]~1\);

-- Location: CLKDELAYCTRL_G5
\KEY[2]~clk_delay_ctrl\ : cycloneii_clk_delay_ctrl
-- pragma translate_off
GENERIC MAP (
	delay_chain_mode => "none",
	use_new_style_dq_detection => "false")
-- pragma translate_on
PORT MAP (
	clk => \KEY~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	clkout => \KEY[2]~clk_delay_ctrl_clkout\);

-- Location: CLKCTRL_G5
\KEY[2]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \KEY[2]~clkctrl_outclk\);

-- Location: LCCOMB_X36_Y18_N16
\myadder8|out_adder[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[1]~2_combout\ = (\my_program_counter|PC\(1) & ((\MuxImmSrc|Mux6~0_combout\ & (\myadder8|out_adder[0]~1\ & VCC)) # (!\MuxImmSrc|Mux6~0_combout\ & (!\myadder8|out_adder[0]~1\)))) # (!\my_program_counter|PC\(1) & 
-- ((\MuxImmSrc|Mux6~0_combout\ & (!\myadder8|out_adder[0]~1\)) # (!\MuxImmSrc|Mux6~0_combout\ & ((\myadder8|out_adder[0]~1\) # (GND)))))
-- \myadder8|out_adder[1]~3\ = CARRY((\my_program_counter|PC\(1) & (!\MuxImmSrc|Mux6~0_combout\ & !\myadder8|out_adder[0]~1\)) # (!\my_program_counter|PC\(1) & ((!\myadder8|out_adder[0]~1\) # (!\MuxImmSrc|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(1),
	datab => \MuxImmSrc|Mux6~0_combout\,
	datad => VCC,
	cin => \myadder8|out_adder[0]~1\,
	combout => \myadder8|out_adder[1]~2_combout\,
	cout => \myadder8|out_adder[1]~3\);

-- Location: LCFF_X36_Y18_N17
\my_program_counter|PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \myadder8|out_adder[1]~2_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(1));

-- Location: LCCOMB_X35_Y18_N26
\my_instruction_memory|RD[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[20]~0_combout\ = (!\my_program_counter|PC\(7) & (!\my_program_counter|PC\(6) & (!\my_program_counter|PC\(1) & !\my_program_counter|PC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(7),
	datab => \my_program_counter|PC\(6),
	datac => \my_program_counter|PC\(1),
	datad => \my_program_counter|PC\(0),
	combout => \my_instruction_memory|RD[20]~0_combout\);

-- Location: LCCOMB_X35_Y18_N22
\my_instruction_memory|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|Decoder0~0_combout\ = (!\my_program_counter|PC\(5) & (!\my_program_counter|PC\(2) & (!\my_program_counter|PC\(4) & \my_instruction_memory|RD[20]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datab => \my_program_counter|PC\(2),
	datac => \my_program_counter|PC\(4),
	datad => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|Decoder0~0_combout\);

-- Location: LCCOMB_X34_Y16_N20
\my_instruction_memory|WideOr7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr7~1_combout\ = (\my_instruction_memory|WideOr7~0_combout\ & \my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~0_combout\,
	datab => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|WideOr7~1_combout\);

-- Location: LCCOMB_X35_Y16_N14
\my_instruction_memory|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr9~0_combout\ = (\my_program_counter|PC\(5) & ((\my_program_counter|PC\(2)) # ((\my_program_counter|PC\(4)) # (\my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datab => \my_program_counter|PC\(2),
	datac => \my_program_counter|PC\(4),
	datad => \my_program_counter|PC\(3),
	combout => \my_instruction_memory|WideOr9~0_combout\);

-- Location: LCCOMB_X35_Y16_N28
\my_instruction_memory|WideOr9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr9~1_combout\ = (\my_instruction_memory|WideOr9~0_combout\) # (!\my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_instruction_memory|WideOr9~0_combout\,
	datac => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|WideOr9~1_combout\);

-- Location: LCCOMB_X34_Y16_N14
\my_unit_control|WideNor0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor0~0_combout\ = (!\my_instruction_memory|WideOr7~1_combout\ & (!\my_instruction_memory|WideOr9~1_combout\ & ((!\my_instruction_memory|Decoder0~0_combout\) # (!\my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \my_instruction_memory|Decoder0~0_combout\,
	datac => \my_instruction_memory|WideOr7~1_combout\,
	datad => \my_instruction_memory|WideOr9~1_combout\,
	combout => \my_unit_control|WideNor0~0_combout\);

-- Location: LCCOMB_X36_Y16_N2
\my_instruction_memory|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr8~0_combout\ = (\my_program_counter|PC\(3) & (((!\my_program_counter|PC\(5))))) # (!\my_program_counter|PC\(3) & ((\my_program_counter|PC\(4) & (!\my_program_counter|PC\(5))) # (!\my_program_counter|PC\(4) & 
-- (\my_program_counter|PC\(5) & !\my_program_counter|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(5),
	datad => \my_program_counter|PC\(2),
	combout => \my_instruction_memory|WideOr8~0_combout\);

-- Location: LCCOMB_X34_Y16_N4
\my_unit_control|WideNor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor1~combout\ = (\my_instruction_memory|RD[4]~3_combout\) # (((\my_instruction_memory|RD[20]~0_combout\ & \my_instruction_memory|WideOr8~0_combout\)) # (!\my_unit_control|WideNor0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[4]~3_combout\,
	datab => \my_instruction_memory|RD[20]~0_combout\,
	datac => \my_unit_control|WideNor0~0_combout\,
	datad => \my_instruction_memory|WideOr8~0_combout\,
	combout => \my_unit_control|WideNor1~combout\);

-- Location: LCCOMB_X33_Y16_N4
\my_unit_control|ResultSrc$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ResultSrc$latch~combout\ = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((!\my_unit_control|WideNor1~combout\))) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|ResultSrc$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|WideNor4~24clkctrl_outclk\,
	datab => \my_unit_control|ResultSrc$latch~combout\,
	datad => \my_unit_control|WideNor1~combout\,
	combout => \my_unit_control|ResultSrc$latch~combout\);

-- Location: LCCOMB_X35_Y16_N18
\my_instruction_memory|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|Decoder0~1_combout\ = (\my_program_counter|PC\(3) & \my_instruction_memory|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|Decoder0~0_combout\,
	combout => \my_instruction_memory|Decoder0~1_combout\);

-- Location: LCCOMB_X36_Y16_N0
\my_instruction_memory|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr0~0_combout\ = (\my_program_counter|PC\(4) & ((\my_program_counter|PC\(5)) # ((!\my_program_counter|PC\(3) & !\my_program_counter|PC\(2))))) # (!\my_program_counter|PC\(4) & ((\my_program_counter|PC\(3)) # 
-- ((\my_program_counter|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(5),
	datad => \my_program_counter|PC\(2),
	combout => \my_instruction_memory|WideOr0~0_combout\);

-- Location: LCCOMB_X35_Y16_N0
\my_instruction_memory|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr0~1_combout\ = (\my_instruction_memory|WideOr0~0_combout\) # (!\my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_instruction_memory|RD[20]~0_combout\,
	datac => \my_instruction_memory|WideOr0~0_combout\,
	combout => \my_instruction_memory|WideOr0~1_combout\);

-- Location: LCCOMB_X35_Y16_N20
\my_instruction_memory|WideOr8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr8~1_combout\ = (\my_instruction_memory|WideOr8~0_combout\ & \my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr8~0_combout\,
	datad => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|WideOr8~1_combout\);

-- Location: LCCOMB_X35_Y18_N8
\my_program_counter|PC[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_program_counter|PC[6]~14_combout\ = (\my_program_counter|PC\(6) & (\my_program_counter|PC[5]~13\ $ (GND))) # (!\my_program_counter|PC\(6) & (!\my_program_counter|PC[5]~13\ & VCC))
-- \my_program_counter|PC[6]~15\ = CARRY((\my_program_counter|PC\(6) & !\my_program_counter|PC[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(6),
	datad => VCC,
	cin => \my_program_counter|PC[5]~13\,
	combout => \my_program_counter|PC[6]~14_combout\,
	cout => \my_program_counter|PC[6]~15\);

-- Location: LCCOMB_X35_Y18_N10
\my_program_counter|PC[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_program_counter|PC[7]~16_combout\ = \my_program_counter|PC\(7) $ (\my_program_counter|PC[6]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(7),
	cin => \my_program_counter|PC[6]~15\,
	combout => \my_program_counter|PC[7]~16_combout\);

-- Location: LCCOMB_X36_Y18_N22
\myadder8|out_adder[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[4]~8_combout\ = ((\MuxImmSrc|Mux3~0_combout\ $ (\my_program_counter|PC\(4) $ (!\myadder8|out_adder[3]~7\)))) # (GND)
-- \myadder8|out_adder[4]~9\ = CARRY((\MuxImmSrc|Mux3~0_combout\ & ((\my_program_counter|PC\(4)) # (!\myadder8|out_adder[3]~7\))) # (!\MuxImmSrc|Mux3~0_combout\ & (\my_program_counter|PC\(4) & !\myadder8|out_adder[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxImmSrc|Mux3~0_combout\,
	datab => \my_program_counter|PC\(4),
	datad => VCC,
	cin => \myadder8|out_adder[3]~7\,
	combout => \myadder8|out_adder[4]~8_combout\,
	cout => \myadder8|out_adder[4]~9\);

-- Location: LCCOMB_X36_Y18_N24
\myadder8|out_adder[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[5]~10_combout\ = (\MuxImmSrc|Mux2~0_combout\ & ((\my_program_counter|PC\(5) & (!\myadder8|out_adder[4]~9\)) # (!\my_program_counter|PC\(5) & ((\myadder8|out_adder[4]~9\) # (GND))))) # (!\MuxImmSrc|Mux2~0_combout\ & 
-- ((\my_program_counter|PC\(5) & (\myadder8|out_adder[4]~9\ & VCC)) # (!\my_program_counter|PC\(5) & (!\myadder8|out_adder[4]~9\))))
-- \myadder8|out_adder[5]~11\ = CARRY((\MuxImmSrc|Mux2~0_combout\ & ((!\myadder8|out_adder[4]~9\) # (!\my_program_counter|PC\(5)))) # (!\MuxImmSrc|Mux2~0_combout\ & (!\my_program_counter|PC\(5) & !\myadder8|out_adder[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxImmSrc|Mux2~0_combout\,
	datab => \my_program_counter|PC\(5),
	datad => VCC,
	cin => \myadder8|out_adder[4]~9\,
	combout => \myadder8|out_adder[5]~10_combout\,
	cout => \myadder8|out_adder[5]~11\);

-- Location: LCCOMB_X36_Y18_N26
\myadder8|out_adder[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[6]~12_combout\ = ((\MuxImmSrc|Mux2~0_combout\ $ (\my_program_counter|PC\(6) $ (\myadder8|out_adder[5]~11\)))) # (GND)
-- \myadder8|out_adder[6]~13\ = CARRY((\MuxImmSrc|Mux2~0_combout\ & (\my_program_counter|PC\(6) & !\myadder8|out_adder[5]~11\)) # (!\MuxImmSrc|Mux2~0_combout\ & ((\my_program_counter|PC\(6)) # (!\myadder8|out_adder[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxImmSrc|Mux2~0_combout\,
	datab => \my_program_counter|PC\(6),
	datad => VCC,
	cin => \myadder8|out_adder[5]~11\,
	combout => \myadder8|out_adder[6]~12_combout\,
	cout => \myadder8|out_adder[6]~13\);

-- Location: LCCOMB_X36_Y18_N28
\myadder8|out_adder[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[7]~14_combout\ = \MuxImmSrc|Mux2~0_combout\ $ (\myadder8|out_adder[6]~13\ $ (!\my_program_counter|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxImmSrc|Mux2~0_combout\,
	datad => \my_program_counter|PC\(7),
	cin => \myadder8|out_adder[6]~13\,
	combout => \myadder8|out_adder[7]~14_combout\);

-- Location: LCFF_X35_Y18_N11
\my_program_counter|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \my_program_counter|PC[7]~16_combout\,
	sdata => \myadder8|out_adder[7]~14_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(7));

-- Location: LCCOMB_X35_Y18_N30
\my_instruction_memory|RD[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[20]~4_combout\ = (!\my_program_counter|PC\(6) & (!\my_program_counter|PC\(1) & !\my_program_counter|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(6),
	datac => \my_program_counter|PC\(1),
	datad => \my_program_counter|PC\(7),
	combout => \my_instruction_memory|RD[20]~4_combout\);

-- Location: LCCOMB_X35_Y16_N10
\my_instruction_memory|RD[28]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[28]~10_combout\ = (\my_instruction_memory|RD[28]~9_combout\ & (!\my_program_counter|PC\(2) & \my_instruction_memory|RD[20]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[28]~9_combout\,
	datab => \my_program_counter|PC\(2),
	datad => \my_instruction_memory|RD[20]~4_combout\,
	combout => \my_instruction_memory|RD[28]~10_combout\);

-- Location: LCCOMB_X35_Y16_N12
\my_unit_control|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|Equal0~0_combout\ = (\my_instruction_memory|RD[4]~3_combout\ & (\my_instruction_memory|WideOr0~1_combout\ & (\my_instruction_memory|WideOr8~1_combout\ & !\my_instruction_memory|RD[28]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[4]~3_combout\,
	datab => \my_instruction_memory|WideOr0~1_combout\,
	datac => \my_instruction_memory|WideOr8~1_combout\,
	datad => \my_instruction_memory|RD[28]~10_combout\,
	combout => \my_unit_control|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y16_N8
\my_unit_control|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|Equal2~0_combout\ = (!\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|Decoder0~1_combout\ & (!\my_instruction_memory|WideOr9~1_combout\ & \my_unit_control|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|Decoder0~1_combout\,
	datac => \my_instruction_memory|WideOr9~1_combout\,
	datad => \my_unit_control|Equal0~0_combout\,
	combout => \my_unit_control|Equal2~0_combout\);

-- Location: LCCOMB_X36_Y20_N8
\my_unit_control|ULAControl[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ULAControl\(1) = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((\my_unit_control|Equal2~0_combout\))) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|ULAControl\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(1),
	datac => \my_unit_control|WideNor4~24clkctrl_outclk\,
	datad => \my_unit_control|Equal2~0_combout\,
	combout => \my_unit_control|ULAControl\(1));

-- Location: LCCOMB_X34_Y19_N18
\my_instruction_memory|RD[16]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[16]~6_combout\ = (!\my_program_counter|PC\(0) & ((\my_program_counter|PC\(2) & (!\my_program_counter|PC\(4) & \my_program_counter|PC\(3))) # (!\my_program_counter|PC\(2) & (\my_program_counter|PC\(4) & 
-- !\my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(2),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(3),
	datad => \my_program_counter|PC\(0),
	combout => \my_instruction_memory|RD[16]~6_combout\);

-- Location: LCCOMB_X34_Y19_N24
\my_instruction_memory|RD[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[16]~7_combout\ = (!\my_program_counter|PC\(5) & (\my_instruction_memory|RD[16]~6_combout\ & \my_instruction_memory|RD[20]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datab => \my_instruction_memory|RD[16]~6_combout\,
	datad => \my_instruction_memory|RD[20]~4_combout\,
	combout => \my_instruction_memory|RD[16]~7_combout\);

-- Location: LCCOMB_X34_Y16_N6
\my_instruction_memory|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr7~0_combout\ = (\my_program_counter|PC\(3) & (!\my_program_counter|PC\(5) & (\my_program_counter|PC\(2) $ (\my_program_counter|PC\(4))))) # (!\my_program_counter|PC\(3) & (!\my_program_counter|PC\(2) & 
-- (\my_program_counter|PC\(5) $ (\my_program_counter|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(2),
	datab => \my_program_counter|PC\(5),
	datac => \my_program_counter|PC\(3),
	datad => \my_program_counter|PC\(4),
	combout => \my_instruction_memory|WideOr7~0_combout\);

-- Location: LCCOMB_X35_Y16_N6
\my_unit_control|WideOr7\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideOr7~combout\ = (\my_instruction_memory|RD[20]~0_combout\ & (!\my_instruction_memory|WideOr9~0_combout\ & (!\my_instruction_memory|WideOr7~0_combout\ & \my_unit_control|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[20]~0_combout\,
	datab => \my_instruction_memory|WideOr9~0_combout\,
	datac => \my_instruction_memory|WideOr7~0_combout\,
	datad => \my_unit_control|Equal0~0_combout\,
	combout => \my_unit_control|WideOr7~combout\);

-- Location: LCCOMB_X34_Y20_N28
\my_unit_control|ImmSrc[1]_187\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ImmSrc[1]_187~combout\ = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((!\my_unit_control|WideOr7~combout\))) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|ImmSrc[1]_187~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ImmSrc[1]_187~combout\,
	datac => \my_unit_control|WideNor4~24clkctrl_outclk\,
	datad => \my_unit_control|WideOr7~combout\,
	combout => \my_unit_control|ImmSrc[1]_187~combout\);

-- Location: LCCOMB_X34_Y20_N10
\my_unit_control|ImmSrc[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ImmSrc[0]~1_combout\ = (\my_unit_control|MemWrite~combout\) # (!\my_unit_control|ImmSrc[1]_187~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ImmSrc[1]_187~combout\,
	datad => \my_unit_control|MemWrite~combout\,
	combout => \my_unit_control|ImmSrc[0]~1_combout\);

-- Location: LCCOMB_X35_Y22_N12
\MuxImmSrc|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxImmSrc|Mux2~0_combout\ = ((\my_instruction_memory|WideOr0~0_combout\) # ((\my_unit_control|ImmSrc[1]~0_combout\ & \my_unit_control|ImmSrc[0]~1_combout\))) # (!\my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[20]~0_combout\,
	datab => \my_instruction_memory|WideOr0~0_combout\,
	datac => \my_unit_control|ImmSrc[1]~0_combout\,
	datad => \my_unit_control|ImmSrc[0]~1_combout\,
	combout => \MuxImmSrc|Mux2~0_combout\);

-- Location: LCCOMB_X34_Y16_N0
\my_instruction_memory|RD[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[4]~2_combout\ = (!\my_program_counter|PC\(7) & (!\my_program_counter|PC\(6) & !\my_program_counter|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(7),
	datac => \my_program_counter|PC\(6),
	datad => \my_program_counter|PC\(5),
	combout => \my_instruction_memory|RD[4]~2_combout\);

-- Location: LCCOMB_X35_Y16_N16
\my_instruction_memory|RD[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[4]~3_combout\ = (!\my_program_counter|PC\(4) & (\my_instruction_memory|RD[4]~2_combout\ & \my_instruction_memory|RD[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(4),
	datac => \my_instruction_memory|RD[4]~2_combout\,
	datad => \my_instruction_memory|RD[4]~1_combout\,
	combout => \my_instruction_memory|RD[4]~3_combout\);

-- Location: LCCOMB_X35_Y16_N26
\my_unit_control|WideOr2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideOr2~combout\ = (\my_unit_control|WideNor0~0_combout\ & (((!\my_instruction_memory|RD[4]~3_combout\) # (!\my_instruction_memory|RD[20]~0_combout\)) # (!\my_instruction_memory|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr8~0_combout\,
	datab => \my_instruction_memory|RD[20]~0_combout\,
	datac => \my_instruction_memory|RD[4]~3_combout\,
	datad => \my_unit_control|WideNor0~0_combout\,
	combout => \my_unit_control|WideOr2~combout\);

-- Location: LCCOMB_X36_Y20_N22
\my_unit_control|ULASrc\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ULASrc~combout\ = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((\my_unit_control|WideOr2~combout\))) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|ULASrc~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULASrc~combout\,
	datac => \my_unit_control|WideNor4~24clkctrl_outclk\,
	datad => \my_unit_control|WideOr2~combout\,
	combout => \my_unit_control|ULASrc~combout\);

-- Location: LCCOMB_X35_Y24_N20
\MuxULASrc|out_mux[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[7]~3_combout\ = (\my_unit_control|ULASrc~combout\ & ((!\MuxImmSrc|Mux2~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux8~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux8~combout\,
	datab => \MuxImmSrc|Mux2~0_combout\,
	datad => \my_unit_control|ULASrc~combout\,
	combout => \MuxULASrc|out_mux[7]~3_combout\);

-- Location: LCCOMB_X35_Y24_N26
\myULA|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~31_combout\ = (\my_unit_control|ULAControl\(1) & ((\myReg|Mux0~1_combout\ & ((\my_unit_control|ULAControl\(0)) # (\MuxULASrc|out_mux[7]~3_combout\))) # (!\myReg|Mux0~1_combout\ & (\my_unit_control|ULAControl\(0) & 
-- \MuxULASrc|out_mux[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux0~1_combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \my_unit_control|ULAControl\(1),
	datad => \MuxULASrc|out_mux[7]~3_combout\,
	combout => \myULA|Add0~31_combout\);

-- Location: LCCOMB_X33_Y16_N22
\my_unit_control|RegWrite\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|RegWrite~combout\ = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|RegWrite~10_combout\)) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((\my_unit_control|RegWrite~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~10_combout\,
	datab => \my_unit_control|RegWrite~combout\,
	datad => \my_unit_control|WideNor4~24clkctrl_outclk\,
	combout => \my_unit_control|RegWrite~combout\);

-- Location: LCCOMB_X35_Y18_N14
\myReg|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~0_combout\ = (\my_instruction_memory|WideOr1~1_combout\) # ((!\my_program_counter|PC\(3) & \my_instruction_memory|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(3),
	datac => \my_instruction_memory|WideOr1~1_combout\,
	datad => \my_instruction_memory|Decoder0~0_combout\,
	combout => \myReg|Mux9~0_combout\);

-- Location: LCCOMB_X34_Y19_N8
\my_instruction_memory|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr2~0_combout\ = (!\my_program_counter|PC\(0) & ((\my_program_counter|PC\(4) & (!\my_program_counter|PC\(2) & !\my_program_counter|PC\(3))) # (!\my_program_counter|PC\(4) & ((\my_program_counter|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(2),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(3),
	datad => \my_program_counter|PC\(0),
	combout => \my_instruction_memory|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y19_N14
\my_instruction_memory|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr2~1_combout\ = (!\my_program_counter|PC\(5) & (\my_instruction_memory|WideOr2~0_combout\ & \my_instruction_memory|RD[20]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datac => \my_instruction_memory|WideOr2~0_combout\,
	datad => \my_instruction_memory|RD[20]~4_combout\,
	combout => \my_instruction_memory|WideOr2~1_combout\);

-- Location: LCCOMB_X43_Y22_N30
\my_data_memory|register[201][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[201][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[201][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N6
\my_data_memory|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~25_combout\ = (\my_data_memory|Decoder0~5_combout\ & (!\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\ & !\myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~5_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~25_combout\);

-- Location: LCCOMB_X35_Y22_N2
\MuxULASrc|out_mux[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[5]~1_combout\ = (\my_unit_control|ULASrc~combout\ & ((!\MuxImmSrc|Mux2~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux10~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datac => \myReg|Mux10~combout\,
	datad => \MuxImmSrc|Mux2~0_combout\,
	combout => \MuxULASrc|out_mux[5]~1_combout\);

-- Location: LCCOMB_X35_Y22_N24
\myULA|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~22_combout\ = (\my_unit_control|ULAControl\(1) & ((\myReg|Mux2~1_combout\ & ((\my_unit_control|ULAControl\(0)) # (\MuxULASrc|out_mux[5]~1_combout\))) # (!\myReg|Mux2~1_combout\ & (\my_unit_control|ULAControl\(0) & 
-- \MuxULASrc|out_mux[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux2~1_combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \my_unit_control|ULAControl\(1),
	datad => \MuxULASrc|out_mux[5]~1_combout\,
	combout => \myULA|Add0~22_combout\);

-- Location: LCCOMB_X35_Y22_N18
\myULA|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Equal0~0_combout\ = (!\myULA|Add0~21_combout\ & (!\myULA|Add0~22_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~18_combout\,
	datad => \myULA|Add0~22_combout\,
	combout => \myULA|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y22_N0
\my_data_memory|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~37_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~25_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~25_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~37_combout\);

-- Location: LCFF_X43_Y22_N31
\my_data_memory|register[201][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[201][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][4]~regout\);

-- Location: LCCOMB_X41_Y20_N20
\my_data_memory|register[195][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[195][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[195][4]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N10
\my_data_memory|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~17_combout\ = (\my_data_memory|Decoder0~6_combout\ & (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~17_combout\);

-- Location: LCFF_X41_Y20_N21
\my_data_memory|register[195][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[195][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][4]~regout\);

-- Location: LCCOMB_X35_Y18_N28
\my_instruction_memory|RD[20]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[20]~8_combout\ = (!\my_program_counter|PC\(5) & (!\my_program_counter|PC\(3) & (!\my_program_counter|PC\(4) & \my_instruction_memory|RD[20]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datab => \my_program_counter|PC\(3),
	datac => \my_program_counter|PC\(4),
	datad => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|RD[20]~8_combout\);

-- Location: LCCOMB_X33_Y20_N20
\my_instruction_memory|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr6~0_combout\ = (\my_program_counter|PC\(2) & (((\my_program_counter|PC\(5)) # (!\my_program_counter|PC\(4))))) # (!\my_program_counter|PC\(2) & ((\my_program_counter|PC\(3) & (\my_program_counter|PC\(5))) # 
-- (!\my_program_counter|PC\(3) & ((\my_program_counter|PC\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(2),
	datab => \my_program_counter|PC\(3),
	datac => \my_program_counter|PC\(5),
	datad => \my_program_counter|PC\(4),
	combout => \my_instruction_memory|WideOr6~0_combout\);

-- Location: LCCOMB_X33_Y20_N30
\my_instruction_memory|WideOr6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr6~1_combout\ = (\my_instruction_memory|WideOr6~0_combout\) # (!\my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_instruction_memory|WideOr6~0_combout\,
	datad => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|WideOr6~1_combout\);

-- Location: LCCOMB_X34_Y20_N22
\MuxImmSrc|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxImmSrc|Mux7~0_combout\ = (!\my_unit_control|ImmSrc[1]~0_combout\ & ((\my_unit_control|ImmSrc[0]~1_combout\ & ((!\my_instruction_memory|WideOr6~1_combout\))) # (!\my_unit_control|ImmSrc[0]~1_combout\ & (\my_instruction_memory|RD[20]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ImmSrc[0]~1_combout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_unit_control|ImmSrc[1]~0_combout\,
	combout => \MuxImmSrc|Mux7~0_combout\);

-- Location: LCCOMB_X36_Y20_N16
\MuxULASrc|out_mux[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[0]~7_combout\ = (\my_unit_control|ULASrc~combout\ & (\MuxImmSrc|Mux7~0_combout\)) # (!\my_unit_control|ULASrc~combout\ & ((\myReg|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULASrc~combout\,
	datac => \MuxImmSrc|Mux7~0_combout\,
	datad => \myReg|Mux15~combout\,
	combout => \MuxULASrc|out_mux[0]~7_combout\);

-- Location: LCCOMB_X35_Y21_N2
\myReg|register[1][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|register[1][0]~feeder_combout\ = \MuxResSrc|out_mux[0]~1038_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxResSrc|out_mux[0]~1038_combout\,
	combout => \myReg|register[1][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N2
\my_instruction_memory|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr4~0_combout\ = (\my_program_counter|PC\(1)) # ((\my_program_counter|PC\(0)) # ((!\my_program_counter|PC\(2) & \my_program_counter|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(2),
	datab => \my_program_counter|PC\(1),
	datac => \my_program_counter|PC\(0),
	datad => \my_program_counter|PC\(3),
	combout => \my_instruction_memory|WideOr4~0_combout\);

-- Location: LCCOMB_X34_Y16_N10
\my_instruction_memory|WideOr4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr4~1_combout\ = (\my_program_counter|PC\(4) & (!\my_instruction_memory|WideOr4~0_combout\ & \my_instruction_memory|RD[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(4),
	datab => \my_instruction_memory|WideOr4~0_combout\,
	datad => \my_instruction_memory|RD[4]~2_combout\,
	combout => \my_instruction_memory|WideOr4~1_combout\);

-- Location: LCCOMB_X34_Y16_N24
\my_instruction_memory|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr5~0_combout\ = (!\my_program_counter|PC\(0) & (\my_program_counter|PC\(2) $ (((!\my_program_counter|PC\(4) & \my_program_counter|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(0),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(3),
	datad => \my_program_counter|PC\(2),
	combout => \my_instruction_memory|WideOr5~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\my_instruction_memory|WideOr5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr5~1_combout\ = (\my_instruction_memory|RD[20]~4_combout\ & (\my_instruction_memory|WideOr5~0_combout\ & !\my_program_counter|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[20]~4_combout\,
	datab => \my_instruction_memory|WideOr5~0_combout\,
	datad => \my_program_counter|PC\(5),
	combout => \my_instruction_memory|WideOr5~1_combout\);

-- Location: LCCOMB_X35_Y13_N20
\myReg|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~1_combout\ = (\my_unit_control|RegWrite~combout\ & (!\my_instruction_memory|WideOr6~1_combout\ & (!\my_instruction_memory|WideOr4~1_combout\ & !\my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~1_combout\);

-- Location: LCFF_X35_Y21_N3
\myReg|register[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|register[1][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][0]~regout\);

-- Location: LCCOMB_X34_Y19_N6
\myReg|register[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|register[3][0]~feeder_combout\ = \MuxResSrc|out_mux[0]~1038_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxResSrc|out_mux[0]~1038_combout\,
	combout => \myReg|register[3][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N30
\myReg|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~0_combout\ = (\my_unit_control|RegWrite~combout\ & (!\my_instruction_memory|WideOr6~1_combout\ & (!\my_instruction_memory|WideOr4~1_combout\ & \my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~0_combout\);

-- Location: LCFF_X34_Y19_N7
\myReg|register[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|register[3][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][0]~regout\);

-- Location: LCCOMB_X34_Y19_N4
\myReg|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux7~0_combout\ = (\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[3][0]~regout\))) # (!\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[1][0]~regout\,
	datac => \my_instruction_memory|RD[16]~7_combout\,
	datad => \myReg|register[3][0]~regout\,
	combout => \myReg|Mux7~0_combout\);

-- Location: LCCOMB_X35_Y19_N8
\myReg|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux7~1_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & (\myReg|Mux7~0_combout\)) # (!\my_instruction_memory|WideOr2~1_combout\ & (((\myReg|register[2][0]~regout\ & \my_instruction_memory|RD[16]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr2~1_combout\,
	datab => \myReg|Mux7~0_combout\,
	datac => \myReg|register[2][0]~regout\,
	datad => \my_instruction_memory|RD[16]~7_combout\,
	combout => \myReg|Mux7~1_combout\);

-- Location: LCCOMB_X36_Y20_N26
\myULA|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~38_combout\ = (\my_unit_control|ULAControl\(1) & ((\my_unit_control|ULAControl\(0) & ((\MuxULASrc|out_mux[0]~7_combout\) # (\myReg|Mux7~1_combout\))) # (!\my_unit_control|ULAControl\(0) & (\MuxULASrc|out_mux[0]~7_combout\ & 
-- \myReg|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \my_unit_control|ULAControl\(1),
	datac => \MuxULASrc|out_mux[0]~7_combout\,
	datad => \myReg|Mux7~1_combout\,
	combout => \myULA|Add0~38_combout\);

-- Location: LCCOMB_X38_Y20_N28
\my_data_memory|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~5_combout\ = (\my_unit_control|MemWrite~combout\ & ((\myULA|Add0~38_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~8_combout\,
	datac => \myULA|Add0~38_combout\,
	datad => \my_unit_control|MemWrite~combout\,
	combout => \my_data_memory|Decoder0~5_combout\);

-- Location: LCCOMB_X43_Y20_N18
\my_data_memory|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~45_combout\ = (!\myULA|Add0~35_combout\ & (!\myULA|Add0~37_combout\ & (\my_data_memory|Decoder0~5_combout\ & !\myULA|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|Decoder0~5_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \my_data_memory|Decoder0~45_combout\);

-- Location: LCCOMB_X43_Y20_N10
\my_data_memory|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~57_combout\ = (\my_data_memory|Decoder0~11_combout\ & (\my_data_memory|Decoder0~45_combout\ & (!\myULA|Add0~21_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~11_combout\,
	datab => \my_data_memory|Decoder0~45_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~57_combout\);

-- Location: LCFF_X40_Y20_N11
\my_data_memory|register[193][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][4]~regout\);

-- Location: LCCOMB_X40_Y20_N10
\MuxResSrc|out_mux[4]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~313_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[195][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[193][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[195][4]~regout\,
	datac => \my_data_memory|register[193][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~313_combout\);

-- Location: LCCOMB_X38_Y20_N24
\MuxResSrc|out_mux[4]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~314_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~313_combout\ & (\my_data_memory|register[203][4]~regout\)) # (!\MuxResSrc|out_mux[4]~313_combout\ & ((\my_data_memory|register[201][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[203][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[201][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~313_combout\,
	combout => \MuxResSrc|out_mux[4]~314_combout\);

-- Location: LCCOMB_X45_Y19_N4
\my_data_memory|register[235][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[235][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[235][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N28
\my_data_memory|Decoder0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~71_combout\ = (\myULA|Add0~35_combout\ & (!\myULA|Add0~37_combout\ & (\my_data_memory|Decoder0~5_combout\ & \myULA|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|Decoder0~5_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \my_data_memory|Decoder0~71_combout\);

-- Location: LCCOMB_X37_Y20_N20
\my_data_memory|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~11_combout\ = (\myULA|Add0~30_combout\ & ((\myULA|Add0~31_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~27_combout\,
	datad => \myULA|Add0~31_combout\,
	combout => \my_data_memory|Decoder0~11_combout\);

-- Location: LCCOMB_X45_Y19_N8
\my_data_memory|Decoder0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~83_combout\ = (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~71_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~83_combout\);

-- Location: LCFF_X45_Y19_N5
\my_data_memory|register[235][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[235][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][4]~regout\);

-- Location: LCCOMB_X45_Y21_N2
\my_data_memory|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~26_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~11_combout\ & (\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~11_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~25_combout\,
	combout => \my_data_memory|Decoder0~26_combout\);

-- Location: LCFF_X43_Y21_N13
\my_data_memory|register[233][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][4]~regout\);

-- Location: LCCOMB_X43_Y17_N14
\my_data_memory|register[227][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[227][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[227][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N22
\my_data_memory|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~6_combout\ = (\my_data_memory|Decoder0~5_combout\ & (\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & !\myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~5_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~6_combout\);

-- Location: LCCOMB_X43_Y17_N20
\my_data_memory|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~13_combout\ = (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~6_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~6_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~13_combout\);

-- Location: LCFF_X43_Y17_N15
\my_data_memory|register[227][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[227][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][4]~regout\);

-- Location: LCCOMB_X43_Y20_N0
\my_data_memory|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~46_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~45_combout\ & (\my_data_memory|Decoder0~11_combout\ & \myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~45_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~46_combout\);

-- Location: LCFF_X43_Y21_N19
\my_data_memory|register[225][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][4]~regout\);

-- Location: LCCOMB_X43_Y21_N18
\MuxResSrc|out_mux[4]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~311_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[227][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[225][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[227][4]~regout\,
	datac => \my_data_memory|register[225][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~311_combout\);

-- Location: LCCOMB_X43_Y21_N12
\MuxResSrc|out_mux[4]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~312_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~311_combout\ & (\my_data_memory|register[235][4]~regout\)) # (!\MuxResSrc|out_mux[4]~311_combout\ & ((\my_data_memory|register[233][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[235][4]~regout\,
	datac => \my_data_memory|register[233][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~311_combout\,
	combout => \MuxResSrc|out_mux[4]~312_combout\);

-- Location: LCCOMB_X38_Y20_N14
\MuxResSrc|out_mux[4]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~315_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~312_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[4]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[4]~314_combout\,
	datad => \MuxResSrc|out_mux[4]~312_combout\,
	combout => \MuxResSrc|out_mux[4]~315_combout\);

-- Location: LCCOMB_X45_Y22_N22
\my_data_memory|Decoder0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~72_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~71_combout\,
	combout => \my_data_memory|Decoder0~72_combout\);

-- Location: LCFF_X45_Y22_N7
\my_data_memory|register[219][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][4]~regout\);

-- Location: LCCOMB_X41_Y23_N18
\my_data_memory|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~54_combout\ = (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~11_combout\ & (\my_data_memory|Decoder0~45_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~11_combout\,
	datac => \my_data_memory|Decoder0~45_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~54_combout\);

-- Location: LCFF_X45_Y22_N13
\my_data_memory|register[209][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][4]~regout\);

-- Location: LCCOMB_X45_Y22_N12
\MuxResSrc|out_mux[4]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~309_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[217][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[209][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[217][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[209][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~309_combout\);

-- Location: LCCOMB_X45_Y22_N6
\MuxResSrc|out_mux[4]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~310_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~309_combout\ & ((\my_data_memory|register[219][4]~regout\))) # (!\MuxResSrc|out_mux[4]~309_combout\ & (\my_data_memory|register[211][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[211][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[219][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~309_combout\,
	combout => \MuxResSrc|out_mux[4]~310_combout\);

-- Location: LCCOMB_X37_Y20_N30
\MuxResSrc|out_mux[4]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~318_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~315_combout\ & (\MuxResSrc|out_mux[4]~317_combout\)) # (!\MuxResSrc|out_mux[4]~315_combout\ & ((\MuxResSrc|out_mux[4]~310_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[4]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~317_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[4]~315_combout\,
	datad => \MuxResSrc|out_mux[4]~310_combout\,
	combout => \MuxResSrc|out_mux[4]~318_combout\);

-- Location: LCCOMB_X35_Y24_N18
\my_parall_in|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_parall_in|Equal0~0_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & \myULA|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_parall_in|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y21_N22
\my_data_memory|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~23_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~23_combout\);

-- Location: LCFF_X41_Y21_N5
\my_data_memory|register[242][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][4]~regout\);

-- Location: LCCOMB_X32_Y20_N30
\my_data_memory|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~49_combout\ = (\my_data_memory|Decoder0~2_combout\ & (!\myULA|Add0~33_combout\ & (!\myULA|Add0~37_combout\ & !\myULA|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~2_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \my_data_memory|Decoder0~49_combout\);

-- Location: LCCOMB_X41_Y24_N12
\my_data_memory|Decoder0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~63_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~49_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~49_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~63_combout\);

-- Location: LCFF_X41_Y24_N5
\my_data_memory|register[240][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][4]~regout\);

-- Location: LCCOMB_X41_Y24_N4
\MuxResSrc|out_mux[4]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~336_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[248][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[240][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[248][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[240][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~336_combout\);

-- Location: LCCOMB_X41_Y21_N4
\MuxResSrc|out_mux[4]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~337_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~336_combout\ & (\my_data_memory|register[250][4]~regout\)) # (!\MuxResSrc|out_mux[4]~336_combout\ & ((\my_data_memory|register[242][4]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[250][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[242][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~336_combout\,
	combout => \MuxResSrc|out_mux[4]~337_combout\);

-- Location: LCCOMB_X36_Y20_N2
\my_data_memory|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~2_combout\ = (\my_unit_control|MemWrite~combout\ & (!\myULA|Add0~38_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|MemWrite~combout\,
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~8_combout\,
	datad => \myULA|Add0~38_combout\,
	combout => \my_data_memory|Decoder0~2_combout\);

-- Location: LCCOMB_X32_Y20_N8
\my_data_memory|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~8_combout\ = (\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & (!\myULA|Add0~37_combout\ & \my_data_memory|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \myULA|Add0~37_combout\,
	datad => \my_data_memory|Decoder0~2_combout\,
	combout => \my_data_memory|Decoder0~8_combout\);

-- Location: LCCOMB_X38_Y20_N22
\my_data_memory|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~15_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~8_combout\ & (\my_data_memory|Decoder0~11_combout\ & \myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~8_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~15_combout\);

-- Location: LCFF_X42_Y20_N19
\my_data_memory|register[226][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[226][4]~regout\);

-- Location: LCCOMB_X42_Y22_N0
\MuxResSrc|out_mux[4]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~329_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[226][4]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[224][4]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[224][4]~regout\,
	datab => \my_data_memory|register[226][4]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~329_combout\);

-- Location: LCCOMB_X38_Y23_N16
\my_data_memory|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~29_combout\ = (\myULA|Add0~33_combout\ & (!\myULA|Add0~37_combout\ & (!\myULA|Add0~35_combout\ & \my_data_memory|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \my_data_memory|Decoder0~2_combout\,
	combout => \my_data_memory|Decoder0~29_combout\);

-- Location: LCCOMB_X41_Y22_N22
\my_data_memory|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~30_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~29_combout\ & (\my_data_memory|Decoder0~11_combout\ & \myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~29_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~30_combout\);

-- Location: LCFF_X42_Y22_N11
\my_data_memory|register[232][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][4]~regout\);

-- Location: LCCOMB_X42_Y22_N10
\MuxResSrc|out_mux[4]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~330_combout\ = (\MuxResSrc|out_mux[4]~329_combout\ & ((\my_data_memory|register[234][4]~regout\) # ((!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[4]~329_combout\ & (((\my_data_memory|register[232][4]~regout\ & 
-- \myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[234][4]~regout\,
	datab => \MuxResSrc|out_mux[4]~329_combout\,
	datac => \my_data_memory|register[232][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~330_combout\);

-- Location: LCCOMB_X43_Y22_N8
\my_data_memory|Decoder0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~79_combout\ = (\my_data_memory|Decoder0~65_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Equal0~0_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~65_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~79_combout\);

-- Location: LCFF_X42_Y23_N21
\my_data_memory|register[202][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][4]~regout\);

-- Location: LCCOMB_X40_Y20_N6
\my_data_memory|Decoder0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~59_combout\ = (\myULA|Equal0~0_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~49_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~49_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~59_combout\);

-- Location: LCFF_X40_Y20_N25
\my_data_memory|register[192][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][4]~regout\);

-- Location: LCCOMB_X42_Y23_N2
\MuxResSrc|out_mux[4]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~333_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\my_data_memory|register[194][4]~regout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\my_data_memory|register[192][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[194][4]~regout\,
	datab => \my_data_memory|register[192][4]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~333_combout\);

-- Location: LCCOMB_X42_Y23_N20
\MuxResSrc|out_mux[4]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~334_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~333_combout\ & ((\my_data_memory|register[202][4]~regout\))) # (!\MuxResSrc|out_mux[4]~333_combout\ & (\my_data_memory|register[200][4]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[200][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[202][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~333_combout\,
	combout => \MuxResSrc|out_mux[4]~334_combout\);

-- Location: LCCOMB_X40_Y19_N16
\my_data_memory|register[210][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[210][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[210][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y22_N22
\my_data_memory|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~9_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~8_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~8_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~9_combout\);

-- Location: LCFF_X40_Y19_N17
\my_data_memory|register[210][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[210][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][4]~regout\);

-- Location: LCCOMB_X38_Y19_N24
\my_data_memory|register[216][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[216][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[216][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N14
\my_data_memory|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~35_combout\ = (\my_data_memory|Decoder0~29_combout\ & (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~11_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~29_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~35_combout\);

-- Location: LCFF_X38_Y19_N25
\my_data_memory|register[216][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[216][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][4]~regout\);

-- Location: LCCOMB_X43_Y21_N16
\MuxResSrc|out_mux[4]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~331_combout\ = (\myULA|Add0~33_combout\ & (((\my_data_memory|register[216][4]~regout\) # (\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (\my_data_memory|register[208][4]~regout\ & ((!\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[208][4]~regout\,
	datab => \my_data_memory|register[216][4]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~331_combout\);

-- Location: LCCOMB_X43_Y21_N10
\MuxResSrc|out_mux[4]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~332_combout\ = (\MuxResSrc|out_mux[4]~331_combout\ & ((\my_data_memory|register[218][4]~regout\) # ((!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[4]~331_combout\ & (((\my_data_memory|register[210][4]~regout\ & 
-- \myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[218][4]~regout\,
	datab => \my_data_memory|register[210][4]~regout\,
	datac => \MuxResSrc|out_mux[4]~331_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~332_combout\);

-- Location: LCCOMB_X42_Y23_N30
\MuxResSrc|out_mux[4]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~335_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[4]~332_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[4]~334_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[4]~334_combout\,
	datad => \MuxResSrc|out_mux[4]~332_combout\,
	combout => \MuxResSrc|out_mux[4]~335_combout\);

-- Location: LCCOMB_X41_Y23_N6
\MuxResSrc|out_mux[4]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~338_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~335_combout\ & (\MuxResSrc|out_mux[4]~337_combout\)) # (!\MuxResSrc|out_mux[4]~335_combout\ & ((\MuxResSrc|out_mux[4]~330_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[4]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[4]~337_combout\,
	datac => \MuxResSrc|out_mux[4]~330_combout\,
	datad => \MuxResSrc|out_mux[4]~335_combout\,
	combout => \MuxResSrc|out_mux[4]~338_combout\);

-- Location: LCCOMB_X38_Y23_N22
\my_data_memory|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~27_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~37_combout\ & (!\myULA|Add0~35_combout\ & \my_data_memory|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \my_data_memory|Decoder0~2_combout\,
	combout => \my_data_memory|Decoder0~27_combout\);

-- Location: LCCOMB_X44_Y21_N0
\my_data_memory|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~41_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~27_combout\ & \myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~27_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~41_combout\);

-- Location: LCFF_X44_Y21_N17
\my_data_memory|register[252][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][4]~regout\);

-- Location: LCCOMB_X43_Y20_N22
\my_data_memory|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~28_combout\ = (\my_data_memory|Decoder0~11_combout\ & (\my_data_memory|Decoder0~27_combout\ & (!\myULA|Add0~21_combout\ & \myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~11_combout\,
	datab => \my_data_memory|Decoder0~27_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~28_combout\);

-- Location: LCFF_X43_Y18_N9
\my_data_memory|register[236][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][4]~regout\);

-- Location: LCCOMB_X43_Y18_N8
\MuxResSrc|out_mux[4]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~326_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[238][4]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[236][4]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[238][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[236][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~326_combout\);

-- Location: LCCOMB_X44_Y21_N16
\MuxResSrc|out_mux[4]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~327_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~326_combout\ & (\my_data_memory|register[254][4]~regout\)) # (!\MuxResSrc|out_mux[4]~326_combout\ & ((\my_data_memory|register[252][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[254][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[252][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~326_combout\,
	combout => \MuxResSrc|out_mux[4]~327_combout\);

-- Location: LCCOMB_X33_Y21_N16
\my_data_memory|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~47_combout\ = (\my_data_memory|Decoder0~2_combout\ & (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & \myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~2_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~47_combout\);

-- Location: LCCOMB_X41_Y24_N14
\my_data_memory|Decoder0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~61_combout\ = (\my_parall_in|Equal0~0_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~47_combout\,
	combout => \my_data_memory|Decoder0~61_combout\);

-- Location: LCFF_X41_Y24_N17
\my_data_memory|register[244][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][4]~regout\);

-- Location: LCCOMB_X33_Y21_N30
\my_data_memory|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~3_combout\ = (\my_data_memory|Decoder0~2_combout\ & (!\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\ & \myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~2_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~3_combout\);

-- Location: LCCOMB_X45_Y19_N0
\my_data_memory|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~14_combout\ = (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~3_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~3_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~14_combout\);

-- Location: LCFF_X42_Y20_N25
\my_data_memory|register[230][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][4]~regout\);

-- Location: LCCOMB_X41_Y24_N6
\MuxResSrc|out_mux[4]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~319_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~35_combout\ & ((\my_data_memory|register[230][4]~regout\))) # (!\myULA|Add0~35_combout\ & 
-- (\my_data_memory|register[228][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[228][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \my_data_memory|register[230][4]~regout\,
	combout => \MuxResSrc|out_mux[4]~319_combout\);

-- Location: LCCOMB_X41_Y24_N16
\MuxResSrc|out_mux[4]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~320_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~319_combout\ & (\my_data_memory|register[246][4]~regout\)) # (!\MuxResSrc|out_mux[4]~319_combout\ & ((\my_data_memory|register[244][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[246][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[244][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~319_combout\,
	combout => \MuxResSrc|out_mux[4]~320_combout\);

-- Location: LCCOMB_X28_Y21_N26
\my_data_memory|Decoder0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~67_combout\ = (\my_data_memory|Decoder0~2_combout\ & (\myULA|Add0~37_combout\ & (\myULA|Add0~35_combout\ & \myULA|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~2_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \my_data_memory|Decoder0~67_combout\);

-- Location: LCCOMB_X42_Y24_N22
\my_data_memory|Decoder0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~78_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~67_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~67_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~78_combout\);

-- Location: LCFF_X42_Y24_N29
\my_data_memory|register[206][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][4]~regout\);

-- Location: LCCOMB_X42_Y19_N24
\my_data_memory|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~38_combout\ = (\myULA|Equal0~0_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~38_combout\);

-- Location: LCFF_X42_Y19_N19
\my_data_memory|register[204][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][4]~regout\);

-- Location: LCCOMB_X42_Y19_N18
\MuxResSrc|out_mux[4]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~321_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[206][4]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[204][4]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[206][4]~regout\,
	datac => \my_data_memory|register[204][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~321_combout\);

-- Location: LCCOMB_X37_Y23_N26
\my_data_memory|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~33_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~33_combout\);

-- Location: LCFF_X42_Y19_N1
\my_data_memory|register[220][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][4]~regout\);

-- Location: LCCOMB_X42_Y19_N0
\MuxResSrc|out_mux[4]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~322_combout\ = (\MuxResSrc|out_mux[4]~321_combout\ & ((\my_data_memory|register[222][4]~regout\) # ((!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[4]~321_combout\ & (((\my_data_memory|register[220][4]~regout\ & 
-- \myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[222][4]~regout\,
	datab => \MuxResSrc|out_mux[4]~321_combout\,
	datac => \my_data_memory|register[220][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~322_combout\);

-- Location: LCCOMB_X35_Y22_N26
\my_data_memory|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~1_combout\ = (\myULA|Add0~21_combout\ & (!\myULA|Add0~22_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~18_combout\,
	datad => \myULA|Add0~22_combout\,
	combout => \my_data_memory|Decoder0~1_combout\);

-- Location: LCCOMB_X44_Y24_N26
\my_data_memory|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~4_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~3_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~3_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~4_combout\);

-- Location: LCFF_X42_Y17_N23
\my_data_memory|register[214][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][4]~regout\);

-- Location: LCCOMB_X41_Y21_N30
\my_data_memory|Decoder0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~58_combout\ = (\myULA|Equal0~0_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~47_combout\,
	combout => \my_data_memory|Decoder0~58_combout\);

-- Location: LCFF_X41_Y19_N7
\my_data_memory|register[196][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][4]~regout\);

-- Location: LCCOMB_X41_Y19_N6
\MuxResSrc|out_mux[4]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~323_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[198][4]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[196][4]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[198][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[196][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~323_combout\);

-- Location: LCCOMB_X42_Y17_N22
\MuxResSrc|out_mux[4]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~324_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~323_combout\ & ((\my_data_memory|register[214][4]~regout\))) # (!\MuxResSrc|out_mux[4]~323_combout\ & (\my_data_memory|register[212][4]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[212][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[214][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~323_combout\,
	combout => \MuxResSrc|out_mux[4]~324_combout\);

-- Location: LCCOMB_X41_Y23_N0
\MuxResSrc|out_mux[4]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~325_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~322_combout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~33_combout\ & (((!\myULA|Add0~41_combout\ & \MuxResSrc|out_mux[4]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[4]~322_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[4]~324_combout\,
	combout => \MuxResSrc|out_mux[4]~325_combout\);

-- Location: LCCOMB_X41_Y23_N10
\MuxResSrc|out_mux[4]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~328_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~325_combout\ & (\MuxResSrc|out_mux[4]~327_combout\)) # (!\MuxResSrc|out_mux[4]~325_combout\ & ((\MuxResSrc|out_mux[4]~320_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[4]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[4]~327_combout\,
	datac => \MuxResSrc|out_mux[4]~320_combout\,
	datad => \MuxResSrc|out_mux[4]~325_combout\,
	combout => \MuxResSrc|out_mux[4]~328_combout\);

-- Location: LCCOMB_X36_Y23_N20
\MuxResSrc|out_mux[4]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~339_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~328_combout\))) # (!\myULA|Add0~37_combout\ & 
-- (\MuxResSrc|out_mux[4]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[4]~338_combout\,
	datad => \MuxResSrc|out_mux[4]~328_combout\,
	combout => \MuxResSrc|out_mux[4]~339_combout\);

-- Location: LCCOMB_X31_Y22_N28
\my_data_memory|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~10_combout\ = (\my_data_memory|Decoder0~5_combout\ & (\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & \myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~5_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~10_combout\);

-- Location: LCCOMB_X44_Y21_N20
\my_data_memory|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~24_combout\ = (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~10_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~10_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~24_combout\);

-- Location: LCFF_X45_Y21_N23
\my_data_memory|register[247][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][4]~regout\);

-- Location: LCCOMB_X45_Y20_N0
\my_data_memory|register[215][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[215][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[215][4]~feeder_combout\);

-- Location: LCCOMB_X45_Y19_N6
\my_data_memory|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~12_combout\ = (\my_data_memory|Decoder0~10_combout\ & (\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~10_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~12_combout\);

-- Location: LCFF_X45_Y20_N1
\my_data_memory|register[215][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[215][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][4]~regout\);

-- Location: LCCOMB_X45_Y21_N12
\MuxResSrc|out_mux[4]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~347_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[223][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[215][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[223][4]~regout\,
	datab => \my_data_memory|register[215][4]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~347_combout\);

-- Location: LCCOMB_X45_Y21_N22
\MuxResSrc|out_mux[4]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~348_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~347_combout\ & (\my_data_memory|register[255][4]~regout\)) # (!\MuxResSrc|out_mux[4]~347_combout\ & ((\my_data_memory|register[247][4]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[255][4]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[247][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~347_combout\,
	combout => \MuxResSrc|out_mux[4]~348_combout\);

-- Location: LCCOMB_X42_Y26_N22
\my_data_memory|register[245][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[245][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[245][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N28
\my_data_memory|Decoder0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~64_combout\ = (\my_data_memory|Decoder0~51_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~51_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~64_combout\);

-- Location: LCFF_X42_Y26_N23
\my_data_memory|register[245][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[245][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][4]~regout\);

-- Location: LCCOMB_X38_Y22_N6
\my_data_memory|register[221][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[221][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[221][4]~feeder_combout\);

-- Location: LCCOMB_X43_Y20_N20
\my_data_memory|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~31_combout\ = (\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\my_data_memory|Decoder0~5_combout\ & \myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|Decoder0~5_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~31_combout\);

-- Location: LCCOMB_X38_Y22_N26
\my_data_memory|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~36_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\my_data_memory|Decoder0~31_combout\ & (\myULA|Add0~30_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \my_data_memory|Decoder0~31_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~36_combout\);

-- Location: LCFF_X38_Y22_N7
\my_data_memory|register[221][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[221][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][4]~regout\);

-- Location: LCCOMB_X41_Y25_N22
\MuxResSrc|out_mux[4]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~340_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~33_combout\ & ((\my_data_memory|register[221][4]~regout\))) # (!\myULA|Add0~33_combout\ & 
-- (\my_data_memory|register[213][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[213][4]~regout\,
	datab => \my_data_memory|register[221][4]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~340_combout\);

-- Location: LCCOMB_X41_Y25_N12
\MuxResSrc|out_mux[4]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~341_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~340_combout\ & (\my_data_memory|register[253][4]~regout\)) # (!\MuxResSrc|out_mux[4]~340_combout\ & ((\my_data_memory|register[245][4]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[253][4]~regout\,
	datab => \my_data_memory|register[245][4]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[4]~340_combout\,
	combout => \MuxResSrc|out_mux[4]~341_combout\);

-- Location: LCCOMB_X43_Y24_N2
\my_data_memory|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~32_combout\ = (\my_data_memory|Decoder0~11_combout\ & (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~31_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~11_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~31_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~32_combout\);

-- Location: LCFF_X43_Y24_N13
\my_data_memory|register[237][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][4]~regout\);

-- Location: LCCOMB_X33_Y24_N24
\my_data_memory|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~51_combout\ = (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & (\my_data_memory|Decoder0~5_combout\ & \myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|Decoder0~5_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~51_combout\);

-- Location: LCCOMB_X41_Y25_N30
\my_data_memory|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~52_combout\ = (\my_data_memory|Decoder0~11_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~11_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~51_combout\,
	combout => \my_data_memory|Decoder0~52_combout\);

-- Location: LCFF_X40_Y21_N21
\my_data_memory|register[229][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][4]~regout\);

-- Location: LCCOMB_X40_Y25_N26
\my_data_memory|Decoder0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~60_combout\ = (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~51_combout\ & (\myULA|Equal0~0_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~51_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~60_combout\);

-- Location: LCFF_X40_Y25_N15
\my_data_memory|register[197][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][4]~regout\);

-- Location: LCCOMB_X40_Y25_N14
\MuxResSrc|out_mux[4]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~344_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[205][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[197][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[205][4]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[197][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~344_combout\);

-- Location: LCCOMB_X40_Y21_N20
\MuxResSrc|out_mux[4]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~345_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~344_combout\ & (\my_data_memory|register[237][4]~regout\)) # (!\MuxResSrc|out_mux[4]~344_combout\ & ((\my_data_memory|register[229][4]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[237][4]~regout\,
	datac => \my_data_memory|register[229][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~344_combout\,
	combout => \MuxResSrc|out_mux[4]~345_combout\);

-- Location: LCCOMB_X43_Y17_N24
\my_data_memory|register[231][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[231][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[231][4]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N10
\my_data_memory|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~16_combout\ = (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~10_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~10_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~16_combout\);

-- Location: LCFF_X43_Y17_N25
\my_data_memory|register[231][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[231][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][4]~regout\);

-- Location: LCCOMB_X40_Y24_N16
\my_data_memory|Decoder0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~73_combout\ = (\my_data_memory|Decoder0~5_combout\ & (\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\ & \myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~5_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \my_data_memory|Decoder0~73_combout\);

-- Location: LCCOMB_X36_Y17_N18
\my_data_memory|Decoder0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~82_combout\ = (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~73_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~73_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~82_combout\);

-- Location: LCFF_X36_Y17_N3
\my_data_memory|register[239][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][4]~regout\);

-- Location: LCCOMB_X44_Y20_N20
\my_data_memory|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~20_combout\ = (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~11_combout\ & \my_data_memory|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \my_data_memory|Decoder0~10_combout\,
	combout => \my_data_memory|Decoder0~20_combout\);

-- Location: LCFF_X44_Y20_N11
\my_data_memory|register[199][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][4]~regout\);

-- Location: LCCOMB_X44_Y20_N10
\MuxResSrc|out_mux[4]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~342_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[207][4]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[199][4]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[207][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[199][4]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~342_combout\);

-- Location: LCCOMB_X36_Y17_N2
\MuxResSrc|out_mux[4]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~343_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~342_combout\ & ((\my_data_memory|register[239][4]~regout\))) # (!\MuxResSrc|out_mux[4]~342_combout\ & (\my_data_memory|register[231][4]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[231][4]~regout\,
	datac => \my_data_memory|register[239][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~342_combout\,
	combout => \MuxResSrc|out_mux[4]~343_combout\);

-- Location: LCCOMB_X40_Y21_N18
\MuxResSrc|out_mux[4]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~346_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~343_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[4]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[4]~345_combout\,
	datad => \MuxResSrc|out_mux[4]~343_combout\,
	combout => \MuxResSrc|out_mux[4]~346_combout\);

-- Location: LCCOMB_X40_Y21_N4
\MuxResSrc|out_mux[4]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~349_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~346_combout\ & (\MuxResSrc|out_mux[4]~348_combout\)) # (!\MuxResSrc|out_mux[4]~346_combout\ & ((\MuxResSrc|out_mux[4]~341_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[4]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[4]~348_combout\,
	datac => \MuxResSrc|out_mux[4]~341_combout\,
	datad => \MuxResSrc|out_mux[4]~346_combout\,
	combout => \MuxResSrc|out_mux[4]~349_combout\);

-- Location: LCCOMB_X36_Y23_N26
\MuxResSrc|out_mux[4]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~350_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~339_combout\ & ((\MuxResSrc|out_mux[4]~349_combout\))) # (!\MuxResSrc|out_mux[4]~339_combout\ & (\MuxResSrc|out_mux[4]~318_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[4]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[4]~318_combout\,
	datac => \MuxResSrc|out_mux[4]~339_combout\,
	datad => \MuxResSrc|out_mux[4]~349_combout\,
	combout => \MuxResSrc|out_mux[4]~350_combout\);

-- Location: LCFF_X35_Y25_N29
\myReg|register[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][6]~regout\);

-- Location: LCCOMB_X35_Y18_N24
\myReg|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~1_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & ((\my_instruction_memory|RD[20]~8_combout\) # ((\my_instruction_memory|Decoder0~0_combout\ & !\my_program_counter|PC\(3))))) # (!\my_instruction_memory|WideOr1~1_combout\ & 
-- (\my_instruction_memory|Decoder0~0_combout\ & (!\my_program_counter|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \my_instruction_memory|Decoder0~0_combout\,
	datac => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|RD[20]~8_combout\,
	combout => \myReg|Mux9~1_combout\);

-- Location: LCFF_X35_Y21_N15
\myReg|register[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][6]~regout\);

-- Location: LCCOMB_X35_Y13_N2
\myReg|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~4_combout\ = (\my_unit_control|RegWrite~combout\ & (\my_instruction_memory|WideOr6~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ & \my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~4_combout\);

-- Location: LCFF_X36_Y21_N25
\myReg|register[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][6]~regout\);

-- Location: LCCOMB_X35_Y13_N0
\myReg|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~5_combout\ = (\my_unit_control|RegWrite~combout\ & (\my_instruction_memory|WideOr6~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ & !\my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~5_combout\);

-- Location: LCFF_X36_Y22_N3
\myReg|register[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][6]~regout\);

-- Location: LCCOMB_X35_Y13_N12
\myReg|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~3_combout\ = (\my_unit_control|RegWrite~combout\ & (!\my_instruction_memory|WideOr6~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ & !\my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~3_combout\);

-- Location: LCFF_X36_Y22_N23
\myReg|register[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][6]~regout\);

-- Location: LCCOMB_X36_Y22_N22
\myReg|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~3_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & ((\my_instruction_memory|RD[20]~8_combout\ & ((\myReg|register[5][6]~regout\))) # (!\my_instruction_memory|RD[20]~8_combout\ & (\myReg|register[4][6]~regout\)))) # 
-- (!\my_instruction_memory|WideOr1~1_combout\ & (((\my_instruction_memory|RD[20]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \myReg|register[4][6]~regout\,
	datac => \myReg|register[5][6]~regout\,
	datad => \my_instruction_memory|RD[20]~8_combout\,
	combout => \myReg|Mux9~3_combout\);

-- Location: LCCOMB_X36_Y21_N24
\myReg|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~4_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & (((\myReg|Mux9~3_combout\)))) # (!\my_instruction_memory|WideOr1~1_combout\ & ((\myReg|Mux9~3_combout\ & (\myReg|register[7][6]~regout\)) # (!\myReg|Mux9~3_combout\ & 
-- ((\myReg|register[6][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[7][6]~regout\,
	datab => \my_instruction_memory|WideOr1~1_combout\,
	datac => \myReg|register[6][6]~regout\,
	datad => \myReg|Mux9~3_combout\,
	combout => \myReg|Mux9~4_combout\);

-- Location: LCCOMB_X35_Y21_N14
\myReg|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~5_combout\ = (\myReg|Mux9~2_combout\ & (((\myReg|Mux9~4_combout\)) # (!\myReg|Mux9~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|Mux9~1_combout\ & (\myReg|register[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~2_combout\,
	datab => \myReg|Mux9~1_combout\,
	datac => \myReg|register[1][6]~regout\,
	datad => \myReg|Mux9~4_combout\,
	combout => \myReg|Mux9~5_combout\);

-- Location: LCCOMB_X36_Y17_N24
\myReg|Mux9\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux9~5_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux9~5_combout\ & ((\myReg|register[3][6]~regout\))) # (!\myReg|Mux9~5_combout\ & (\myReg|register[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~0_combout\,
	datab => \myReg|register[2][6]~regout\,
	datac => \myReg|register[3][6]~regout\,
	datad => \myReg|Mux9~5_combout\,
	combout => \myReg|Mux9~combout\);

-- Location: LCCOMB_X36_Y20_N12
\myULA|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~24_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & (!\MuxImmSrc|Mux2~0_combout\)) # (!\my_unit_control|ULASrc~combout\ & ((\myReg|Mux9~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \my_unit_control|ULASrc~combout\,
	datac => \MuxImmSrc|Mux2~0_combout\,
	datad => \myReg|Mux9~combout\,
	combout => \myULA|Add0~24_combout\);

-- Location: LCCOMB_X35_Y18_N18
\myReg|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux9~2_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & (((!\my_program_counter|PC\(3) & \my_instruction_memory|Decoder0~0_combout\)))) # (!\my_instruction_memory|WideOr1~1_combout\ & ((\my_instruction_memory|RD[20]~8_combout\) # 
-- ((!\my_program_counter|PC\(3) & \my_instruction_memory|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|Decoder0~0_combout\,
	combout => \myReg|Mux9~2_combout\);

-- Location: LCFF_X34_Y18_N29
\myReg|register[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][3]~regout\);

-- Location: LCFF_X34_Y18_N13
\myReg|register[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][3]~regout\);

-- Location: LCFF_X33_Y18_N13
\myReg|register[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][3]~regout\);

-- Location: LCCOMB_X34_Y17_N2
\myReg|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux12~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & (((!\my_instruction_memory|WideOr1~1_combout\)))) # (!\my_instruction_memory|RD[20]~8_combout\ & ((\my_instruction_memory|WideOr1~1_combout\ & (\myReg|register[4][3]~regout\)) # 
-- (!\my_instruction_memory|WideOr1~1_combout\ & ((\myReg|register[6][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[4][3]~regout\,
	datab => \myReg|register[6][3]~regout\,
	datac => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myReg|Mux12~0_combout\);

-- Location: LCCOMB_X34_Y18_N12
\myReg|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux12~1_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & ((\myReg|Mux12~0_combout\ & (\myReg|register[7][3]~regout\)) # (!\myReg|Mux12~0_combout\ & ((\myReg|register[5][3]~regout\))))) # (!\my_instruction_memory|RD[20]~8_combout\ & 
-- (((\myReg|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[7][3]~regout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \myReg|register[5][3]~regout\,
	datad => \myReg|Mux12~0_combout\,
	combout => \myReg|Mux12~1_combout\);

-- Location: LCCOMB_X34_Y18_N28
\myReg|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux12~2_combout\ = (\myReg|Mux9~1_combout\ & ((\myReg|Mux9~2_combout\ & ((\myReg|Mux12~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|register[1][3]~regout\)))) # (!\myReg|Mux9~1_combout\ & (\myReg|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~1_combout\,
	datab => \myReg|Mux9~2_combout\,
	datac => \myReg|register[1][3]~regout\,
	datad => \myReg|Mux12~1_combout\,
	combout => \myReg|Mux12~2_combout\);

-- Location: LCCOMB_X34_Y20_N16
\myReg|Mux12\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux12~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux12~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux12~2_combout\ & ((\myReg|register[3][3]~regout\))) # (!\myReg|Mux12~2_combout\ & (\myReg|register[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][3]~regout\,
	datab => \myReg|Mux9~0_combout\,
	datac => \myReg|Mux12~2_combout\,
	datad => \myReg|register[3][3]~regout\,
	combout => \myReg|Mux12~combout\);

-- Location: LCCOMB_X34_Y20_N4
\myULA|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~2_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux4~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \myReg|Mux12~combout\,
	datad => \MuxImmSrc|Mux4~0_combout\,
	combout => \myULA|Add0~2_combout\);

-- Location: LCFF_X32_Y18_N25
\myReg|register[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][2]~regout\);

-- Location: LCFF_X34_Y18_N23
\myReg|register[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][2]~regout\);

-- Location: LCCOMB_X35_Y13_N10
\myReg|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~6_combout\ = (\my_unit_control|RegWrite~combout\ & (!\my_instruction_memory|WideOr6~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ & \my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~6_combout\);

-- Location: LCFF_X33_Y18_N11
\myReg|register[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][2]~regout\);

-- Location: LCFF_X34_Y17_N29
\myReg|register[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][2]~regout\);

-- Location: LCCOMB_X34_Y17_N6
\myReg|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux13~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & ((\myReg|register[5][2]~regout\) # ((!\my_instruction_memory|WideOr1~1_combout\)))) # (!\my_instruction_memory|RD[20]~8_combout\ & (((\myReg|register[4][2]~regout\ & 
-- \my_instruction_memory|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[5][2]~regout\,
	datab => \myReg|register[4][2]~regout\,
	datac => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myReg|Mux13~0_combout\);

-- Location: LCCOMB_X33_Y18_N10
\myReg|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux13~1_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & (((\myReg|Mux13~0_combout\)))) # (!\my_instruction_memory|WideOr1~1_combout\ & ((\myReg|Mux13~0_combout\ & ((\myReg|register[7][2]~regout\))) # (!\myReg|Mux13~0_combout\ & 
-- (\myReg|register[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][2]~regout\,
	datab => \my_instruction_memory|WideOr1~1_combout\,
	datac => \myReg|register[7][2]~regout\,
	datad => \myReg|Mux13~0_combout\,
	combout => \myReg|Mux13~1_combout\);

-- Location: LCCOMB_X34_Y20_N26
\myReg|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux13~2_combout\ = (\myReg|Mux9~2_combout\ & (((\myReg|Mux13~1_combout\)) # (!\myReg|Mux9~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|Mux9~1_combout\ & (\myReg|register[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~2_combout\,
	datab => \myReg|Mux9~1_combout\,
	datac => \myReg|register[1][2]~regout\,
	datad => \myReg|Mux13~1_combout\,
	combout => \myReg|Mux13~2_combout\);

-- Location: LCCOMB_X34_Y20_N8
\myReg|Mux13\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux13~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux13~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux13~2_combout\ & ((\myReg|register[3][2]~regout\))) # (!\myReg|Mux13~2_combout\ & (\myReg|register[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][2]~regout\,
	datab => \myReg|register[3][2]~regout\,
	datac => \myReg|Mux9~0_combout\,
	datad => \myReg|Mux13~2_combout\,
	combout => \myReg|Mux13~combout\);

-- Location: LCCOMB_X33_Y20_N24
\MuxImmSrc|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxImmSrc|Mux5~0_combout\ = (\my_unit_control|ImmSrc[1]~0_combout\ & (((!\my_unit_control|ImmSrc[0]~1_combout\ & \my_instruction_memory|WideOr4~1_combout\)))) # (!\my_unit_control|ImmSrc[1]~0_combout\ & ((\my_unit_control|ImmSrc[0]~1_combout\ & 
-- ((\my_instruction_memory|WideOr4~1_combout\))) # (!\my_unit_control|ImmSrc[0]~1_combout\ & (\my_instruction_memory|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~2_combout\,
	datab => \my_unit_control|ImmSrc[1]~0_combout\,
	datac => \my_unit_control|ImmSrc[0]~1_combout\,
	datad => \my_instruction_memory|WideOr4~1_combout\,
	combout => \MuxImmSrc|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y20_N18
\myULA|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~3_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux5~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \myReg|Mux13~combout\,
	datad => \MuxImmSrc|Mux5~0_combout\,
	combout => \myULA|Add0~3_combout\);

-- Location: LCCOMB_X35_Y20_N4
\myULA|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~7_cout\ = CARRY(\my_unit_control|ULAControl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(0),
	datad => VCC,
	cout => \myULA|Add0~7_cout\);

-- Location: LCCOMB_X35_Y20_N6
\myULA|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~8_combout\ = (\myReg|Mux7~1_combout\ & ((\myULA|Add0~5_combout\ & (\myULA|Add0~7_cout\ & VCC)) # (!\myULA|Add0~5_combout\ & (!\myULA|Add0~7_cout\)))) # (!\myReg|Mux7~1_combout\ & ((\myULA|Add0~5_combout\ & (!\myULA|Add0~7_cout\)) # 
-- (!\myULA|Add0~5_combout\ & ((\myULA|Add0~7_cout\) # (GND)))))
-- \myULA|Add0~9\ = CARRY((\myReg|Mux7~1_combout\ & (!\myULA|Add0~5_combout\ & !\myULA|Add0~7_cout\)) # (!\myReg|Mux7~1_combout\ & ((!\myULA|Add0~7_cout\) # (!\myULA|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux7~1_combout\,
	datab => \myULA|Add0~5_combout\,
	datad => VCC,
	cin => \myULA|Add0~7_cout\,
	combout => \myULA|Add0~8_combout\,
	cout => \myULA|Add0~9\);

-- Location: LCCOMB_X35_Y20_N8
\myULA|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~10_combout\ = ((\myReg|Mux6~1_combout\ $ (\myULA|Add0~4_combout\ $ (!\myULA|Add0~9\)))) # (GND)
-- \myULA|Add0~11\ = CARRY((\myReg|Mux6~1_combout\ & ((\myULA|Add0~4_combout\) # (!\myULA|Add0~9\))) # (!\myReg|Mux6~1_combout\ & (\myULA|Add0~4_combout\ & !\myULA|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux6~1_combout\,
	datab => \myULA|Add0~4_combout\,
	datad => VCC,
	cin => \myULA|Add0~9\,
	combout => \myULA|Add0~10_combout\,
	cout => \myULA|Add0~11\);

-- Location: LCCOMB_X35_Y20_N10
\myULA|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~12_combout\ = (\myReg|Mux5~1_combout\ & ((\myULA|Add0~3_combout\ & (\myULA|Add0~11\ & VCC)) # (!\myULA|Add0~3_combout\ & (!\myULA|Add0~11\)))) # (!\myReg|Mux5~1_combout\ & ((\myULA|Add0~3_combout\ & (!\myULA|Add0~11\)) # 
-- (!\myULA|Add0~3_combout\ & ((\myULA|Add0~11\) # (GND)))))
-- \myULA|Add0~13\ = CARRY((\myReg|Mux5~1_combout\ & (!\myULA|Add0~3_combout\ & !\myULA|Add0~11\)) # (!\myReg|Mux5~1_combout\ & ((!\myULA|Add0~11\) # (!\myULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux5~1_combout\,
	datab => \myULA|Add0~3_combout\,
	datad => VCC,
	cin => \myULA|Add0~11\,
	combout => \myULA|Add0~12_combout\,
	cout => \myULA|Add0~13\);

-- Location: LCCOMB_X35_Y20_N12
\myULA|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~14_combout\ = ((\myReg|Mux4~1_combout\ $ (\myULA|Add0~2_combout\ $ (!\myULA|Add0~13\)))) # (GND)
-- \myULA|Add0~15\ = CARRY((\myReg|Mux4~1_combout\ & ((\myULA|Add0~2_combout\) # (!\myULA|Add0~13\))) # (!\myReg|Mux4~1_combout\ & (\myULA|Add0~2_combout\ & !\myULA|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux4~1_combout\,
	datab => \myULA|Add0~2_combout\,
	datad => VCC,
	cin => \myULA|Add0~13\,
	combout => \myULA|Add0~14_combout\,
	cout => \myULA|Add0~15\);

-- Location: LCCOMB_X35_Y20_N14
\myULA|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~16_combout\ = (\myReg|Mux3~1_combout\ & ((\myULA|Add0~1_combout\ & (\myULA|Add0~15\ & VCC)) # (!\myULA|Add0~1_combout\ & (!\myULA|Add0~15\)))) # (!\myReg|Mux3~1_combout\ & ((\myULA|Add0~1_combout\ & (!\myULA|Add0~15\)) # 
-- (!\myULA|Add0~1_combout\ & ((\myULA|Add0~15\) # (GND)))))
-- \myULA|Add0~17\ = CARRY((\myReg|Mux3~1_combout\ & (!\myULA|Add0~1_combout\ & !\myULA|Add0~15\)) # (!\myReg|Mux3~1_combout\ & ((!\myULA|Add0~15\) # (!\myULA|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux3~1_combout\,
	datab => \myULA|Add0~1_combout\,
	datad => VCC,
	cin => \myULA|Add0~15\,
	combout => \myULA|Add0~16_combout\,
	cout => \myULA|Add0~17\);

-- Location: LCCOMB_X35_Y20_N16
\myULA|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~18_combout\ = ((\myReg|Mux2~1_combout\ $ (\myULA|Add0~0_combout\ $ (!\myULA|Add0~17\)))) # (GND)
-- \myULA|Add0~19\ = CARRY((\myReg|Mux2~1_combout\ & ((\myULA|Add0~0_combout\) # (!\myULA|Add0~17\))) # (!\myReg|Mux2~1_combout\ & (\myULA|Add0~0_combout\ & !\myULA|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux2~1_combout\,
	datab => \myULA|Add0~0_combout\,
	datad => VCC,
	cin => \myULA|Add0~17\,
	combout => \myULA|Add0~18_combout\,
	cout => \myULA|Add0~19\);

-- Location: LCCOMB_X35_Y20_N18
\myULA|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~25_combout\ = (\myReg|Mux1~1_combout\ & ((\myULA|Add0~24_combout\ & (\myULA|Add0~19\ & VCC)) # (!\myULA|Add0~24_combout\ & (!\myULA|Add0~19\)))) # (!\myReg|Mux1~1_combout\ & ((\myULA|Add0~24_combout\ & (!\myULA|Add0~19\)) # 
-- (!\myULA|Add0~24_combout\ & ((\myULA|Add0~19\) # (GND)))))
-- \myULA|Add0~26\ = CARRY((\myReg|Mux1~1_combout\ & (!\myULA|Add0~24_combout\ & !\myULA|Add0~19\)) # (!\myReg|Mux1~1_combout\ & ((!\myULA|Add0~19\) # (!\myULA|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux1~1_combout\,
	datab => \myULA|Add0~24_combout\,
	datad => VCC,
	cin => \myULA|Add0~19\,
	combout => \myULA|Add0~25_combout\,
	cout => \myULA|Add0~26\);

-- Location: LCCOMB_X37_Y20_N0
\my_data_memory|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~0_combout\ = (!\myULA|Add0~29_combout\ & (\myULA|Add0~41_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~29_combout\,
	datac => \myULA|Add0~25_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~0_combout\);

-- Location: LCCOMB_X27_Y17_N16
\my_data_memory|Decoder0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~114_combout\ = (\my_data_memory|Decoder0~6_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~114_combout\);

-- Location: LCFF_X29_Y17_N29
\my_data_memory|register[179][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][4]~regout\);

-- Location: LCCOMB_X29_Y21_N8
\my_data_memory|Decoder0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~141_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~10_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \my_data_memory|Decoder0~10_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~141_combout\);

-- Location: LCFF_X29_Y17_N11
\my_data_memory|register[183][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][4]~regout\);

-- Location: LCCOMB_X29_Y15_N16
\my_data_memory|register[182][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[182][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[182][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y15_N4
\my_data_memory|Decoder0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~97_combout\ = (\my_data_memory|Decoder0~3_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~97_combout\);

-- Location: LCFF_X29_Y15_N17
\my_data_memory|register[182][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[182][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][4]~regout\);

-- Location: LCCOMB_X28_Y20_N4
\my_data_memory|Decoder0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~130_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~130_combout\);

-- Location: LCFF_X29_Y16_N9
\my_data_memory|register[178][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][4]~regout\);

-- Location: LCCOMB_X29_Y16_N8
\MuxResSrc|out_mux[4]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~189_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[182][4]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[178][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[182][4]~regout\,
	datac => \my_data_memory|register[178][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~189_combout\);

-- Location: LCCOMB_X29_Y17_N10
\MuxResSrc|out_mux[4]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~190_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~189_combout\ & ((\my_data_memory|register[183][4]~regout\))) # (!\MuxResSrc|out_mux[4]~189_combout\ & (\my_data_memory|register[179][4]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[179][4]~regout\,
	datac => \my_data_memory|register[183][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~189_combout\,
	combout => \MuxResSrc|out_mux[4]~190_combout\);

-- Location: LCCOMB_X34_Y17_N26
\my_data_memory|Decoder0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~94_combout\ = (\my_data_memory|Decoder0~3_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~30_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~94_combout\);

-- Location: LCFF_X35_Y17_N11
\my_data_memory|register[134][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][4]~regout\);

-- Location: LCCOMB_X37_Y20_N6
\my_data_memory|Decoder0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~107_combout\ = (!\myULA|Add0~30_combout\ & ((\myULA|Add0~31_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~31_combout\,
	datac => \myULA|Add0~27_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~107_combout\);

-- Location: LCCOMB_X28_Y16_N22
\my_data_memory|Decoder0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~140_combout\ = (\my_data_memory|Decoder0~10_combout\ & (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~10_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~107_combout\,
	combout => \my_data_memory|Decoder0~140_combout\);

-- Location: LCFF_X27_Y20_N31
\my_data_memory|register[135][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][4]~regout\);

-- Location: LCCOMB_X30_Y26_N0
\my_data_memory|Decoder0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~111_combout\ = (\my_data_memory|Decoder0~6_combout\ & (\myULA|Equal0~0_combout\ & (\myULA|Add0~40_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~111_combout\);

-- Location: LCFF_X30_Y26_N29
\my_data_memory|register[131][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][4]~regout\);

-- Location: LCCOMB_X27_Y20_N2
\my_data_memory|Decoder0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~127_combout\ = (\myULA|Equal0~0_combout\ & (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~8_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~8_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~127_combout\);

-- Location: LCFF_X27_Y20_N13
\my_data_memory|register[130][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][4]~regout\);

-- Location: LCCOMB_X27_Y20_N12
\MuxResSrc|out_mux[4]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~186_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[131][4]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[130][4]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[131][4]~regout\,
	datac => \my_data_memory|register[130][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~186_combout\);

-- Location: LCCOMB_X27_Y20_N30
\MuxResSrc|out_mux[4]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~187_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~186_combout\ & ((\my_data_memory|register[135][4]~regout\))) # (!\MuxResSrc|out_mux[4]~186_combout\ & (\my_data_memory|register[134][4]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[4]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[134][4]~regout\,
	datac => \my_data_memory|register[135][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~186_combout\,
	combout => \MuxResSrc|out_mux[4]~187_combout\);

-- Location: LCCOMB_X30_Y15_N6
\my_data_memory|register[167][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[167][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[167][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N26
\my_data_memory|Decoder0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~139_combout\ = (\my_data_memory|Decoder0~10_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~10_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~139_combout\);

-- Location: LCFF_X30_Y15_N7
\my_data_memory|register[167][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[167][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][4]~regout\);

-- Location: LCCOMB_X27_Y16_N14
\my_data_memory|Decoder0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~90_combout\ = (\my_data_memory|Decoder0~3_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~90_combout\);

-- Location: LCFF_X27_Y16_N9
\my_data_memory|register[166][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][4]~regout\);

-- Location: LCCOMB_X28_Y14_N0
\my_data_memory|register[163][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[163][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[163][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N26
\my_data_memory|Decoder0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~102_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~6_combout\ & (!\myULA|Add0~21_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \my_data_memory|Decoder0~6_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~102_combout\);

-- Location: LCFF_X28_Y14_N1
\my_data_memory|register[163][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[163][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][4]~regout\);

-- Location: LCCOMB_X27_Y24_N24
\my_data_memory|Decoder0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~123_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~8_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~8_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~123_combout\);

-- Location: LCFF_X27_Y16_N7
\my_data_memory|register[162][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][4]~regout\);

-- Location: LCCOMB_X27_Y16_N6
\MuxResSrc|out_mux[4]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~184_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[163][4]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[162][4]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[163][4]~regout\,
	datac => \my_data_memory|register[162][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~184_combout\);

-- Location: LCCOMB_X27_Y16_N8
\MuxResSrc|out_mux[4]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~185_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~184_combout\ & (\my_data_memory|register[167][4]~regout\)) # (!\MuxResSrc|out_mux[4]~184_combout\ & ((\my_data_memory|register[166][4]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[4]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[167][4]~regout\,
	datac => \my_data_memory|register[166][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~184_combout\,
	combout => \MuxResSrc|out_mux[4]~185_combout\);

-- Location: LCCOMB_X28_Y20_N0
\MuxResSrc|out_mux[4]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~188_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[4]~185_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[4]~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[4]~187_combout\,
	datad => \MuxResSrc|out_mux[4]~185_combout\,
	combout => \MuxResSrc|out_mux[4]~188_combout\);

-- Location: LCCOMB_X28_Y20_N22
\MuxResSrc|out_mux[4]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~191_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~188_combout\ & ((\MuxResSrc|out_mux[4]~190_combout\))) # (!\MuxResSrc|out_mux[4]~188_combout\ & (\MuxResSrc|out_mux[4]~183_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[4]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~183_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[4]~190_combout\,
	datad => \MuxResSrc|out_mux[4]~188_combout\,
	combout => \MuxResSrc|out_mux[4]~191_combout\);

-- Location: LCCOMB_X29_Y20_N16
\my_data_memory|Decoder0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~143_combout\ = (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~51_combout\ & (\my_data_memory|Decoder0~1_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~51_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~143_combout\);

-- Location: LCFF_X29_Y20_N1
\my_data_memory|register[149][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][4]~regout\);

-- Location: LCCOMB_X29_Y19_N0
\my_data_memory|Decoder0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~120_combout\ = (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~49_combout\ & (\my_data_memory|Decoder0~107_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~49_combout\,
	datac => \my_data_memory|Decoder0~107_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~120_combout\);

-- Location: LCFF_X29_Y20_N11
\my_data_memory|register[144][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][4]~regout\);

-- Location: LCCOMB_X29_Y20_N10
\MuxResSrc|out_mux[4]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~204_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[148][4]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[144][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[148][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[144][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~204_combout\);

-- Location: LCCOMB_X29_Y20_N0
\MuxResSrc|out_mux[4]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~205_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~204_combout\ & ((\my_data_memory|register[149][4]~regout\))) # (!\MuxResSrc|out_mux[4]~204_combout\ & (\my_data_memory|register[145][4]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[145][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[149][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~204_combout\,
	combout => \MuxResSrc|out_mux[4]~205_combout\);

-- Location: LCCOMB_X30_Y18_N4
\my_data_memory|Decoder0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~95_combout\ = (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & (\myULA|Equal0~0_combout\ & \my_data_memory|Decoder0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~47_combout\,
	combout => \my_data_memory|Decoder0~95_combout\);

-- Location: LCFF_X34_Y15_N25
\my_data_memory|register[132][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][4]~regout\);

-- Location: LCCOMB_X31_Y19_N8
\my_data_memory|register[129][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[129][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[129][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N20
\my_data_memory|Decoder0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~112_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~45_combout\ & (\my_data_memory|Decoder0~107_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~45_combout\,
	datac => \my_data_memory|Decoder0~107_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~112_combout\);

-- Location: LCFF_X31_Y19_N9
\my_data_memory|register[129][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[129][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][4]~regout\);

-- Location: LCCOMB_X29_Y20_N14
\my_data_memory|Decoder0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~128_combout\ = (\my_data_memory|Decoder0~49_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~30_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~49_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~128_combout\);

-- Location: LCFF_X34_Y15_N31
\my_data_memory|register[128][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][4]~regout\);

-- Location: LCCOMB_X34_Y15_N30
\MuxResSrc|out_mux[4]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~206_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[129][4]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[128][4]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[129][4]~regout\,
	datac => \my_data_memory|register[128][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~206_combout\);

-- Location: LCCOMB_X34_Y15_N24
\MuxResSrc|out_mux[4]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~207_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~206_combout\ & (\my_data_memory|register[133][4]~regout\)) # (!\MuxResSrc|out_mux[4]~206_combout\ & ((\my_data_memory|register[132][4]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[4]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[133][4]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[132][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~206_combout\,
	combout => \MuxResSrc|out_mux[4]~207_combout\);

-- Location: LCCOMB_X36_Y23_N18
\MuxResSrc|out_mux[4]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~208_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~205_combout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((!\myULA|Add0~41_combout\ & \MuxResSrc|out_mux[4]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[4]~205_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[4]~207_combout\,
	combout => \MuxResSrc|out_mux[4]~208_combout\);

-- Location: LCCOMB_X34_Y15_N22
\my_data_memory|Decoder0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~142_combout\ = (\my_data_memory|Decoder0~51_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~51_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~142_combout\);

-- Location: LCFF_X31_Y15_N27
\my_data_memory|register[165][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][4]~regout\);

-- Location: LCCOMB_X35_Y14_N0
\my_data_memory|register[160][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[160][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[160][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N2
\my_data_memory|Decoder0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~124_combout\ = (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~49_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~49_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~124_combout\);

-- Location: LCFF_X35_Y14_N1
\my_data_memory|register[160][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[160][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][4]~regout\);

-- Location: LCCOMB_X31_Y15_N28
\MuxResSrc|out_mux[4]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~202_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[161][4]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[160][4]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[161][4]~regout\,
	datab => \my_data_memory|register[160][4]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~202_combout\);

-- Location: LCCOMB_X31_Y15_N26
\MuxResSrc|out_mux[4]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~203_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~202_combout\ & ((\my_data_memory|register[165][4]~regout\))) # (!\MuxResSrc|out_mux[4]~202_combout\ & (\my_data_memory|register[164][4]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[4]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[164][4]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[165][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~202_combout\,
	combout => \MuxResSrc|out_mux[4]~203_combout\);

-- Location: LCCOMB_X34_Y15_N28
\my_data_memory|Decoder0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~145_combout\ = (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~51_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \my_data_memory|Decoder0~51_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~145_combout\);

-- Location: LCFF_X31_Y15_N25
\my_data_memory|register[181][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][4]~regout\);

-- Location: LCCOMB_X31_Y19_N14
\my_data_memory|register[177][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[177][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[177][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y22_N0
\my_data_memory|Decoder0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~116_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & (\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~45_combout\,
	combout => \my_data_memory|Decoder0~116_combout\);

-- Location: LCFF_X31_Y19_N15
\my_data_memory|register[177][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[177][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][4]~regout\);

-- Location: LCCOMB_X31_Y15_N24
\MuxResSrc|out_mux[4]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~210_combout\ = (\MuxResSrc|out_mux[4]~209_combout\ & (((\my_data_memory|register[181][4]~regout\)) # (!\myULA|Add0~39_combout\))) # (!\MuxResSrc|out_mux[4]~209_combout\ & (\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[177][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~209_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[181][4]~regout\,
	datad => \my_data_memory|register[177][4]~regout\,
	combout => \MuxResSrc|out_mux[4]~210_combout\);

-- Location: LCCOMB_X36_Y23_N8
\MuxResSrc|out_mux[4]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~211_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~208_combout\ & ((\MuxResSrc|out_mux[4]~210_combout\))) # (!\MuxResSrc|out_mux[4]~208_combout\ & (\MuxResSrc|out_mux[4]~203_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[4]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[4]~208_combout\,
	datac => \MuxResSrc|out_mux[4]~203_combout\,
	datad => \MuxResSrc|out_mux[4]~210_combout\,
	combout => \MuxResSrc|out_mux[4]~211_combout\);

-- Location: LCCOMB_X33_Y14_N6
\my_data_memory|Decoder0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~131_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~29_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~29_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~131_combout\);

-- Location: LCFF_X32_Y16_N1
\my_data_memory|register[184][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][4]~regout\);

-- Location: LCCOMB_X32_Y13_N0
\my_data_memory|Decoder0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~122_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~29_combout\ & (\myULA|Add0~40_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \my_data_memory|Decoder0~29_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~122_combout\);

-- Location: LCFF_X32_Y13_N3
\my_data_memory|register[168][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][4]~regout\);

-- Location: LCCOMB_X32_Y13_N2
\MuxResSrc|out_mux[4]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~192_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[172][4]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[168][4]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[172][4]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[168][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~192_combout\);

-- Location: LCCOMB_X32_Y16_N0
\MuxResSrc|out_mux[4]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~193_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~192_combout\ & (\my_data_memory|register[188][4]~regout\)) # (!\MuxResSrc|out_mux[4]~192_combout\ & ((\my_data_memory|register[184][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[188][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[184][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~192_combout\,
	combout => \MuxResSrc|out_mux[4]~193_combout\);

-- Location: LCCOMB_X40_Y22_N24
\my_data_memory|Decoder0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~115_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~25_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~25_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~115_combout\);

-- Location: LCFF_X30_Y18_N25
\my_data_memory|register[185][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][4]~regout\);

-- Location: LCCOMB_X30_Y16_N20
\my_data_memory|register[173][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[173][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[173][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y19_N4
\my_data_memory|Decoder0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~134_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~134_combout\);

-- Location: LCFF_X30_Y16_N21
\my_data_memory|register[173][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[173][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][4]~regout\);

-- Location: LCCOMB_X30_Y14_N2
\MuxResSrc|out_mux[4]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~199_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[173][4]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[169][4]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[169][4]~regout\,
	datab => \my_data_memory|register[173][4]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~199_combout\);

-- Location: LCCOMB_X30_Y18_N24
\MuxResSrc|out_mux[4]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~200_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~199_combout\ & (\my_data_memory|register[189][4]~regout\)) # (!\MuxResSrc|out_mux[4]~199_combout\ & ((\my_data_memory|register[185][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[189][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[185][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~199_combout\,
	combout => \MuxResSrc|out_mux[4]~200_combout\);

-- Location: LCCOMB_X32_Y19_N6
\my_data_memory|Decoder0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~106_combout\ = (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~25_combout\,
	combout => \my_data_memory|Decoder0~106_combout\);

-- Location: LCFF_X31_Y17_N25
\my_data_memory|register[153][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][4]~regout\);

-- Location: LCCOMB_X40_Y22_N26
\my_data_memory|Decoder0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~110_combout\ = (\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~25_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~25_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~110_combout\);

-- Location: LCFF_X31_Y17_N31
\my_data_memory|register[137][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][4]~regout\);

-- Location: LCCOMB_X31_Y17_N30
\MuxResSrc|out_mux[4]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~194_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[141][4]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[137][4]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[141][4]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[137][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~194_combout\);

-- Location: LCCOMB_X31_Y17_N24
\MuxResSrc|out_mux[4]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~195_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~194_combout\ & (\my_data_memory|register[157][4]~regout\)) # (!\MuxResSrc|out_mux[4]~194_combout\ & ((\my_data_memory|register[153][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[157][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[153][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~194_combout\,
	combout => \MuxResSrc|out_mux[4]~195_combout\);

-- Location: LCCOMB_X32_Y20_N26
\my_data_memory|Decoder0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~119_combout\ = (\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~107_combout\ & \my_data_memory|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~107_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~119_combout\);

-- Location: LCFF_X32_Y15_N3
\my_data_memory|register[152][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][4]~regout\);

-- Location: LCCOMB_X31_Y13_N30
\my_data_memory|register[140][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[140][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[140][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N18
\my_data_memory|Decoder0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~93_combout\ = (\myULA|Equal0~0_combout\ & (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~93_combout\);

-- Location: LCFF_X31_Y13_N31
\my_data_memory|register[140][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[140][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][4]~regout\);

-- Location: LCCOMB_X38_Y20_N4
\my_data_memory|Decoder0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~126_combout\ = (\my_data_memory|Decoder0~29_combout\ & (\my_data_memory|Decoder0~107_combout\ & (!\myULA|Add0~21_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~29_combout\,
	datab => \my_data_memory|Decoder0~107_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~126_combout\);

-- Location: LCFF_X32_Y16_N19
\my_data_memory|register[136][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][4]~regout\);

-- Location: LCCOMB_X32_Y16_N18
\MuxResSrc|out_mux[4]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~196_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[140][4]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[136][4]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[140][4]~regout\,
	datac => \my_data_memory|register[136][4]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[4]~196_combout\);

-- Location: LCCOMB_X32_Y15_N2
\MuxResSrc|out_mux[4]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~197_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~196_combout\ & (\my_data_memory|register[156][4]~regout\)) # (!\MuxResSrc|out_mux[4]~196_combout\ & ((\my_data_memory|register[152][4]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[4]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[156][4]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[152][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~196_combout\,
	combout => \MuxResSrc|out_mux[4]~197_combout\);

-- Location: LCCOMB_X36_Y23_N10
\MuxResSrc|out_mux[4]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~198_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~195_combout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((!\myULA|Add0~41_combout\ & \MuxResSrc|out_mux[4]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[4]~195_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[4]~197_combout\,
	combout => \MuxResSrc|out_mux[4]~198_combout\);

-- Location: LCCOMB_X36_Y23_N12
\MuxResSrc|out_mux[4]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~201_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~198_combout\ & ((\MuxResSrc|out_mux[4]~200_combout\))) # (!\MuxResSrc|out_mux[4]~198_combout\ & (\MuxResSrc|out_mux[4]~193_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[4]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[4]~193_combout\,
	datac => \MuxResSrc|out_mux[4]~200_combout\,
	datad => \MuxResSrc|out_mux[4]~198_combout\,
	combout => \MuxResSrc|out_mux[4]~201_combout\);

-- Location: LCCOMB_X36_Y23_N14
\MuxResSrc|out_mux[4]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~212_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[4]~201_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[4]~211_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[4]~211_combout\,
	datad => \MuxResSrc|out_mux[4]~201_combout\,
	combout => \MuxResSrc|out_mux[4]~212_combout\);

-- Location: LCCOMB_X32_Y14_N10
\my_data_memory|Decoder0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~92_combout\ = (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~67_combout\,
	combout => \my_data_memory|Decoder0~92_combout\);

-- Location: LCFF_X32_Y14_N1
\my_data_memory|register[174][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][4]~regout\);

-- Location: LCCOMB_X33_Y15_N16
\my_data_memory|Decoder0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~96_combout\ = (\my_data_memory|Decoder0~67_combout\ & (!\myULA|Add0~30_combout\ & (\myULA|Equal0~0_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~67_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~96_combout\);

-- Location: LCFF_X33_Y14_N29
\my_data_memory|register[142][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][4]~regout\);

-- Location: LCCOMB_X33_Y14_N28
\MuxResSrc|out_mux[4]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~215_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[143][4]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[142][4]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[143][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[142][4]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~215_combout\);

-- Location: LCCOMB_X32_Y14_N0
\MuxResSrc|out_mux[4]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~216_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~215_combout\ & (\my_data_memory|register[175][4]~regout\)) # (!\MuxResSrc|out_mux[4]~215_combout\ & ((\my_data_memory|register[174][4]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[175][4]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[174][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~215_combout\,
	combout => \MuxResSrc|out_mux[4]~216_combout\);

-- Location: LCCOMB_X35_Y14_N14
\my_data_memory|register[170][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[170][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[170][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N4
\my_data_memory|Decoder0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~65_combout\ = (\myULA|Add0~33_combout\ & (!\myULA|Add0~37_combout\ & (\myULA|Add0~35_combout\ & \my_data_memory|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \my_data_memory|Decoder0~2_combout\,
	combout => \my_data_memory|Decoder0~65_combout\);

-- Location: LCCOMB_X38_Y20_N26
\my_data_memory|Decoder0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~125_combout\ = (!\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~0_combout\ & \my_data_memory|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \my_data_memory|Decoder0~65_combout\,
	combout => \my_data_memory|Decoder0~125_combout\);

-- Location: LCFF_X35_Y14_N15
\my_data_memory|register[170][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[170][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][4]~regout\);

-- Location: LCCOMB_X33_Y14_N8
\my_data_memory|Decoder0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~104_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~71_combout\,
	combout => \my_data_memory|Decoder0~104_combout\);

-- Location: LCFF_X34_Y14_N23
\my_data_memory|register[171][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][4]~regout\);

-- Location: LCCOMB_X27_Y22_N16
\my_data_memory|Decoder0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~113_combout\ = (\my_data_memory|Decoder0~71_combout\ & (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~71_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~113_combout\);

-- Location: LCFF_X27_Y19_N7
\my_data_memory|register[139][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][4]~regout\);

-- Location: LCCOMB_X35_Y21_N28
\MuxResSrc|out_mux[4]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~217_combout\ = (\myULA|Add0~39_combout\ & (((\my_data_memory|register[139][4]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (\my_data_memory|register[138][4]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[138][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[139][4]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~217_combout\);

-- Location: LCCOMB_X34_Y14_N22
\MuxResSrc|out_mux[4]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~218_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~217_combout\ & ((\my_data_memory|register[171][4]~regout\))) # (!\MuxResSrc|out_mux[4]~217_combout\ & (\my_data_memory|register[170][4]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[170][4]~regout\,
	datac => \my_data_memory|register[171][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~217_combout\,
	combout => \MuxResSrc|out_mux[4]~218_combout\);

-- Location: LCCOMB_X36_Y23_N24
\MuxResSrc|out_mux[4]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~219_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[4]~216_combout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\MuxResSrc|out_mux[4]~218_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[4]~216_combout\,
	datad => \MuxResSrc|out_mux[4]~218_combout\,
	combout => \MuxResSrc|out_mux[4]~219_combout\);

-- Location: LCCOMB_X31_Y16_N6
\my_data_memory|Decoder0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~133_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & (\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~65_combout\,
	combout => \my_data_memory|Decoder0~133_combout\);

-- Location: LCFF_X29_Y16_N3
\my_data_memory|register[186][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][4]~regout\);

-- Location: LCCOMB_X27_Y22_N10
\my_data_memory|Decoder0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~117_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~71_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~117_combout\);

-- Location: LCFF_X27_Y19_N25
\my_data_memory|register[187][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][4]~regout\);

-- Location: LCCOMB_X28_Y19_N10
\my_data_memory|Decoder0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~121_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~65_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~65_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~121_combout\);

-- Location: LCFF_X28_Y19_N3
\my_data_memory|register[154][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][4]~regout\);

-- Location: LCCOMB_X28_Y19_N2
\MuxResSrc|out_mux[4]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~213_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[155][4]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[154][4]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[155][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[154][4]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[4]~213_combout\);

-- Location: LCCOMB_X27_Y19_N24
\MuxResSrc|out_mux[4]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~214_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[4]~213_combout\ & ((\my_data_memory|register[187][4]~regout\))) # (!\MuxResSrc|out_mux[4]~213_combout\ & (\my_data_memory|register[186][4]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[4]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[186][4]~regout\,
	datac => \my_data_memory|register[187][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~213_combout\,
	combout => \MuxResSrc|out_mux[4]~214_combout\);

-- Location: LCCOMB_X36_Y23_N30
\MuxResSrc|out_mux[4]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~222_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[4]~219_combout\ & (\MuxResSrc|out_mux[4]~221_combout\)) # (!\MuxResSrc|out_mux[4]~219_combout\ & ((\MuxResSrc|out_mux[4]~214_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[4]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~221_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[4]~219_combout\,
	datad => \MuxResSrc|out_mux[4]~214_combout\,
	combout => \MuxResSrc|out_mux[4]~222_combout\);

-- Location: LCCOMB_X36_Y23_N16
\MuxResSrc|out_mux[4]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~223_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~212_combout\ & ((\MuxResSrc|out_mux[4]~222_combout\))) # (!\MuxResSrc|out_mux[4]~212_combout\ & (\MuxResSrc|out_mux[4]~191_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[4]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[4]~191_combout\,
	datac => \MuxResSrc|out_mux[4]~212_combout\,
	datad => \MuxResSrc|out_mux[4]~222_combout\,
	combout => \MuxResSrc|out_mux[4]~223_combout\);

-- Location: LCCOMB_X34_Y25_N12
\MuxResSrc|out_mux[6]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~98_combout\ = (\myULA|Add0~30_combout\) # ((\myULA|Add0~41_combout\ & \myULA|Add0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~98_combout\);

-- Location: LCCOMB_X34_Y15_N16
\my_data_memory|Decoder0~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~165_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~73_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~73_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~165_combout\);

-- Location: LCFF_X38_Y13_N21
\my_data_memory|register[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][4]~regout\);

-- Location: LCCOMB_X38_Y14_N22
\my_data_memory|Decoder0~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~161_combout\ = (\my_data_memory|Decoder0~65_combout\ & (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~21_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~65_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~161_combout\);

-- Location: LCFF_X37_Y13_N1
\my_data_memory|register[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][4]~regout\);

-- Location: LCCOMB_X37_Y13_N0
\MuxResSrc|out_mux[4]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~273_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[46][4]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[42][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[46][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[42][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~273_combout\);

-- Location: LCCOMB_X37_Y13_N10
\MuxResSrc|out_mux[4]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~274_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~273_combout\ & ((\my_data_memory|register[47][4]~regout\))) # (!\MuxResSrc|out_mux[4]~273_combout\ & (\my_data_memory|register[43][4]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[43][4]~regout\,
	datab => \my_data_memory|register[47][4]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[4]~273_combout\,
	combout => \MuxResSrc|out_mux[4]~274_combout\);

-- Location: LCCOMB_X34_Y13_N16
\my_data_memory|Decoder0~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~162_combout\ = (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~21_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~162_combout\);

-- Location: LCFF_X36_Y13_N5
\my_data_memory|register[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][4]~regout\);

-- Location: LCCOMB_X37_Y14_N18
\my_data_memory|Decoder0~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~159_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~159_combout\);

-- Location: LCFF_X35_Y13_N17
\my_data_memory|register[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][4]~regout\);

-- Location: LCCOMB_X36_Y13_N30
\MuxResSrc|out_mux[4]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~268_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[41][4]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[40][4]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[41][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[40][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~268_combout\);

-- Location: LCCOMB_X36_Y13_N4
\MuxResSrc|out_mux[4]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~269_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~268_combout\ & ((\my_data_memory|register[45][4]~regout\))) # (!\MuxResSrc|out_mux[4]~268_combout\ & (\my_data_memory|register[44][4]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[4]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[44][4]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[45][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~268_combout\,
	combout => \MuxResSrc|out_mux[4]~269_combout\);

-- Location: LCCOMB_X34_Y13_N20
\my_data_memory|Decoder0~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~164_combout\ = (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~51_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~51_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~164_combout\);

-- Location: LCFF_X36_Y13_N23
\my_data_memory|register[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][4]~regout\);

-- Location: LCCOMB_X37_Y17_N30
\my_data_memory|Decoder0~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~160_combout\ = (\my_data_memory|Decoder0~49_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~49_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~160_combout\);

-- Location: LCFF_X37_Y17_N17
\my_data_memory|register[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][4]~regout\);

-- Location: LCCOMB_X37_Y17_N16
\MuxResSrc|out_mux[4]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~270_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[33][4]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[32][4]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[33][4]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[32][4]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~270_combout\);

-- Location: LCCOMB_X36_Y16_N6
\MuxResSrc|out_mux[4]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~271_combout\ = (\MuxResSrc|out_mux[4]~270_combout\ & (((\my_data_memory|register[37][4]~regout\) # (!\myULA|Add0~37_combout\)))) # (!\MuxResSrc|out_mux[4]~270_combout\ & (\my_data_memory|register[36][4]~regout\ & 
-- ((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[36][4]~regout\,
	datab => \my_data_memory|register[37][4]~regout\,
	datac => \MuxResSrc|out_mux[4]~270_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~271_combout\);

-- Location: LCCOMB_X36_Y16_N20
\MuxResSrc|out_mux[4]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~272_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[4]~269_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[4]~269_combout\,
	datad => \MuxResSrc|out_mux[4]~271_combout\,
	combout => \MuxResSrc|out_mux[4]~272_combout\);

-- Location: LCCOMB_X32_Y15_N20
\my_data_memory|Decoder0~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~151_combout\ = (\my_data_memory|Decoder0~6_combout\ & (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~151_combout\);

-- Location: LCFF_X35_Y15_N13
\my_data_memory|register[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][4]~regout\);

-- Location: LCCOMB_X34_Y13_N2
\my_data_memory|Decoder0~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~163_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~10_combout\ & (!\myULA|Add0~40_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \my_data_memory|Decoder0~10_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~163_combout\);

-- Location: LCFF_X38_Y13_N11
\my_data_memory|register[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][4]~regout\);

-- Location: LCCOMB_X36_Y15_N10
\my_data_memory|register[38][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[38][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[38][4]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N14
\my_data_memory|Decoder0~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~154_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~3_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~3_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~154_combout\);

-- Location: LCFF_X36_Y15_N11
\my_data_memory|register[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[38][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][4]~regout\);

-- Location: LCCOMB_X37_Y13_N8
\MuxResSrc|out_mux[4]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~266_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[38][4]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[34][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[34][4]~regout\,
	datab => \my_data_memory|register[38][4]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[4]~266_combout\);

-- Location: LCCOMB_X38_Y13_N10
\MuxResSrc|out_mux[4]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~267_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~266_combout\ & ((\my_data_memory|register[39][4]~regout\))) # (!\MuxResSrc|out_mux[4]~266_combout\ & (\my_data_memory|register[35][4]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[35][4]~regout\,
	datac => \my_data_memory|register[39][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~266_combout\,
	combout => \MuxResSrc|out_mux[4]~267_combout\);

-- Location: LCCOMB_X36_Y16_N10
\MuxResSrc|out_mux[4]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~275_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~272_combout\ & (\MuxResSrc|out_mux[4]~274_combout\)) # (!\MuxResSrc|out_mux[4]~272_combout\ & ((\MuxResSrc|out_mux[4]~267_combout\))))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[4]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[4]~274_combout\,
	datac => \MuxResSrc|out_mux[4]~272_combout\,
	datad => \MuxResSrc|out_mux[4]~267_combout\,
	combout => \MuxResSrc|out_mux[4]~275_combout\);

-- Location: LCCOMB_X40_Y23_N24
\my_data_memory|register[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[15][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[15][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y26_N6
\my_data_memory|Decoder0~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~212_combout\ = (\my_data_memory|Decoder0~73_combout\ & (!\myULA|Add0~40_combout\ & (\myULA|Equal0~0_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~73_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~212_combout\);

-- Location: LCFF_X40_Y23_N25
\my_data_memory|register[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[15][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][4]~regout\);

-- Location: LCCOMB_X37_Y27_N10
\my_data_memory|Decoder0~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~210_combout\ = (!\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & (\myULA|Equal0~0_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~210_combout\);

-- Location: LCFF_X37_Y27_N3
\my_data_memory|register[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][4]~regout\);

-- Location: LCCOMB_X37_Y23_N10
\my_data_memory|register[12][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[12][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[12][4]~feeder_combout\);

-- Location: LCCOMB_X37_Y23_N14
\my_data_memory|Decoder0~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~211_combout\ = (\myULA|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~211_combout\);

-- Location: LCFF_X37_Y23_N11
\my_data_memory|register[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[12][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][4]~regout\);

-- Location: LCCOMB_X37_Y27_N0
\MuxResSrc|out_mux[4]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~293_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[14][4]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[12][4]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[14][4]~regout\,
	datab => \my_data_memory|register[12][4]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[4]~293_combout\);

-- Location: LCCOMB_X37_Y27_N2
\MuxResSrc|out_mux[4]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~294_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~293_combout\ & (\my_data_memory|register[15][4]~regout\)) # (!\MuxResSrc|out_mux[4]~293_combout\ & ((\my_data_memory|register[13][4]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[15][4]~regout\,
	datac => \my_data_memory|register[13][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~293_combout\,
	combout => \MuxResSrc|out_mux[4]~294_combout\);

-- Location: LCCOMB_X38_Y25_N6
\my_data_memory|Decoder0~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~183_combout\ = (\my_data_memory|Decoder0~65_combout\ & (!\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~65_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~183_combout\);

-- Location: LCFF_X36_Y25_N29
\my_data_memory|register[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][4]~regout\);

-- Location: LCCOMB_X37_Y23_N16
\my_data_memory|Decoder0~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~184_combout\ = (\myULA|Equal0~1_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~29_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~1_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~29_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~184_combout\);

-- Location: LCFF_X36_Y25_N31
\my_data_memory|register[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][4]~regout\);

-- Location: LCCOMB_X36_Y25_N30
\MuxResSrc|out_mux[4]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~286_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[9][4]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[9][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[8][4]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[4]~286_combout\);

-- Location: LCCOMB_X36_Y25_N28
\MuxResSrc|out_mux[4]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~287_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~286_combout\ & (\my_data_memory|register[11][4]~regout\)) # (!\MuxResSrc|out_mux[4]~286_combout\ & ((\my_data_memory|register[10][4]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[11][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[10][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~286_combout\,
	combout => \MuxResSrc|out_mux[4]~287_combout\);

-- Location: LCCOMB_X35_Y23_N4
\MuxResSrc|out_mux[6]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~124_combout\ = (\myULA|Add0~35_combout\ & (!\myULA|Add0~36_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~12_combout\,
	datad => \myULA|Add0~36_combout\,
	combout => \MuxResSrc|out_mux[6]~124_combout\);

-- Location: LCCOMB_X35_Y27_N8
\my_data_memory|Decoder0~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~202_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~202_combout\);

-- Location: LCFF_X35_Y23_N15
\my_data_memory|register[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][4]~regout\);

-- Location: LCCOMB_X35_Y27_N26
\MuxResSrc|out_mux[6]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~128_combout\ = (\myULA|Add0~37_combout\) # ((\myULA|Add0~39_combout\ & \myULA|Add0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[6]~128_combout\);

-- Location: LCCOMB_X35_Y27_N14
\my_data_memory|Decoder0~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~204_combout\ = (\myULA|Equal0~1_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~45_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~1_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~45_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~204_combout\);

-- Location: LCFF_X35_Y27_N25
\my_data_memory|register[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][4]~regout\);

-- Location: LCCOMB_X35_Y27_N4
\my_data_memory|Decoder0~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~208_combout\ = (\myULA|Equal0~1_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~10_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~1_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~10_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~208_combout\);

-- Location: LCFF_X34_Y28_N1
\my_data_memory|register[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][4]~regout\);

-- Location: LCCOMB_X35_Y27_N0
\my_data_memory|Decoder0~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~206_combout\ = (\my_data_memory|Decoder0~51_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~51_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~206_combout\);

-- Location: LCFF_X35_Y28_N9
\my_data_memory|register[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][4]~regout\);

-- Location: LCCOMB_X36_Y27_N30
\my_data_memory|Decoder0~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~205_combout\ = (\my_data_memory|Decoder0~3_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~30_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~205_combout\);

-- Location: LCFF_X36_Y28_N29
\my_data_memory|register[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][4]~regout\);

-- Location: LCCOMB_X35_Y27_N18
\my_data_memory|Decoder0~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~207_combout\ = (\my_data_memory|Decoder0~47_combout\ & (!\myULA|Add0~40_combout\ & (\myULA|Equal0~0_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~47_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~207_combout\);

-- Location: LCFF_X35_Y28_N27
\my_data_memory|register[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][4]~regout\);

-- Location: LCCOMB_X35_Y28_N26
\MuxResSrc|out_mux[4]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~288_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\ & (\my_data_memory|register[6][4]~regout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\my_data_memory|register[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[6][4]~regout\,
	datac => \my_data_memory|register[4][4]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~288_combout\);

-- Location: LCCOMB_X35_Y28_N8
\MuxResSrc|out_mux[4]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~289_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~288_combout\ & (\my_data_memory|register[7][4]~regout\)) # (!\MuxResSrc|out_mux[4]~288_combout\ & ((\my_data_memory|register[5][4]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[4]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[7][4]~regout\,
	datac => \my_data_memory|register[5][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~288_combout\,
	combout => \MuxResSrc|out_mux[4]~289_combout\);

-- Location: LCCOMB_X35_Y27_N24
\MuxResSrc|out_mux[4]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~290_combout\ = (\MuxResSrc|out_mux[6]~127_combout\ & ((\MuxResSrc|out_mux[6]~128_combout\ & ((\MuxResSrc|out_mux[4]~289_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\my_data_memory|register[1][4]~regout\)))) # 
-- (!\MuxResSrc|out_mux[6]~127_combout\ & (\MuxResSrc|out_mux[6]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~127_combout\,
	datab => \MuxResSrc|out_mux[6]~128_combout\,
	datac => \my_data_memory|register[1][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~289_combout\,
	combout => \MuxResSrc|out_mux[4]~290_combout\);

-- Location: LCCOMB_X35_Y23_N14
\MuxResSrc|out_mux[4]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~291_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[4]~290_combout\ & (\my_data_memory|register[3][4]~regout\)) # (!\MuxResSrc|out_mux[4]~290_combout\ & ((\my_data_memory|register[2][4]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[4]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[3][4]~regout\,
	datab => \MuxResSrc|out_mux[6]~124_combout\,
	datac => \my_data_memory|register[2][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~290_combout\,
	combout => \MuxResSrc|out_mux[4]~291_combout\);

-- Location: LCCOMB_X34_Y25_N18
\MuxResSrc|out_mux[6]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~123_combout\ = (\myULA|Add0~21_combout\) # ((\myULA|Add0~37_combout\ & \myULA|Add0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~123_combout\);

-- Location: LCCOMB_X35_Y23_N8
\MuxResSrc|out_mux[4]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~292_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[4]~287_combout\) # ((\MuxResSrc|out_mux[6]~123_combout\)))) # (!\MuxResSrc|out_mux[6]~112_combout\ & (((\MuxResSrc|out_mux[4]~291_combout\ & 
-- !\MuxResSrc|out_mux[6]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~112_combout\,
	datab => \MuxResSrc|out_mux[4]~287_combout\,
	datac => \MuxResSrc|out_mux[4]~291_combout\,
	datad => \MuxResSrc|out_mux[6]~123_combout\,
	combout => \MuxResSrc|out_mux[4]~292_combout\);

-- Location: LCCOMB_X38_Y26_N22
\my_data_memory|register[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[31][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[31][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y26_N14
\my_data_memory|Decoder0~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~201_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\my_data_memory|Decoder0~73_combout\ & (!\myULA|Add0~30_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \my_data_memory|Decoder0~73_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~201_combout\);

-- Location: LCFF_X38_Y26_N23
\my_data_memory|register[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[31][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][4]~regout\);

-- Location: LCCOMB_X42_Y24_N24
\my_data_memory|Decoder0~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~189_combout\ = (!\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~1_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~189_combout\);

-- Location: LCFF_X36_Y16_N9
\my_data_memory|register[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][4]~regout\);

-- Location: LCCOMB_X37_Y23_N18
\my_data_memory|Decoder0~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~197_combout\ = (\my_data_memory|Decoder0~51_combout\ & (!\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~51_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~197_combout\);

-- Location: LCFF_X36_Y16_N27
\my_data_memory|register[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][4]~regout\);

-- Location: LCCOMB_X36_Y16_N26
\MuxResSrc|out_mux[4]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~283_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[23][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[21][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[23][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[21][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~283_combout\);

-- Location: LCCOMB_X36_Y16_N8
\MuxResSrc|out_mux[4]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~284_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~283_combout\ & (\my_data_memory|register[31][4]~regout\)) # (!\MuxResSrc|out_mux[4]~283_combout\ & ((\my_data_memory|register[29][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[31][4]~regout\,
	datac => \my_data_memory|register[29][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~283_combout\,
	combout => \MuxResSrc|out_mux[4]~284_combout\);

-- Location: LCCOMB_X37_Y26_N0
\my_data_memory|Decoder0~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~199_combout\ = (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~71_combout\,
	combout => \my_data_memory|Decoder0~199_combout\);

-- Location: LCFF_X37_Y26_N23
\my_data_memory|register[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][4]~regout\);

-- Location: LCCOMB_X33_Y26_N26
\my_data_memory|Decoder0~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~186_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~25_combout\ & (\my_data_memory|Decoder0~1_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~25_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~186_combout\);

-- Location: LCFF_X34_Y23_N5
\my_data_memory|register[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][4]~regout\);

-- Location: LCCOMB_X35_Y22_N30
\my_data_memory|Decoder0~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~194_combout\ = (\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\myULA|Equal0~1_combout\ & \my_data_memory|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Equal0~1_combout\,
	datad => \my_data_memory|Decoder0~45_combout\,
	combout => \my_data_memory|Decoder0~194_combout\);

-- Location: LCFF_X35_Y26_N27
\my_data_memory|register[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][4]~regout\);

-- Location: LCCOMB_X35_Y26_N26
\MuxResSrc|out_mux[4]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~276_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[19][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[17][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[19][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[17][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~276_combout\);

-- Location: LCCOMB_X34_Y23_N4
\MuxResSrc|out_mux[4]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~277_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~276_combout\ & (\my_data_memory|register[27][4]~regout\)) # (!\MuxResSrc|out_mux[4]~276_combout\ & ((\my_data_memory|register[25][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[27][4]~regout\,
	datac => \my_data_memory|register[25][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~276_combout\,
	combout => \MuxResSrc|out_mux[4]~277_combout\);

-- Location: LCCOMB_X43_Y26_N2
\my_data_memory|Decoder0~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~198_combout\ = (!\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & \my_data_memory|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \my_data_memory|Decoder0~67_combout\,
	combout => \my_data_memory|Decoder0~198_combout\);

-- Location: LCFF_X43_Y26_N1
\my_data_memory|register[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[30][4]~regout\);

-- Location: LCCOMB_X36_Y27_N12
\my_data_memory|Decoder0~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~190_combout\ = (\my_data_memory|Decoder0~3_combout\ & (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~30_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \my_data_memory|Decoder0~1_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~190_combout\);

-- Location: LCFF_X36_Y27_N1
\my_data_memory|register[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][4]~regout\);

-- Location: LCCOMB_X35_Y27_N30
\my_data_memory|Decoder0~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~195_combout\ = (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~47_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~47_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~195_combout\);

-- Location: LCFF_X35_Y24_N21
\my_data_memory|register[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][4]~regout\);

-- Location: LCCOMB_X36_Y27_N10
\MuxResSrc|out_mux[4]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~278_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[28][4]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[20][4]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[28][4]~regout\,
	datab => \my_data_memory|register[20][4]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[4]~278_combout\);

-- Location: LCCOMB_X36_Y27_N0
\MuxResSrc|out_mux[4]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~279_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~278_combout\ & (\my_data_memory|register[30][4]~regout\)) # (!\MuxResSrc|out_mux[4]~278_combout\ & ((\my_data_memory|register[22][4]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[30][4]~regout\,
	datac => \my_data_memory|register[22][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~278_combout\,
	combout => \MuxResSrc|out_mux[4]~279_combout\);

-- Location: LCCOMB_X37_Y24_N12
\my_data_memory|Decoder0~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~191_combout\ = (!\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & \my_data_memory|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \my_data_memory|Decoder0~8_combout\,
	combout => \my_data_memory|Decoder0~191_combout\);

-- Location: LCFF_X36_Y26_N3
\my_data_memory|register[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][4]~regout\);

-- Location: LCCOMB_X37_Y23_N4
\my_data_memory|Decoder0~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~200_combout\ = (\my_data_memory|Decoder0~65_combout\ & (!\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~65_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~200_combout\);

-- Location: LCFF_X36_Y26_N21
\my_data_memory|register[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][4]~regout\);

-- Location: LCCOMB_X38_Y22_N4
\my_data_memory|Decoder0~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~196_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~49_combout\ & (!\myULA|Add0~41_combout\ & \myULA|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~49_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Equal0~1_combout\,
	combout => \my_data_memory|Decoder0~196_combout\);

-- Location: LCFF_X34_Y26_N13
\my_data_memory|register[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][4]~regout\);

-- Location: LCCOMB_X34_Y26_N12
\MuxResSrc|out_mux[4]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~280_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[24][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[24][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[16][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~280_combout\);

-- Location: LCCOMB_X36_Y26_N20
\MuxResSrc|out_mux[4]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~281_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~280_combout\ & ((\my_data_memory|register[26][4]~regout\))) # (!\MuxResSrc|out_mux[4]~280_combout\ & (\my_data_memory|register[18][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[18][4]~regout\,
	datac => \my_data_memory|register[26][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~280_combout\,
	combout => \MuxResSrc|out_mux[4]~281_combout\);

-- Location: LCCOMB_X34_Y23_N10
\MuxResSrc|out_mux[4]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~282_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[4]~279_combout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\MuxResSrc|out_mux[4]~281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[4]~279_combout\,
	datad => \MuxResSrc|out_mux[4]~281_combout\,
	combout => \MuxResSrc|out_mux[4]~282_combout\);

-- Location: LCCOMB_X34_Y23_N28
\MuxResSrc|out_mux[4]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~285_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[4]~282_combout\ & (\MuxResSrc|out_mux[4]~284_combout\)) # (!\MuxResSrc|out_mux[4]~282_combout\ & ((\MuxResSrc|out_mux[4]~277_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[4]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[4]~284_combout\,
	datac => \MuxResSrc|out_mux[4]~277_combout\,
	datad => \MuxResSrc|out_mux[4]~282_combout\,
	combout => \MuxResSrc|out_mux[4]~285_combout\);

-- Location: LCCOMB_X35_Y23_N18
\MuxResSrc|out_mux[4]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~295_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[4]~292_combout\ & (\MuxResSrc|out_mux[4]~294_combout\)) # (!\MuxResSrc|out_mux[4]~292_combout\ & ((\MuxResSrc|out_mux[4]~285_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~123_combout\ & (((\MuxResSrc|out_mux[4]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[4]~294_combout\,
	datac => \MuxResSrc|out_mux[4]~292_combout\,
	datad => \MuxResSrc|out_mux[4]~285_combout\,
	combout => \MuxResSrc|out_mux[4]~295_combout\);

-- Location: LCCOMB_X35_Y23_N20
\MuxResSrc|out_mux[4]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~296_combout\ = (\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[6]~98_combout\) # ((\MuxResSrc|out_mux[4]~275_combout\)))) # (!\my_data_memory|Decoder0~0_combout\ & (!\MuxResSrc|out_mux[6]~98_combout\ & 
-- ((\MuxResSrc|out_mux[4]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[4]~275_combout\,
	datad => \MuxResSrc|out_mux[4]~295_combout\,
	combout => \MuxResSrc|out_mux[4]~296_combout\);

-- Location: LCCOMB_X42_Y25_N2
\my_data_memory|Decoder0~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~170_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~27_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~27_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~170_combout\);

-- Location: LCFF_X38_Y14_N1
\my_data_memory|register[60][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][4]~regout\);

-- Location: LCCOMB_X33_Y16_N24
\my_data_memory|register[54][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[54][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[54][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y22_N18
\my_data_memory|Decoder0~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~167_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~3_combout\ & (\myULA|Add0~21_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \my_data_memory|Decoder0~3_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~167_combout\);

-- Location: LCFF_X33_Y16_N25
\my_data_memory|register[54][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[54][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][4]~regout\);

-- Location: LCCOMB_X38_Y16_N16
\my_data_memory|Decoder0~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~174_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~47_combout\ & (\my_data_memory|Decoder0~0_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~47_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~174_combout\);

-- Location: LCFF_X37_Y16_N5
\my_data_memory|register[52][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][4]~regout\);

-- Location: LCCOMB_X37_Y16_N4
\MuxResSrc|out_mux[4]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~297_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[54][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[52][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[54][4]~regout\,
	datac => \my_data_memory|register[52][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~297_combout\);

-- Location: LCCOMB_X38_Y14_N0
\MuxResSrc|out_mux[4]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~298_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~297_combout\ & (\my_data_memory|register[62][4]~regout\)) # (!\MuxResSrc|out_mux[4]~297_combout\ & ((\my_data_memory|register[60][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[62][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[60][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~297_combout\,
	combout => \MuxResSrc|out_mux[4]~298_combout\);

-- Location: LCCOMB_X38_Y16_N0
\my_data_memory|Decoder0~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~178_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\my_data_memory|Decoder0~71_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~178_combout\);

-- Location: LCFF_X41_Y16_N23
\my_data_memory|register[59][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][4]~regout\);

-- Location: LCCOMB_X42_Y15_N20
\my_data_memory|Decoder0~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~171_combout\ = (!\myULA|Add0~40_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & \my_data_memory|Decoder0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \my_data_memory|Decoder0~25_combout\,
	combout => \my_data_memory|Decoder0~171_combout\);

-- Location: LCFF_X42_Y15_N19
\my_data_memory|register[57][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][4]~regout\);

-- Location: LCCOMB_X41_Y15_N0
\my_data_memory|Decoder0~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~175_combout\ = (\my_data_memory|Decoder0~45_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~45_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~175_combout\);

-- Location: LCFF_X41_Y16_N13
\my_data_memory|register[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][4]~regout\);

-- Location: LCCOMB_X41_Y16_N12
\MuxResSrc|out_mux[4]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~299_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[57][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[49][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[57][4]~regout\,
	datac => \my_data_memory|register[49][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~299_combout\);

-- Location: LCCOMB_X41_Y16_N22
\MuxResSrc|out_mux[4]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~300_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~299_combout\ & ((\my_data_memory|register[59][4]~regout\))) # (!\MuxResSrc|out_mux[4]~299_combout\ & (\my_data_memory|register[51][4]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[51][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[59][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~299_combout\,
	combout => \MuxResSrc|out_mux[4]~300_combout\);

-- Location: LCCOMB_X38_Y14_N20
\my_data_memory|Decoder0~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~172_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~172_combout\);

-- Location: LCFF_X38_Y14_N19
\my_data_memory|register[56][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][4]~regout\);

-- Location: LCCOMB_X33_Y16_N18
\my_data_memory|register[50][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[50][4]~feeder_combout\ = \myReg|Mux11~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux11~combout\,
	combout => \my_data_memory|register[50][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N6
\my_data_memory|Decoder0~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~168_combout\ = (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~8_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~8_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~168_combout\);

-- Location: LCFF_X33_Y16_N19
\my_data_memory|register[50][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[50][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][4]~regout\);

-- Location: LCCOMB_X38_Y16_N2
\my_data_memory|Decoder0~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~176_combout\ = (\my_data_memory|Decoder0~49_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~49_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~176_combout\);

-- Location: LCFF_X38_Y16_N27
\my_data_memory|register[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][4]~regout\);

-- Location: LCCOMB_X38_Y16_N26
\MuxResSrc|out_mux[4]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~301_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[50][4]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[48][4]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[50][4]~regout\,
	datac => \my_data_memory|register[48][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~301_combout\);

-- Location: LCCOMB_X38_Y14_N18
\MuxResSrc|out_mux[4]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~302_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[4]~301_combout\ & (\my_data_memory|register[58][4]~regout\)) # (!\MuxResSrc|out_mux[4]~301_combout\ & ((\my_data_memory|register[56][4]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[4]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[58][4]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[56][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~301_combout\,
	combout => \MuxResSrc|out_mux[4]~302_combout\);

-- Location: LCCOMB_X38_Y14_N4
\MuxResSrc|out_mux[4]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~303_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[4]~300_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[4]~300_combout\,
	datad => \MuxResSrc|out_mux[4]~302_combout\,
	combout => \MuxResSrc|out_mux[4]~303_combout\);

-- Location: LCCOMB_X38_Y24_N18
\my_data_memory|Decoder0~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~169_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~10_combout\,
	combout => \my_data_memory|Decoder0~169_combout\);

-- Location: LCFF_X40_Y16_N31
\my_data_memory|register[55][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][4]~regout\);

-- Location: LCCOMB_X40_Y22_N20
\my_data_memory|Decoder0~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~173_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~31_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~31_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~173_combout\);

-- Location: LCFF_X40_Y15_N1
\my_data_memory|register[61][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][4]~regout\);

-- Location: LCCOMB_X30_Y14_N14
\my_data_memory|Decoder0~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~177_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~51_combout\,
	combout => \my_data_memory|Decoder0~177_combout\);

-- Location: LCFF_X37_Y16_N31
\my_data_memory|register[53][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux11~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][4]~regout\);

-- Location: LCCOMB_X37_Y16_N30
\MuxResSrc|out_mux[4]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~304_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[61][4]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[53][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[61][4]~regout\,
	datac => \my_data_memory|register[53][4]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[4]~304_combout\);

-- Location: LCCOMB_X40_Y16_N30
\MuxResSrc|out_mux[4]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~305_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[4]~304_combout\ & (\my_data_memory|register[63][4]~regout\)) # (!\MuxResSrc|out_mux[4]~304_combout\ & ((\my_data_memory|register[55][4]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[4]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[63][4]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[55][4]~regout\,
	datad => \MuxResSrc|out_mux[4]~304_combout\,
	combout => \MuxResSrc|out_mux[4]~305_combout\);

-- Location: LCCOMB_X38_Y14_N10
\MuxResSrc|out_mux[4]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~306_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[4]~303_combout\ & ((\MuxResSrc|out_mux[4]~305_combout\))) # (!\MuxResSrc|out_mux[4]~303_combout\ & (\MuxResSrc|out_mux[4]~298_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[4]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[4]~298_combout\,
	datac => \MuxResSrc|out_mux[4]~303_combout\,
	datad => \MuxResSrc|out_mux[4]~305_combout\,
	combout => \MuxResSrc|out_mux[4]~306_combout\);

-- Location: LCCOMB_X35_Y23_N26
\MuxResSrc|out_mux[4]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~307_combout\ = (\MuxResSrc|out_mux[6]~98_combout\ & ((\MuxResSrc|out_mux[4]~296_combout\ & ((\MuxResSrc|out_mux[4]~306_combout\))) # (!\MuxResSrc|out_mux[4]~296_combout\ & (\MuxResSrc|out_mux[4]~265_combout\)))) # 
-- (!\MuxResSrc|out_mux[6]~98_combout\ & (((\MuxResSrc|out_mux[4]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[4]~265_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[4]~296_combout\,
	datad => \MuxResSrc|out_mux[4]~306_combout\,
	combout => \MuxResSrc|out_mux[4]~307_combout\);

-- Location: LCCOMB_X36_Y23_N6
\MuxResSrc|out_mux[4]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~308_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[6]~44_combout\) # ((\MuxResSrc|out_mux[4]~223_combout\)))) # (!\MuxResSrc|out_mux[6]~1381_combout\ & (!\MuxResSrc|out_mux[6]~44_combout\ & 
-- ((\MuxResSrc|out_mux[4]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1381_combout\,
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[4]~223_combout\,
	datad => \MuxResSrc|out_mux[4]~307_combout\,
	combout => \MuxResSrc|out_mux[4]~308_combout\);

-- Location: LCCOMB_X36_Y23_N28
\MuxResSrc|out_mux[4]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~351_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[4]~308_combout\ & ((\MuxResSrc|out_mux[4]~350_combout\))) # (!\MuxResSrc|out_mux[4]~308_combout\ & (\SW~combout\(4))))) # (!\MuxResSrc|out_mux[6]~44_combout\ & 
-- (((\MuxResSrc|out_mux[4]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(4),
	datab => \MuxResSrc|out_mux[4]~350_combout\,
	datac => \MuxResSrc|out_mux[6]~44_combout\,
	datad => \MuxResSrc|out_mux[4]~308_combout\,
	combout => \MuxResSrc|out_mux[4]~351_combout\);

-- Location: LCCOMB_X36_Y23_N22
\MuxResSrc|out_mux[4]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[4]~352_combout\ = (\my_unit_control|RegWrite~combout\ & ((\my_unit_control|ResultSrc$latch~combout\ & ((\MuxResSrc|out_mux[4]~351_combout\))) # (!\my_unit_control|ResultSrc$latch~combout\ & (\myULA|Add0~21_combout\)))) # 
-- (!\my_unit_control|RegWrite~combout\ & (((\MuxResSrc|out_mux[4]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_unit_control|ResultSrc$latch~combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[4]~351_combout\,
	combout => \MuxResSrc|out_mux[4]~352_combout\);

-- Location: LCFF_X35_Y22_N23
\myReg|register[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[4]~352_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][4]~regout\);

-- Location: LCCOMB_X35_Y13_N6
\myReg|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Decoder0~2_combout\ = (\my_unit_control|RegWrite~combout\ & (\my_instruction_memory|WideOr6~1_combout\ & (!\my_instruction_memory|WideOr4~1_combout\ & \my_instruction_memory|WideOr5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_instruction_memory|WideOr6~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|WideOr5~1_combout\,
	combout => \myReg|Decoder0~2_combout\);

-- Location: LCFF_X37_Y22_N1
\myReg|register[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[4]~352_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][4]~regout\);

-- Location: LCFF_X36_Y21_N1
\myReg|register[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[4]~352_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][4]~regout\);

-- Location: LCCOMB_X36_Y23_N0
\myReg|register[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|register[7][4]~feeder_combout\ = \MuxResSrc|out_mux[4]~352_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxResSrc|out_mux[4]~352_combout\,
	combout => \myReg|register[7][4]~feeder_combout\);

-- Location: LCFF_X36_Y23_N1
\myReg|register[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|register[7][4]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][4]~regout\);

-- Location: LCFF_X36_Y22_N7
\myReg|register[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[4]~352_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][4]~regout\);

-- Location: LCFF_X36_Y22_N17
\myReg|register[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[4]~352_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][4]~regout\);

-- Location: LCCOMB_X36_Y22_N16
\myReg|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux11~0_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & ((\my_instruction_memory|RD[20]~8_combout\ & ((\myReg|register[5][4]~regout\))) # (!\my_instruction_memory|RD[20]~8_combout\ & (\myReg|register[4][4]~regout\)))) # 
-- (!\my_instruction_memory|WideOr1~1_combout\ & (((\my_instruction_memory|RD[20]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \myReg|register[4][4]~regout\,
	datac => \myReg|register[5][4]~regout\,
	datad => \my_instruction_memory|RD[20]~8_combout\,
	combout => \myReg|Mux11~0_combout\);

-- Location: LCCOMB_X36_Y21_N22
\myReg|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux11~1_combout\ = (\myReg|Mux11~0_combout\ & (((\myReg|register[7][4]~regout\) # (\my_instruction_memory|WideOr1~1_combout\)))) # (!\myReg|Mux11~0_combout\ & (\myReg|register[6][4]~regout\ & ((!\my_instruction_memory|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][4]~regout\,
	datab => \myReg|register[7][4]~regout\,
	datac => \myReg|Mux11~0_combout\,
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myReg|Mux11~1_combout\);

-- Location: LCCOMB_X36_Y21_N0
\myReg|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux11~2_combout\ = (\myReg|Mux9~2_combout\ & (((\myReg|Mux11~1_combout\)) # (!\myReg|Mux9~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|Mux9~1_combout\ & (\myReg|register[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~2_combout\,
	datab => \myReg|Mux9~1_combout\,
	datac => \myReg|register[1][4]~regout\,
	datad => \myReg|Mux11~1_combout\,
	combout => \myReg|Mux11~2_combout\);

-- Location: LCCOMB_X36_Y22_N18
\myReg|Mux11\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux11~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux11~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux11~2_combout\ & (\myReg|register[3][4]~regout\)) # (!\myReg|Mux11~2_combout\ & ((\myReg|register[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~0_combout\,
	datab => \myReg|register[3][4]~regout\,
	datac => \myReg|register[2][4]~regout\,
	datad => \myReg|Mux11~2_combout\,
	combout => \myReg|Mux11~combout\);

-- Location: LCCOMB_X35_Y18_N12
\my_instruction_memory|RD[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[11]~5_combout\ = (!\my_program_counter|PC\(5) & (\my_program_counter|PC\(2) & (\my_program_counter|PC\(4) & \my_instruction_memory|RD[20]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datab => \my_program_counter|PC\(2),
	datac => \my_program_counter|PC\(4),
	datad => \my_instruction_memory|RD[20]~0_combout\,
	combout => \my_instruction_memory|RD[11]~5_combout\);

-- Location: LCCOMB_X36_Y20_N30
\MuxImmSrc|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxImmSrc|Mux3~0_combout\ = (\my_unit_control|ImmSrc[1]~0_combout\ & (((\my_instruction_memory|RD[11]~5_combout\ & !\my_unit_control|ImmSrc[0]~1_combout\)))) # (!\my_unit_control|ImmSrc[1]~0_combout\ & ((\my_unit_control|ImmSrc[0]~1_combout\ & 
-- ((\my_instruction_memory|RD[11]~5_combout\))) # (!\my_unit_control|ImmSrc[0]~1_combout\ & (\my_instruction_memory|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~2_combout\,
	datab => \my_instruction_memory|RD[11]~5_combout\,
	datac => \my_unit_control|ImmSrc[1]~0_combout\,
	datad => \my_unit_control|ImmSrc[0]~1_combout\,
	combout => \MuxImmSrc|Mux3~0_combout\);

-- Location: LCCOMB_X36_Y20_N28
\myULA|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~1_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux3~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \my_unit_control|ULASrc~combout\,
	datac => \myReg|Mux11~combout\,
	datad => \MuxImmSrc|Mux3~0_combout\,
	combout => \myULA|Add0~1_combout\);

-- Location: LCCOMB_X35_Y22_N22
\myReg|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux3~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[3][4]~regout\))) # (!\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][4]~regout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|register[3][4]~regout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux3~0_combout\);

-- Location: LCCOMB_X35_Y22_N16
\myReg|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux3~1_combout\ = (\myReg|Mux3~0_combout\) # ((!\my_instruction_memory|WideOr2~1_combout\ & (\my_instruction_memory|RD[16]~7_combout\ & \myReg|register[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr2~1_combout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|register[2][4]~regout\,
	datad => \myReg|Mux3~0_combout\,
	combout => \myReg|Mux3~1_combout\);

-- Location: LCCOMB_X36_Y20_N6
\MuxULASrc|out_mux[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[4]~0_combout\ = (\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux3~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux11~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULASrc~combout\,
	datac => \myReg|Mux11~combout\,
	datad => \MuxImmSrc|Mux3~0_combout\,
	combout => \MuxULASrc|out_mux[4]~0_combout\);

-- Location: LCCOMB_X36_Y20_N20
\myULA|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~20_combout\ = (\my_unit_control|ULAControl\(1) & ((\my_unit_control|ULAControl\(0) & ((\myReg|Mux3~1_combout\) # (\MuxULASrc|out_mux[4]~0_combout\))) # (!\my_unit_control|ULAControl\(0) & (\myReg|Mux3~1_combout\ & 
-- \MuxULASrc|out_mux[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \myReg|Mux3~1_combout\,
	datac => \my_unit_control|ULAControl\(1),
	datad => \MuxULASrc|out_mux[4]~0_combout\,
	combout => \myULA|Add0~20_combout\);

-- Location: LCCOMB_X35_Y20_N22
\myULA|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~21_combout\ = (\myULA|Add0~20_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~16_combout\,
	datad => \myULA|Add0~20_combout\,
	combout => \myULA|Add0~21_combout\);

-- Location: LCCOMB_X43_Y20_N4
\my_data_memory|Decoder0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~68_combout\ = (\my_data_memory|Decoder0~11_combout\ & (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~11_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~67_combout\,
	combout => \my_data_memory|Decoder0~68_combout\);

-- Location: LCFF_X42_Y24_N21
\my_data_memory|register[238][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][0]~regout\);

-- Location: LCCOMB_X42_Y21_N30
\my_data_memory|register[222][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[222][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[222][0]~feeder_combout\);

-- Location: LCCOMB_X43_Y20_N2
\my_data_memory|Decoder0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~80_combout\ = (\my_data_memory|Decoder0~67_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~1_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~67_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~80_combout\);

-- Location: LCFF_X42_Y21_N31
\my_data_memory|register[222][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[222][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][0]~regout\);

-- Location: LCFF_X42_Y24_N31
\my_data_memory|register[206][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][0]~regout\);

-- Location: LCCOMB_X42_Y24_N30
\MuxResSrc|out_mux[0]~1002\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1002_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[222][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[206][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[222][0]~regout\,
	datac => \my_data_memory|register[206][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~1002_combout\);

-- Location: LCCOMB_X42_Y24_N20
\MuxResSrc|out_mux[0]~1003\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1003_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1002_combout\ & (\my_data_memory|register[254][0]~regout\)) # (!\MuxResSrc|out_mux[0]~1002_combout\ & ((\my_data_memory|register[238][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[254][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[238][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1002_combout\,
	combout => \MuxResSrc|out_mux[0]~1003_combout\);

-- Location: LCFF_X41_Y24_N31
\my_data_memory|register[244][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][0]~regout\);

-- Location: LCFF_X41_Y19_N25
\my_data_memory|register[196][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][0]~regout\);

-- Location: LCCOMB_X41_Y19_N24
\MuxResSrc|out_mux[0]~999\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~999_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[228][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[196][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[228][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[196][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~999_combout\);

-- Location: LCCOMB_X41_Y24_N30
\MuxResSrc|out_mux[0]~1000\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1000_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~999_combout\ & ((\my_data_memory|register[244][0]~regout\))) # (!\MuxResSrc|out_mux[0]~999_combout\ & (\my_data_memory|register[212][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[212][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[244][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~999_combout\,
	combout => \MuxResSrc|out_mux[0]~1000_combout\);

-- Location: LCFF_X43_Y23_N9
\my_data_memory|register[252][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][0]~regout\);

-- Location: LCCOMB_X43_Y18_N10
\my_data_memory|register[236][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[236][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[236][0]~feeder_combout\);

-- Location: LCFF_X43_Y18_N11
\my_data_memory|register[236][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[236][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[236][0]~regout\);

-- Location: LCFF_X42_Y19_N27
\my_data_memory|register[204][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][0]~regout\);

-- Location: LCCOMB_X42_Y19_N26
\MuxResSrc|out_mux[0]~997\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~997_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[236][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[204][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[236][0]~regout\,
	datac => \my_data_memory|register[204][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~997_combout\);

-- Location: LCCOMB_X42_Y23_N0
\MuxResSrc|out_mux[0]~998\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~998_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~997_combout\ & ((\my_data_memory|register[252][0]~regout\))) # (!\MuxResSrc|out_mux[0]~997_combout\ & (\my_data_memory|register[220][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[220][0]~regout\,
	datab => \my_data_memory|register[252][0]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[0]~997_combout\,
	combout => \MuxResSrc|out_mux[0]~998_combout\);

-- Location: LCCOMB_X42_Y24_N6
\MuxResSrc|out_mux[0]~1001\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1001_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[0]~998_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[0]~1000_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[0]~1000_combout\,
	datad => \MuxResSrc|out_mux[0]~998_combout\,
	combout => \MuxResSrc|out_mux[0]~1001_combout\);

-- Location: LCCOMB_X42_Y24_N16
\MuxResSrc|out_mux[0]~1004\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1004_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~1001_combout\ & ((\MuxResSrc|out_mux[0]~1003_combout\))) # (!\MuxResSrc|out_mux[0]~1001_combout\ & (\MuxResSrc|out_mux[0]~996_combout\)))) # (!\myULA|Add0~35_combout\ 
-- & (((\MuxResSrc|out_mux[0]~1001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~996_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[0]~1003_combout\,
	datad => \MuxResSrc|out_mux[0]~1001_combout\,
	combout => \MuxResSrc|out_mux[0]~1004_combout\);

-- Location: LCCOMB_X41_Y22_N8
\my_data_memory|register[253][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[253][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[253][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y22_N16
\my_data_memory|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~44_combout\ = (\my_parall_in|Equal0~0_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~44_combout\);

-- Location: LCFF_X41_Y22_N9
\my_data_memory|register[253][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[253][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][0]~regout\);

-- Location: LCFF_X38_Y22_N13
\my_data_memory|register[221][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][0]~regout\);

-- Location: LCCOMB_X43_Y22_N14
\my_data_memory|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~40_combout\ = (\myULA|Equal0~0_combout\ & (\my_data_memory|Decoder0~31_combout\ & (\myULA|Add0~30_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~31_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~40_combout\);

-- Location: LCFF_X43_Y22_N11
\my_data_memory|register[205][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][0]~regout\);

-- Location: LCCOMB_X43_Y22_N10
\MuxResSrc|out_mux[0]~1026\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1026_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[237][0]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[205][0]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[237][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[205][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1026_combout\);

-- Location: LCCOMB_X38_Y22_N12
\MuxResSrc|out_mux[0]~1027\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1027_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~1026_combout\ & (\my_data_memory|register[253][0]~regout\)) # (!\MuxResSrc|out_mux[0]~1026_combout\ & ((\my_data_memory|register[221][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[253][0]~regout\,
	datac => \my_data_memory|register[221][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1026_combout\,
	combout => \MuxResSrc|out_mux[0]~1027_combout\);

-- Location: LCFF_X45_Y19_N27
\my_data_memory|register[239][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][0]~regout\);

-- Location: LCCOMB_X45_Y20_N16
\my_data_memory|Decoder0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~76_combout\ = (\my_data_memory|Decoder0~73_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~73_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~76_combout\);

-- Location: LCFF_X44_Y19_N19
\my_data_memory|register[223][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][0]~regout\);

-- Location: LCCOMB_X45_Y19_N12
\MuxResSrc|out_mux[0]~1033\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1033_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[223][0]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[207][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[207][0]~regout\,
	datab => \my_data_memory|register[223][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1033_combout\);

-- Location: LCCOMB_X45_Y19_N26
\MuxResSrc|out_mux[0]~1034\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1034_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1033_combout\ & (\my_data_memory|register[255][0]~regout\)) # (!\MuxResSrc|out_mux[0]~1033_combout\ & ((\my_data_memory|register[239][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[255][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[239][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1033_combout\,
	combout => \MuxResSrc|out_mux[0]~1034_combout\);

-- Location: LCFF_X43_Y17_N17
\my_data_memory|register[231][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][0]~regout\);

-- Location: LCFF_X45_Y20_N21
\my_data_memory|register[247][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][0]~regout\);

-- Location: LCFF_X45_Y20_N5
\my_data_memory|register[215][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][0]~regout\);

-- Location: LCCOMB_X45_Y20_N2
\MuxResSrc|out_mux[0]~1028\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1028_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[215][0]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[199][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[199][0]~regout\,
	datab => \my_data_memory|register[215][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1028_combout\);

-- Location: LCCOMB_X45_Y20_N20
\MuxResSrc|out_mux[0]~1029\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1029_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1028_combout\ & ((\my_data_memory|register[247][0]~regout\))) # (!\MuxResSrc|out_mux[0]~1028_combout\ & (\my_data_memory|register[231][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[231][0]~regout\,
	datac => \my_data_memory|register[247][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1028_combout\,
	combout => \MuxResSrc|out_mux[0]~1029_combout\);

-- Location: LCFF_X40_Y26_N27
\my_data_memory|register[245][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][0]~regout\);

-- Location: LCCOMB_X41_Y25_N18
\my_data_memory|register[229][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[229][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[229][0]~feeder_combout\);

-- Location: LCFF_X41_Y25_N19
\my_data_memory|register[229][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[229][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][0]~regout\);

-- Location: LCCOMB_X40_Y26_N0
\MuxResSrc|out_mux[0]~1030\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1030_combout\ = (\myULA|Add0~41_combout\ & (((\my_data_memory|register[229][0]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (\my_data_memory|register[197][0]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[197][0]~regout\,
	datab => \my_data_memory|register[229][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1030_combout\);

-- Location: LCCOMB_X40_Y26_N26
\MuxResSrc|out_mux[0]~1031\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1031_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~1030_combout\ & ((\my_data_memory|register[245][0]~regout\))) # (!\MuxResSrc|out_mux[0]~1030_combout\ & (\my_data_memory|register[213][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~1030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[213][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[245][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1030_combout\,
	combout => \MuxResSrc|out_mux[0]~1031_combout\);

-- Location: LCCOMB_X38_Y23_N10
\MuxResSrc|out_mux[0]~1032\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1032_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[0]~1029_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[0]~1031_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[0]~1029_combout\,
	datad => \MuxResSrc|out_mux[0]~1031_combout\,
	combout => \MuxResSrc|out_mux[0]~1032_combout\);

-- Location: LCCOMB_X38_Y19_N14
\MuxResSrc|out_mux[0]~1035\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1035_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~1032_combout\ & ((\MuxResSrc|out_mux[0]~1034_combout\))) # (!\MuxResSrc|out_mux[0]~1032_combout\ & (\MuxResSrc|out_mux[0]~1027_combout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~1032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[0]~1027_combout\,
	datac => \MuxResSrc|out_mux[0]~1034_combout\,
	datad => \MuxResSrc|out_mux[0]~1032_combout\,
	combout => \MuxResSrc|out_mux[0]~1035_combout\);

-- Location: LCFF_X45_Y19_N23
\my_data_memory|register[235][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[235][0]~regout\);

-- Location: LCFF_X45_Y21_N21
\my_data_memory|register[219][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[219][0]~regout\);

-- Location: LCCOMB_X45_Y19_N28
\MuxResSrc|out_mux[0]~1012\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1012_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[219][0]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[203][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[203][0]~regout\,
	datab => \my_data_memory|register[219][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1012_combout\);

-- Location: LCCOMB_X45_Y19_N22
\MuxResSrc|out_mux[0]~1013\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1013_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1012_combout\ & (\my_data_memory|register[251][0]~regout\)) # (!\MuxResSrc|out_mux[0]~1012_combout\ & ((\my_data_memory|register[235][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[251][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[235][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1012_combout\,
	combout => \MuxResSrc|out_mux[0]~1013_combout\);

-- Location: LCFF_X41_Y23_N5
\my_data_memory|register[209][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][0]~regout\);

-- Location: LCFF_X43_Y21_N7
\my_data_memory|register[225][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][0]~regout\);

-- Location: LCFF_X40_Y20_N21
\my_data_memory|register[193][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][0]~regout\);

-- Location: LCCOMB_X40_Y20_N20
\MuxResSrc|out_mux[0]~1009\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1009_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[225][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[193][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[225][0]~regout\,
	datac => \my_data_memory|register[193][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~1009_combout\);

-- Location: LCCOMB_X41_Y23_N4
\MuxResSrc|out_mux[0]~1010\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1010_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~1009_combout\ & (\my_data_memory|register[241][0]~regout\)) # (!\MuxResSrc|out_mux[0]~1009_combout\ & ((\my_data_memory|register[209][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~1009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[241][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[209][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1009_combout\,
	combout => \MuxResSrc|out_mux[0]~1010_combout\);

-- Location: LCCOMB_X41_Y20_N8
\my_data_memory|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~22_combout\ = (\my_data_memory|Decoder0~6_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~22_combout\);

-- Location: LCFF_X41_Y20_N19
\my_data_memory|register[243][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][0]~regout\);

-- Location: LCFF_X41_Y20_N1
\my_data_memory|register[195][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[195][0]~regout\);

-- Location: LCCOMB_X41_Y20_N0
\MuxResSrc|out_mux[0]~1007\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1007_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[211][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[195][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[211][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[195][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1007_combout\);

-- Location: LCCOMB_X41_Y20_N18
\MuxResSrc|out_mux[0]~1008\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1008_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1007_combout\ & ((\my_data_memory|register[243][0]~regout\))) # (!\MuxResSrc|out_mux[0]~1007_combout\ & (\my_data_memory|register[227][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[227][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[243][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1007_combout\,
	combout => \MuxResSrc|out_mux[0]~1008_combout\);

-- Location: LCCOMB_X42_Y23_N10
\MuxResSrc|out_mux[0]~1011\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1011_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[0]~1008_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[0]~1010_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~1010_combout\,
	datad => \MuxResSrc|out_mux[0]~1008_combout\,
	combout => \MuxResSrc|out_mux[0]~1011_combout\);

-- Location: LCCOMB_X44_Y23_N30
\my_data_memory|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~34_combout\ = (\my_data_memory|Decoder0~25_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~25_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~34_combout\);

-- Location: LCFF_X45_Y23_N23
\my_data_memory|register[217][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][0]~regout\);

-- Location: LCCOMB_X44_Y23_N16
\my_data_memory|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~42_combout\ = (\myULA|Add0~40_combout\ & (\my_parall_in|Equal0~0_combout\ & \my_data_memory|Decoder0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_parall_in|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~25_combout\,
	combout => \my_data_memory|Decoder0~42_combout\);

-- Location: LCFF_X45_Y23_N27
\my_data_memory|register[249][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][0]~regout\);

-- Location: LCCOMB_X45_Y23_N26
\MuxResSrc|out_mux[0]~1006\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1006_combout\ = (\MuxResSrc|out_mux[0]~1005_combout\ & (((\my_data_memory|register[249][0]~regout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[0]~1005_combout\ & (\my_data_memory|register[217][0]~regout\ & 
-- ((\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~1005_combout\,
	datab => \my_data_memory|register[217][0]~regout\,
	datac => \my_data_memory|register[249][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1006_combout\);

-- Location: LCCOMB_X38_Y19_N8
\MuxResSrc|out_mux[0]~1014\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1014_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~1011_combout\ & (\MuxResSrc|out_mux[0]~1013_combout\)) # (!\MuxResSrc|out_mux[0]~1011_combout\ & ((\MuxResSrc|out_mux[0]~1006_combout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[0]~1013_combout\,
	datac => \MuxResSrc|out_mux[0]~1011_combout\,
	datad => \MuxResSrc|out_mux[0]~1006_combout\,
	combout => \MuxResSrc|out_mux[0]~1014_combout\);

-- Location: LCCOMB_X43_Y19_N0
\my_data_memory|Decoder0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~66_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~65_combout\ & \myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~65_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~66_combout\);

-- Location: LCFF_X43_Y19_N19
\my_data_memory|register[250][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][0]~regout\);

-- Location: LCCOMB_X42_Y21_N16
\my_data_memory|register[218][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[218][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[218][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y21_N6
\my_data_memory|Decoder0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~77_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~65_combout\,
	combout => \my_data_memory|Decoder0~77_combout\);

-- Location: LCFF_X42_Y21_N17
\my_data_memory|register[218][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[218][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][0]~regout\);

-- Location: LCFF_X43_Y18_N1
\my_data_memory|register[202][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][0]~regout\);

-- Location: LCCOMB_X43_Y18_N0
\MuxResSrc|out_mux[0]~1022\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1022_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[218][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[202][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[218][0]~regout\,
	datac => \my_data_memory|register[202][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1022_combout\);

-- Location: LCCOMB_X43_Y19_N18
\MuxResSrc|out_mux[0]~1023\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1023_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1022_combout\ & ((\my_data_memory|register[250][0]~regout\))) # (!\MuxResSrc|out_mux[0]~1022_combout\ & (\my_data_memory|register[234][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[234][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[250][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1022_combout\,
	combout => \MuxResSrc|out_mux[0]~1023_combout\);

-- Location: LCCOMB_X41_Y22_N18
\my_data_memory|register[248][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[248][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[248][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y22_N4
\my_data_memory|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~43_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~29_combout\ & \myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~29_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~43_combout\);

-- Location: LCFF_X41_Y22_N19
\my_data_memory|register[248][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[248][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][0]~regout\);

-- Location: LCFF_X38_Y19_N19
\my_data_memory|register[216][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][0]~regout\);

-- Location: LCCOMB_X42_Y22_N4
\my_data_memory|register[232][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[232][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[232][0]~feeder_combout\);

-- Location: LCFF_X42_Y22_N5
\my_data_memory|register[232][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[232][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][0]~regout\);

-- Location: LCCOMB_X40_Y18_N16
\my_data_memory|register[200][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[200][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[200][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y18_N6
\my_data_memory|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~39_combout\ = (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~11_combout\ & \my_data_memory|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~39_combout\);

-- Location: LCFF_X40_Y18_N17
\my_data_memory|register[200][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[200][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][0]~regout\);

-- Location: LCCOMB_X37_Y22_N6
\MuxResSrc|out_mux[0]~1017\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1017_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[232][0]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[200][0]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[232][0]~regout\,
	datac => \my_data_memory|register[200][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~1017_combout\);

-- Location: LCCOMB_X38_Y19_N18
\MuxResSrc|out_mux[0]~1018\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1018_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~1017_combout\ & (\my_data_memory|register[248][0]~regout\)) # (!\MuxResSrc|out_mux[0]~1017_combout\ & ((\my_data_memory|register[216][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~1017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[248][0]~regout\,
	datac => \my_data_memory|register[216][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1017_combout\,
	combout => \MuxResSrc|out_mux[0]~1018_combout\);

-- Location: LCFF_X41_Y24_N21
\my_data_memory|register[240][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][0]~regout\);

-- Location: LCCOMB_X40_Y21_N12
\my_data_memory|register[224][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[224][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[224][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N16
\my_data_memory|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~50_combout\ = (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~49_combout\ & (\my_data_memory|Decoder0~11_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~49_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~50_combout\);

-- Location: LCFF_X40_Y21_N13
\my_data_memory|register[224][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[224][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][0]~regout\);

-- Location: LCFF_X40_Y20_N19
\my_data_memory|register[192][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][0]~regout\);

-- Location: LCCOMB_X40_Y20_N18
\MuxResSrc|out_mux[0]~1019\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1019_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[224][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[192][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[224][0]~regout\,
	datac => \my_data_memory|register[192][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~1019_combout\);

-- Location: LCCOMB_X40_Y19_N6
\MuxResSrc|out_mux[0]~1020\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1020_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~1019_combout\ & ((\my_data_memory|register[240][0]~regout\))) # (!\MuxResSrc|out_mux[0]~1019_combout\ & (\my_data_memory|register[208][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~1019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[208][0]~regout\,
	datab => \my_data_memory|register[240][0]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[0]~1019_combout\,
	combout => \MuxResSrc|out_mux[0]~1020_combout\);

-- Location: LCCOMB_X38_Y19_N20
\MuxResSrc|out_mux[0]~1021\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1021_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~1018_combout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (((!\myULA|Add0~35_combout\ & \MuxResSrc|out_mux[0]~1020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[0]~1018_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[0]~1020_combout\,
	combout => \MuxResSrc|out_mux[0]~1021_combout\);

-- Location: LCFF_X42_Y15_N11
\my_data_memory|register[242][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][0]~regout\);

-- Location: LCCOMB_X40_Y17_N14
\my_data_memory|register[194][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[194][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[194][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y17_N0
\my_data_memory|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~19_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~19_combout\);

-- Location: LCFF_X40_Y17_N15
\my_data_memory|register[194][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[194][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[194][0]~regout\);

-- Location: LCCOMB_X42_Y15_N28
\MuxResSrc|out_mux[0]~1015\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1015_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[210][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[194][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[210][0]~regout\,
	datab => \my_data_memory|register[194][0]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~1015_combout\);

-- Location: LCCOMB_X42_Y15_N10
\MuxResSrc|out_mux[0]~1016\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1016_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~1015_combout\ & ((\my_data_memory|register[242][0]~regout\))) # (!\MuxResSrc|out_mux[0]~1015_combout\ & (\my_data_memory|register[226][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[226][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[242][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~1015_combout\,
	combout => \MuxResSrc|out_mux[0]~1016_combout\);

-- Location: LCCOMB_X38_Y19_N26
\MuxResSrc|out_mux[0]~1024\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1024_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~1021_combout\ & (\MuxResSrc|out_mux[0]~1023_combout\)) # (!\MuxResSrc|out_mux[0]~1021_combout\ & ((\MuxResSrc|out_mux[0]~1016_combout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[0]~1021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[0]~1023_combout\,
	datac => \MuxResSrc|out_mux[0]~1021_combout\,
	datad => \MuxResSrc|out_mux[0]~1016_combout\,
	combout => \MuxResSrc|out_mux[0]~1024_combout\);

-- Location: LCCOMB_X38_Y19_N12
\MuxResSrc|out_mux[0]~1025\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1025_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[0]~1014_combout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\MuxResSrc|out_mux[0]~1024_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[0]~1014_combout\,
	datad => \MuxResSrc|out_mux[0]~1024_combout\,
	combout => \MuxResSrc|out_mux[0]~1025_combout\);

-- Location: LCCOMB_X38_Y19_N28
\MuxResSrc|out_mux[0]~1036\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1036_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[0]~1025_combout\ & ((\MuxResSrc|out_mux[0]~1035_combout\))) # (!\MuxResSrc|out_mux[0]~1025_combout\ & (\MuxResSrc|out_mux[0]~1004_combout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[0]~1025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[0]~1004_combout\,
	datac => \MuxResSrc|out_mux[0]~1035_combout\,
	datad => \MuxResSrc|out_mux[0]~1025_combout\,
	combout => \MuxResSrc|out_mux[0]~1036_combout\);

-- Location: LCFF_X28_Y16_N5
\my_data_memory|register[134][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][0]~regout\);

-- Location: LCCOMB_X28_Y16_N4
\MuxResSrc|out_mux[0]~870\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~870_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[166][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[134][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[166][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[134][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~870_combout\);

-- Location: LCCOMB_X28_Y16_N0
\my_data_memory|Decoder0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~85_combout\ = (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~3_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \my_data_memory|Decoder0~3_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~85_combout\);

-- Location: LCFF_X28_Y16_N3
\my_data_memory|register[150][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][0]~regout\);

-- Location: LCCOMB_X28_Y16_N2
\MuxResSrc|out_mux[0]~871\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~871_combout\ = (\MuxResSrc|out_mux[0]~870_combout\ & ((\my_data_memory|register[182][0]~regout\) # ((!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[0]~870_combout\ & (((\my_data_memory|register[150][0]~regout\ & 
-- \myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[182][0]~regout\,
	datab => \MuxResSrc|out_mux[0]~870_combout\,
	datac => \my_data_memory|register[150][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~871_combout\);

-- Location: LCCOMB_X28_Y17_N14
\my_data_memory|Decoder0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~118_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~118_combout\);

-- Location: LCFF_X28_Y17_N29
\my_data_memory|register[146][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][0]~regout\);

-- Location: LCFF_X27_Y20_N15
\my_data_memory|register[130][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][0]~regout\);

-- Location: LCCOMB_X27_Y20_N14
\MuxResSrc|out_mux[0]~872\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~872_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[162][0]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[130][0]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[162][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[130][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~872_combout\);

-- Location: LCCOMB_X28_Y17_N28
\MuxResSrc|out_mux[0]~873\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~873_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~872_combout\ & (\my_data_memory|register[178][0]~regout\)) # (!\MuxResSrc|out_mux[0]~872_combout\ & ((\my_data_memory|register[146][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[178][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[146][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~872_combout\,
	combout => \MuxResSrc|out_mux[0]~873_combout\);

-- Location: LCCOMB_X29_Y19_N4
\MuxResSrc|out_mux[0]~874\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~874_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[0]~871_combout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\MuxResSrc|out_mux[0]~873_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[0]~871_combout\,
	datad => \MuxResSrc|out_mux[0]~873_combout\,
	combout => \MuxResSrc|out_mux[0]~874_combout\);

-- Location: LCCOMB_X29_Y14_N22
\my_data_memory|register[163][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[163][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[163][0]~feeder_combout\);

-- Location: LCFF_X29_Y14_N23
\my_data_memory|register[163][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[163][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][0]~regout\);

-- Location: LCFF_X30_Y26_N31
\my_data_memory|register[131][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][0]~regout\);

-- Location: LCCOMB_X30_Y26_N30
\MuxResSrc|out_mux[0]~868\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~868_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[147][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[131][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[147][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[131][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~868_combout\);

-- Location: LCCOMB_X29_Y26_N8
\MuxResSrc|out_mux[0]~869\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~869_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~868_combout\ & (\my_data_memory|register[179][0]~regout\)) # (!\MuxResSrc|out_mux[0]~868_combout\ & ((\my_data_memory|register[163][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[179][0]~regout\,
	datab => \my_data_memory|register[163][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[0]~868_combout\,
	combout => \MuxResSrc|out_mux[0]~869_combout\);

-- Location: LCFF_X29_Y17_N23
\my_data_memory|register[183][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][0]~regout\);

-- Location: LCFF_X30_Y15_N23
\my_data_memory|register[167][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][0]~regout\);

-- Location: LCFF_X30_Y15_N13
\my_data_memory|register[135][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][0]~regout\);

-- Location: LCCOMB_X30_Y15_N12
\MuxResSrc|out_mux[0]~875\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~875_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[151][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[135][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[151][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[135][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~875_combout\);

-- Location: LCCOMB_X30_Y15_N22
\MuxResSrc|out_mux[0]~876\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~876_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~875_combout\ & (\my_data_memory|register[183][0]~regout\)) # (!\MuxResSrc|out_mux[0]~875_combout\ & ((\my_data_memory|register[167][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[183][0]~regout\,
	datac => \my_data_memory|register[167][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~875_combout\,
	combout => \MuxResSrc|out_mux[0]~876_combout\);

-- Location: LCCOMB_X29_Y19_N26
\MuxResSrc|out_mux[0]~877\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~877_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[0]~874_combout\ & ((\MuxResSrc|out_mux[0]~876_combout\))) # (!\MuxResSrc|out_mux[0]~874_combout\ & (\MuxResSrc|out_mux[0]~869_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[0]~874_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[0]~874_combout\,
	datac => \MuxResSrc|out_mux[0]~869_combout\,
	datad => \MuxResSrc|out_mux[0]~876_combout\,
	combout => \MuxResSrc|out_mux[0]~877_combout\);

-- Location: LCCOMB_X34_Y14_N30
\my_data_memory|register[171][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[171][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[171][0]~feeder_combout\);

-- Location: LCFF_X34_Y14_N31
\my_data_memory|register[171][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[171][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][0]~regout\);

-- Location: LCFF_X27_Y19_N27
\my_data_memory|register[187][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][0]~regout\);

-- Location: LCCOMB_X27_Y18_N20
\my_data_memory|Decoder0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~109_combout\ = (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~71_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~109_combout\);

-- Location: LCFF_X27_Y18_N1
\my_data_memory|register[155][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][0]~regout\);

-- Location: LCFF_X27_Y19_N29
\my_data_memory|register[139][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][0]~regout\);

-- Location: LCCOMB_X27_Y19_N28
\MuxResSrc|out_mux[0]~899\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~899_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[155][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[139][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[155][0]~regout\,
	datac => \my_data_memory|register[139][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~899_combout\);

-- Location: LCCOMB_X27_Y19_N26
\MuxResSrc|out_mux[0]~900\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~900_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~899_combout\ & ((\my_data_memory|register[187][0]~regout\))) # (!\MuxResSrc|out_mux[0]~899_combout\ & (\my_data_memory|register[171][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[171][0]~regout\,
	datac => \my_data_memory|register[187][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~899_combout\,
	combout => \MuxResSrc|out_mux[0]~900_combout\);

-- Location: LCCOMB_X30_Y13_N20
\my_data_memory|Decoder0~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~149_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~149_combout\);

-- Location: LCFF_X30_Y13_N5
\my_data_memory|register[191][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][0]~regout\);

-- Location: LCCOMB_X28_Y15_N26
\my_data_memory|Decoder0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~147_combout\ = (\myULA|Add0~40_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~147_combout\);

-- Location: LCFF_X28_Y15_N31
\my_data_memory|register[175][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][0]~regout\);

-- Location: LCCOMB_X33_Y26_N8
\my_data_memory|Decoder0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~148_combout\ = (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & (\myULA|Equal0~0_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~148_combout\);

-- Location: LCFF_X38_Y17_N23
\my_data_memory|register[143][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][0]~regout\);

-- Location: LCCOMB_X38_Y17_N22
\MuxResSrc|out_mux[0]~906\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~906_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[159][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[143][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[159][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[143][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~906_combout\);

-- Location: LCCOMB_X28_Y15_N30
\MuxResSrc|out_mux[0]~907\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~907_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~906_combout\ & (\my_data_memory|register[191][0]~regout\)) # (!\MuxResSrc|out_mux[0]~906_combout\ & ((\my_data_memory|register[175][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[191][0]~regout\,
	datac => \my_data_memory|register[175][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~906_combout\,
	combout => \MuxResSrc|out_mux[0]~907_combout\);

-- Location: LCFF_X28_Y19_N21
\my_data_memory|register[154][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][0]~regout\);

-- Location: LCCOMB_X32_Y20_N16
\my_data_memory|Decoder0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~129_combout\ = (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~65_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~65_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~129_combout\);

-- Location: LCFF_X28_Y19_N27
\my_data_memory|register[138][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][0]~regout\);

-- Location: LCCOMB_X28_Y19_N26
\MuxResSrc|out_mux[0]~903\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~903_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[170][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[138][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[170][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[138][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~903_combout\);

-- Location: LCCOMB_X28_Y19_N20
\MuxResSrc|out_mux[0]~904\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~904_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~903_combout\ & (\my_data_memory|register[186][0]~regout\)) # (!\MuxResSrc|out_mux[0]~903_combout\ & ((\my_data_memory|register[154][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[186][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[154][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~903_combout\,
	combout => \MuxResSrc|out_mux[0]~904_combout\);

-- Location: LCCOMB_X30_Y15_N4
\my_data_memory|Decoder0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~100_combout\ = (\my_data_memory|Decoder0~67_combout\ & (\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~67_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~100_combout\);

-- Location: LCFF_X33_Y15_N11
\my_data_memory|register[190][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][0]~regout\);

-- Location: LCCOMB_X30_Y15_N10
\my_data_memory|Decoder0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~88_combout\ = (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \my_data_memory|Decoder0~1_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~67_combout\,
	combout => \my_data_memory|Decoder0~88_combout\);

-- Location: LCFF_X29_Y15_N23
\my_data_memory|register[158][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][0]~regout\);

-- Location: LCFF_X33_Y15_N21
\my_data_memory|register[142][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][0]~regout\);

-- Location: LCCOMB_X30_Y15_N2
\MuxResSrc|out_mux[0]~901\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~901_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[174][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[142][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[174][0]~regout\,
	datab => \my_data_memory|register[142][0]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~901_combout\);

-- Location: LCCOMB_X29_Y15_N22
\MuxResSrc|out_mux[0]~902\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~902_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~901_combout\ & (\my_data_memory|register[190][0]~regout\)) # (!\MuxResSrc|out_mux[0]~901_combout\ & ((\my_data_memory|register[158][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[190][0]~regout\,
	datac => \my_data_memory|register[158][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~901_combout\,
	combout => \MuxResSrc|out_mux[0]~902_combout\);

-- Location: LCCOMB_X29_Y19_N18
\MuxResSrc|out_mux[0]~905\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~905_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[0]~902_combout\))) # (!\myULA|Add0~37_combout\ & 
-- (\MuxResSrc|out_mux[0]~904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[0]~904_combout\,
	datad => \MuxResSrc|out_mux[0]~902_combout\,
	combout => \MuxResSrc|out_mux[0]~905_combout\);

-- Location: LCCOMB_X29_Y19_N16
\MuxResSrc|out_mux[0]~908\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~908_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[0]~905_combout\ & ((\MuxResSrc|out_mux[0]~907_combout\))) # (!\MuxResSrc|out_mux[0]~905_combout\ & (\MuxResSrc|out_mux[0]~900_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[0]~905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[0]~900_combout\,
	datac => \MuxResSrc|out_mux[0]~907_combout\,
	datad => \MuxResSrc|out_mux[0]~905_combout\,
	combout => \MuxResSrc|out_mux[0]~908_combout\);

-- Location: LCFF_X31_Y15_N21
\my_data_memory|register[165][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][0]~regout\);

-- Location: LCCOMB_X34_Y17_N12
\my_data_memory|Decoder0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~144_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~51_combout\,
	combout => \my_data_memory|Decoder0~144_combout\);

-- Location: LCFF_X38_Y17_N9
\my_data_memory|register[133][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][0]~regout\);

-- Location: LCCOMB_X38_Y17_N8
\MuxResSrc|out_mux[0]~895\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~895_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[149][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[133][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[149][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[133][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~895_combout\);

-- Location: LCCOMB_X32_Y17_N28
\MuxResSrc|out_mux[0]~896\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~896_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~895_combout\ & (\my_data_memory|register[181][0]~regout\)) # (!\MuxResSrc|out_mux[0]~895_combout\ & ((\my_data_memory|register[165][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[181][0]~regout\,
	datab => \my_data_memory|register[165][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[0]~895_combout\,
	combout => \MuxResSrc|out_mux[0]~896_combout\);

-- Location: LCCOMB_X32_Y17_N4
\my_data_memory|Decoder0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~87_combout\ = (\my_data_memory|Decoder0~47_combout\ & (\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~47_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~87_combout\);

-- Location: LCFF_X32_Y17_N11
\my_data_memory|register[148][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][0]~regout\);

-- Location: LCCOMB_X30_Y18_N22
\my_data_memory|Decoder0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~91_combout\ = (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~47_combout\,
	combout => \my_data_memory|Decoder0~91_combout\);

-- Location: LCFF_X31_Y18_N19
\my_data_memory|register[164][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][0]~regout\);

-- Location: LCFF_X31_Y18_N5
\my_data_memory|register[132][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][0]~regout\);

-- Location: LCCOMB_X31_Y18_N4
\MuxResSrc|out_mux[0]~888\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~888_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[164][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[132][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[164][0]~regout\,
	datac => \my_data_memory|register[132][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~888_combout\);

-- Location: LCCOMB_X32_Y17_N10
\MuxResSrc|out_mux[0]~889\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~889_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~888_combout\ & (\my_data_memory|register[180][0]~regout\)) # (!\MuxResSrc|out_mux[0]~888_combout\ & ((\my_data_memory|register[148][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[180][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[148][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~888_combout\,
	combout => \MuxResSrc|out_mux[0]~889_combout\);

-- Location: LCCOMB_X29_Y19_N14
\MuxResSrc|out_mux[0]~897\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~897_combout\ = (\MuxResSrc|out_mux[0]~894_combout\ & (((\MuxResSrc|out_mux[0]~896_combout\)) # (!\myULA|Add0~37_combout\))) # (!\MuxResSrc|out_mux[0]~894_combout\ & (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[0]~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~894_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[0]~896_combout\,
	datad => \MuxResSrc|out_mux[0]~889_combout\,
	combout => \MuxResSrc|out_mux[0]~897_combout\);

-- Location: LCCOMB_X32_Y15_N18
\my_data_memory|Decoder0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~86_combout\ = (\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~1_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~86_combout\);

-- Location: LCFF_X28_Y15_N19
\my_data_memory|register[156][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][0]~regout\);

-- Location: LCCOMB_X30_Y14_N6
\my_data_memory|register[172][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[172][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[172][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N12
\my_data_memory|Decoder0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~89_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~89_combout\);

-- Location: LCFF_X30_Y14_N7
\my_data_memory|register[172][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[172][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][0]~regout\);

-- Location: LCCOMB_X28_Y15_N28
\MuxResSrc|out_mux[0]~878\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~878_combout\ = (\myULA|Add0~41_combout\ & (((\my_data_memory|register[172][0]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (\my_data_memory|register[140][0]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[140][0]~regout\,
	datab => \my_data_memory|register[172][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~878_combout\);

-- Location: LCCOMB_X28_Y15_N18
\MuxResSrc|out_mux[0]~879\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~879_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~878_combout\ & (\my_data_memory|register[188][0]~regout\)) # (!\MuxResSrc|out_mux[0]~878_combout\ & ((\my_data_memory|register[156][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[188][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[156][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~878_combout\,
	combout => \MuxResSrc|out_mux[0]~879_combout\);

-- Location: LCFF_X30_Y16_N13
\my_data_memory|register[173][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][0]~regout\);

-- Location: LCCOMB_X32_Y19_N22
\my_data_memory|Decoder0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~136_combout\ = (\my_data_memory|Decoder0~31_combout\ & (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~31_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~136_combout\);

-- Location: LCFF_X31_Y13_N5
\my_data_memory|register[141][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][0]~regout\);

-- Location: LCCOMB_X31_Y13_N4
\MuxResSrc|out_mux[0]~885\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~885_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[157][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[141][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[157][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[141][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~885_combout\);

-- Location: LCCOMB_X30_Y16_N12
\MuxResSrc|out_mux[0]~886\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~886_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~885_combout\ & (\my_data_memory|register[189][0]~regout\)) # (!\MuxResSrc|out_mux[0]~885_combout\ & ((\my_data_memory|register[173][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[189][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[173][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~885_combout\,
	combout => \MuxResSrc|out_mux[0]~886_combout\);

-- Location: LCFF_X32_Y16_N3
\my_data_memory|register[184][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][0]~regout\);

-- Location: LCFF_X32_Y16_N29
\my_data_memory|register[136][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][0]~regout\);

-- Location: LCCOMB_X32_Y16_N28
\MuxResSrc|out_mux[0]~882\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~882_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[168][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[136][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[168][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[136][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~882_combout\);

-- Location: LCCOMB_X32_Y16_N2
\MuxResSrc|out_mux[0]~883\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~883_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~882_combout\ & ((\my_data_memory|register[184][0]~regout\))) # (!\MuxResSrc|out_mux[0]~882_combout\ & (\my_data_memory|register[152][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[152][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[184][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~882_combout\,
	combout => \MuxResSrc|out_mux[0]~883_combout\);

-- Location: LCCOMB_X40_Y14_N28
\my_data_memory|register[169][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[169][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[169][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y14_N16
\my_data_memory|Decoder0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~101_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~25_combout\,
	combout => \my_data_memory|Decoder0~101_combout\);

-- Location: LCFF_X40_Y14_N29
\my_data_memory|register[169][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[169][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][0]~regout\);

-- Location: LCFF_X40_Y22_N29
\my_data_memory|register[185][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][0]~regout\);

-- Location: LCFF_X40_Y22_N3
\my_data_memory|register[137][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][0]~regout\);

-- Location: LCCOMB_X40_Y22_N2
\MuxResSrc|out_mux[0]~880\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~880_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[153][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[137][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[153][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[137][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~880_combout\);

-- Location: LCCOMB_X40_Y22_N28
\MuxResSrc|out_mux[0]~881\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~881_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~880_combout\ & ((\my_data_memory|register[185][0]~regout\))) # (!\MuxResSrc|out_mux[0]~880_combout\ & (\my_data_memory|register[169][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[169][0]~regout\,
	datac => \my_data_memory|register[185][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~880_combout\,
	combout => \MuxResSrc|out_mux[0]~881_combout\);

-- Location: LCCOMB_X29_Y19_N28
\MuxResSrc|out_mux[0]~884\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~884_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[0]~881_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[0]~883_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[0]~883_combout\,
	datad => \MuxResSrc|out_mux[0]~881_combout\,
	combout => \MuxResSrc|out_mux[0]~884_combout\);

-- Location: LCCOMB_X29_Y19_N10
\MuxResSrc|out_mux[0]~887\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~887_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[0]~884_combout\ & ((\MuxResSrc|out_mux[0]~886_combout\))) # (!\MuxResSrc|out_mux[0]~884_combout\ & (\MuxResSrc|out_mux[0]~879_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[0]~884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[0]~879_combout\,
	datac => \MuxResSrc|out_mux[0]~886_combout\,
	datad => \MuxResSrc|out_mux[0]~884_combout\,
	combout => \MuxResSrc|out_mux[0]~887_combout\);

-- Location: LCCOMB_X29_Y19_N12
\MuxResSrc|out_mux[0]~898\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~898_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~887_combout\))) # (!\myULA|Add0~33_combout\ & 
-- (\MuxResSrc|out_mux[0]~897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~897_combout\,
	datad => \MuxResSrc|out_mux[0]~887_combout\,
	combout => \MuxResSrc|out_mux[0]~898_combout\);

-- Location: LCCOMB_X29_Y19_N2
\MuxResSrc|out_mux[0]~909\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~909_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~898_combout\ & ((\MuxResSrc|out_mux[0]~908_combout\))) # (!\MuxResSrc|out_mux[0]~898_combout\ & (\MuxResSrc|out_mux[0]~877_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[0]~898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[0]~877_combout\,
	datac => \MuxResSrc|out_mux[0]~908_combout\,
	datad => \MuxResSrc|out_mux[0]~898_combout\,
	combout => \MuxResSrc|out_mux[0]~909_combout\);

-- Location: LCCOMB_X40_Y23_N12
\my_data_memory|register[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[14][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[14][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y25_N28
\my_data_memory|Decoder0~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~209_combout\ = (!\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~67_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~67_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~209_combout\);

-- Location: LCFF_X40_Y23_N13
\my_data_memory|register[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[14][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][0]~regout\);

-- Location: LCFF_X37_Y23_N29
\my_data_memory|register[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][0]~regout\);

-- Location: LCCOMB_X38_Y23_N18
\MuxResSrc|out_mux[0]~979\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~979_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[13][0]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[13][0]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~39_combout\,
	datad => \my_data_memory|register[12][0]~regout\,
	combout => \MuxResSrc|out_mux[0]~979_combout\);

-- Location: LCCOMB_X38_Y23_N20
\MuxResSrc|out_mux[0]~980\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~980_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~979_combout\ & (\my_data_memory|register[15][0]~regout\)) # (!\MuxResSrc|out_mux[0]~979_combout\ & ((\my_data_memory|register[14][0]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[0]~979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[15][0]~regout\,
	datab => \my_data_memory|register[14][0]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[0]~979_combout\,
	combout => \MuxResSrc|out_mux[0]~980_combout\);

-- Location: LCCOMB_X43_Y26_N16
\my_data_memory|register[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[29][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[29][0]~feeder_combout\);

-- Location: LCFF_X43_Y26_N17
\my_data_memory|register[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[29][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][0]~regout\);

-- Location: LCFF_X34_Y23_N15
\my_data_memory|register[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][0]~regout\);

-- Location: LCFF_X35_Y26_N21
\my_data_memory|register[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][0]~regout\);

-- Location: LCCOMB_X35_Y26_N20
\MuxResSrc|out_mux[0]~962\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~962_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[21][0]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[21][0]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[17][0]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[0]~962_combout\);

-- Location: LCCOMB_X34_Y23_N14
\MuxResSrc|out_mux[0]~963\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~963_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~962_combout\ & (\my_data_memory|register[29][0]~regout\)) # (!\MuxResSrc|out_mux[0]~962_combout\ & ((\my_data_memory|register[25][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[29][0]~regout\,
	datac => \my_data_memory|register[25][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~962_combout\,
	combout => \MuxResSrc|out_mux[0]~963_combout\);

-- Location: LCFF_X36_Y26_N7
\my_data_memory|register[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][0]~regout\);

-- Location: LCFF_X36_Y26_N29
\my_data_memory|register[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][0]~regout\);

-- Location: LCCOMB_X36_Y26_N28
\MuxResSrc|out_mux[0]~964\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~964_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[22][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[18][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[22][0]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[18][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~964_combout\);

-- Location: LCCOMB_X36_Y26_N6
\MuxResSrc|out_mux[0]~965\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~965_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~964_combout\ & (\my_data_memory|register[30][0]~regout\)) # (!\MuxResSrc|out_mux[0]~964_combout\ & ((\my_data_memory|register[26][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[30][0]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[26][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~964_combout\,
	combout => \MuxResSrc|out_mux[0]~965_combout\);

-- Location: LCCOMB_X38_Y24_N12
\my_data_memory|Decoder0~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~187_combout\ = (\my_data_memory|Decoder0~27_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~27_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~187_combout\);

-- Location: LCFF_X38_Y24_N29
\my_data_memory|register[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][0]~regout\);

-- Location: LCCOMB_X38_Y24_N22
\my_data_memory|Decoder0~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~188_combout\ = (\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\myULA|Equal0~1_combout\ & \my_data_memory|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Equal0~1_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~188_combout\);

-- Location: LCFF_X38_Y24_N31
\my_data_memory|register[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][0]~regout\);

-- Location: LCFF_X35_Y24_N3
\my_data_memory|register[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][0]~regout\);

-- Location: LCCOMB_X35_Y24_N2
\MuxResSrc|out_mux[0]~966\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~966_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[20][0]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[16][0]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[20][0]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[16][0]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[0]~966_combout\);

-- Location: LCCOMB_X38_Y24_N30
\MuxResSrc|out_mux[0]~967\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~967_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~966_combout\ & (\my_data_memory|register[28][0]~regout\)) # (!\MuxResSrc|out_mux[0]~966_combout\ & ((\my_data_memory|register[24][0]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[28][0]~regout\,
	datac => \my_data_memory|register[24][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~966_combout\,
	combout => \MuxResSrc|out_mux[0]~967_combout\);

-- Location: LCCOMB_X37_Y24_N16
\MuxResSrc|out_mux[0]~968\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~968_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[0]~965_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[0]~967_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[0]~965_combout\,
	datad => \MuxResSrc|out_mux[0]~967_combout\,
	combout => \MuxResSrc|out_mux[0]~968_combout\);

-- Location: LCFF_X38_Y26_N13
\my_data_memory|register[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][0]~regout\);

-- Location: LCCOMB_X37_Y26_N28
\my_data_memory|register[19][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[19][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[19][0]~feeder_combout\);

-- Location: LCCOMB_X37_Y26_N6
\my_data_memory|Decoder0~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~193_combout\ = (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~6_combout\,
	combout => \my_data_memory|Decoder0~193_combout\);

-- Location: LCFF_X37_Y26_N29
\my_data_memory|register[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[19][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][0]~regout\);

-- Location: LCCOMB_X38_Y26_N6
\MuxResSrc|out_mux[0]~969\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~969_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[23][0]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[23][0]~regout\,
	datab => \my_data_memory|register[19][0]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[0]~969_combout\);

-- Location: LCCOMB_X38_Y26_N12
\MuxResSrc|out_mux[0]~970\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~970_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~969_combout\ & ((\my_data_memory|register[31][0]~regout\))) # (!\MuxResSrc|out_mux[0]~969_combout\ & (\my_data_memory|register[27][0]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[0]~969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[27][0]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[31][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~969_combout\,
	combout => \MuxResSrc|out_mux[0]~970_combout\);

-- Location: LCCOMB_X34_Y23_N20
\MuxResSrc|out_mux[0]~971\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~971_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[0]~968_combout\ & ((\MuxResSrc|out_mux[0]~970_combout\))) # (!\MuxResSrc|out_mux[0]~968_combout\ & (\MuxResSrc|out_mux[0]~963_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[0]~968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[0]~963_combout\,
	datac => \MuxResSrc|out_mux[0]~968_combout\,
	datad => \MuxResSrc|out_mux[0]~970_combout\,
	combout => \MuxResSrc|out_mux[0]~971_combout\);

-- Location: LCCOMB_X37_Y25_N26
\my_data_memory|register[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[11][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[11][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N0
\my_data_memory|Decoder0~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~185_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~71_combout\ & (!\myULA|Add0~30_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~71_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~185_combout\);

-- Location: LCFF_X37_Y25_N27
\my_data_memory|register[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[11][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][0]~regout\);

-- Location: LCCOMB_X37_Y25_N24
\my_data_memory|register[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[9][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[9][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y25_N10
\my_data_memory|Decoder0~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~182_combout\ = (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~25_combout\ & (\myULA|Equal0~0_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \my_data_memory|Decoder0~25_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~182_combout\);

-- Location: LCFF_X37_Y25_N25
\my_data_memory|register[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[9][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][0]~regout\);

-- Location: LCFF_X37_Y23_N23
\my_data_memory|register[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][0]~regout\);

-- Location: LCCOMB_X37_Y23_N22
\MuxResSrc|out_mux[0]~972\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~972_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[9][0]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[8][0]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[9][0]~regout\,
	datac => \my_data_memory|register[8][0]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[0]~972_combout\);

-- Location: LCCOMB_X34_Y27_N8
\MuxResSrc|out_mux[0]~973\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~973_combout\ = (\MuxResSrc|out_mux[0]~972_combout\ & (((\my_data_memory|register[11][0]~regout\) # (!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[0]~972_combout\ & (\my_data_memory|register[10][0]~regout\ & 
-- ((\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[10][0]~regout\,
	datab => \my_data_memory|register[11][0]~regout\,
	datac => \MuxResSrc|out_mux[0]~972_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[0]~973_combout\);

-- Location: LCCOMB_X30_Y27_N0
\my_data_memory|register[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[3][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N14
\my_data_memory|Decoder0~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~203_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~6_combout\ & (\myULA|Equal0~0_combout\ & !\myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~6_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~203_combout\);

-- Location: LCFF_X30_Y27_N1
\my_data_memory|register[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][0]~regout\);

-- Location: LCFF_X34_Y27_N7
\my_data_memory|register[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][0]~regout\);

-- Location: LCCOMB_X35_Y27_N20
\MuxResSrc|out_mux[6]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~127_combout\ = (\myULA|Add0~37_combout\) # ((\myULA|Add0~39_combout\ & !\myULA|Add0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[6]~127_combout\);

-- Location: LCFF_X34_Y27_N1
\my_data_memory|register[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][0]~regout\);

-- Location: LCFF_X34_Y28_N3
\my_data_memory|register[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][0]~regout\);

-- Location: LCFF_X34_Y28_N17
\my_data_memory|register[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][0]~regout\);

-- Location: LCFF_X35_Y28_N17
\my_data_memory|register[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][0]~regout\);

-- Location: LCFF_X35_Y28_N7
\my_data_memory|register[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][0]~regout\);

-- Location: LCCOMB_X35_Y28_N6
\MuxResSrc|out_mux[0]~974\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~974_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[5][0]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[4][0]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[5][0]~regout\,
	datac => \my_data_memory|register[4][0]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[0]~974_combout\);

-- Location: LCCOMB_X34_Y28_N16
\MuxResSrc|out_mux[0]~975\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~975_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~974_combout\ & ((\my_data_memory|register[7][0]~regout\))) # (!\MuxResSrc|out_mux[0]~974_combout\ & (\my_data_memory|register[6][0]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[0]~974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[6][0]~regout\,
	datac => \my_data_memory|register[7][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~974_combout\,
	combout => \MuxResSrc|out_mux[0]~975_combout\);

-- Location: LCCOMB_X34_Y27_N0
\MuxResSrc|out_mux[0]~976\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~976_combout\ = (\MuxResSrc|out_mux[6]~128_combout\ & (((\MuxResSrc|out_mux[0]~975_combout\)) # (!\MuxResSrc|out_mux[6]~127_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\MuxResSrc|out_mux[6]~127_combout\ & 
-- (\my_data_memory|register[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~128_combout\,
	datab => \MuxResSrc|out_mux[6]~127_combout\,
	datac => \my_data_memory|register[1][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~975_combout\,
	combout => \MuxResSrc|out_mux[0]~976_combout\);

-- Location: LCCOMB_X34_Y27_N6
\MuxResSrc|out_mux[0]~977\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~977_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[0]~976_combout\ & (\my_data_memory|register[3][0]~regout\)) # (!\MuxResSrc|out_mux[0]~976_combout\ & ((\my_data_memory|register[2][0]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[0]~976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~124_combout\,
	datab => \my_data_memory|register[3][0]~regout\,
	datac => \my_data_memory|register[2][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~976_combout\,
	combout => \MuxResSrc|out_mux[0]~977_combout\);

-- Location: LCCOMB_X34_Y27_N10
\MuxResSrc|out_mux[0]~978\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~978_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[6]~123_combout\) # ((\MuxResSrc|out_mux[0]~973_combout\)))) # (!\MuxResSrc|out_mux[6]~112_combout\ & (!\MuxResSrc|out_mux[6]~123_combout\ & 
-- ((\MuxResSrc|out_mux[0]~977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~112_combout\,
	datab => \MuxResSrc|out_mux[6]~123_combout\,
	datac => \MuxResSrc|out_mux[0]~973_combout\,
	datad => \MuxResSrc|out_mux[0]~977_combout\,
	combout => \MuxResSrc|out_mux[0]~978_combout\);

-- Location: LCCOMB_X34_Y23_N26
\MuxResSrc|out_mux[0]~981\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~981_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[0]~978_combout\ & (\MuxResSrc|out_mux[0]~980_combout\)) # (!\MuxResSrc|out_mux[0]~978_combout\ & ((\MuxResSrc|out_mux[0]~971_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~123_combout\ & (((\MuxResSrc|out_mux[0]~978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[0]~980_combout\,
	datac => \MuxResSrc|out_mux[0]~971_combout\,
	datad => \MuxResSrc|out_mux[0]~978_combout\,
	combout => \MuxResSrc|out_mux[0]~981_combout\);

-- Location: LCCOMB_X33_Y19_N4
\MuxResSrc|out_mux[0]~982\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~982_combout\ = (\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[0]~961_combout\) # ((\MuxResSrc|out_mux[6]~98_combout\)))) # (!\my_data_memory|Decoder0~0_combout\ & (((!\MuxResSrc|out_mux[6]~98_combout\ & 
-- \MuxResSrc|out_mux[0]~981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~961_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \MuxResSrc|out_mux[6]~98_combout\,
	datad => \MuxResSrc|out_mux[0]~981_combout\,
	combout => \MuxResSrc|out_mux[0]~982_combout\);

-- Location: LCCOMB_X37_Y26_N2
\my_data_memory|Decoder0~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~221_combout\ = (\my_data_memory|Decoder0~1_combout\ & (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~221_combout\);

-- Location: LCFF_X31_Y26_N5
\my_data_memory|register[93][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][0]~regout\);

-- Location: LCCOMB_X31_Y26_N6
\my_data_memory|Decoder0~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~229_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~31_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~31_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~229_combout\);

-- Location: LCFF_X31_Y26_N11
\my_data_memory|register[125][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][0]~regout\);

-- Location: LCCOMB_X37_Y20_N16
\my_data_memory|Decoder0~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~213_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~31_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~27_combout\,
	datad => \myULA|Add0~31_combout\,
	combout => \my_data_memory|Decoder0~213_combout\);

-- Location: LCCOMB_X32_Y26_N6
\my_data_memory|Decoder0~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~217_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~213_combout\ & (\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~213_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~217_combout\);

-- Location: LCFF_X32_Y26_N9
\my_data_memory|register[109][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][0]~regout\);

-- Location: LCCOMB_X31_Y26_N30
\my_data_memory|Decoder0~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~225_combout\ = (\myULA|Equal0~0_combout\ & (\my_data_memory|Decoder0~31_combout\ & (!\myULA|Add0~40_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~31_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~225_combout\);

-- Location: LCFF_X32_Y26_N31
\my_data_memory|register[77][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][0]~regout\);

-- Location: LCCOMB_X32_Y26_N30
\MuxResSrc|out_mux[0]~941\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~941_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[109][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[77][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[109][0]~regout\,
	datac => \my_data_memory|register[77][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~941_combout\);

-- Location: LCCOMB_X31_Y26_N10
\MuxResSrc|out_mux[0]~942\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~942_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~941_combout\ & ((\my_data_memory|register[125][0]~regout\))) # (!\MuxResSrc|out_mux[0]~941_combout\ & (\my_data_memory|register[93][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[93][0]~regout\,
	datac => \my_data_memory|register[125][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~941_combout\,
	combout => \MuxResSrc|out_mux[0]~942_combout\);

-- Location: LCCOMB_X27_Y22_N22
\my_data_memory|Decoder0~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~277_combout\ = (\my_parall_in|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~277_combout\);

-- Location: LCFF_X27_Y22_N21
\my_data_memory|register[127][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[127][0]~regout\);

-- Location: LCCOMB_X27_Y26_N20
\my_data_memory|Decoder0~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~276_combout\ = (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Equal0~0_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~276_combout\);

-- Location: LCFF_X27_Y26_N11
\my_data_memory|register[79][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][0]~regout\);

-- Location: LCCOMB_X27_Y26_N10
\MuxResSrc|out_mux[0]~948\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~948_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[95][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[79][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[95][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[79][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~948_combout\);

-- Location: LCCOMB_X27_Y22_N20
\MuxResSrc|out_mux[0]~949\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~949_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~948_combout\ & ((\my_data_memory|register[127][0]~regout\))) # (!\MuxResSrc|out_mux[0]~948_combout\ & (\my_data_memory|register[111][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[111][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[127][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~948_combout\,
	combout => \MuxResSrc|out_mux[0]~949_combout\);

-- Location: LCCOMB_X29_Y24_N20
\my_data_memory|Decoder0~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~236_combout\ = (\my_data_memory|Decoder0~213_combout\ & (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~10_combout\,
	combout => \my_data_memory|Decoder0~236_combout\);

-- Location: LCFF_X32_Y19_N11
\my_data_memory|register[103][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][0]~regout\);

-- Location: LCCOMB_X37_Y20_N10
\my_data_memory|Decoder0~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~233_combout\ = (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~10_combout\ & (\my_data_memory|Decoder0~213_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~10_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~233_combout\);

-- Location: LCFF_X33_Y22_N15
\my_data_memory|register[87][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][0]~regout\);

-- Location: LCCOMB_X32_Y19_N0
\MuxResSrc|out_mux[0]~943\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~943_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[87][0]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[71][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[71][0]~regout\,
	datab => \my_data_memory|register[87][0]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~943_combout\);

-- Location: LCCOMB_X32_Y19_N10
\MuxResSrc|out_mux[0]~944\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~944_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~943_combout\ & (\my_data_memory|register[119][0]~regout\)) # (!\MuxResSrc|out_mux[0]~943_combout\ & ((\my_data_memory|register[103][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[119][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[103][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~943_combout\,
	combout => \MuxResSrc|out_mux[0]~944_combout\);

-- Location: LCCOMB_X27_Y22_N14
\my_data_memory|Decoder0~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~261_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~51_combout\ & !\myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~51_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~261_combout\);

-- Location: LCFF_X27_Y22_N27
\my_data_memory|register[117][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][0]~regout\);

-- Location: LCCOMB_X33_Y24_N22
\my_data_memory|Decoder0~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~249_combout\ = (!\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~213_combout\ & \my_data_memory|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \my_data_memory|Decoder0~51_combout\,
	combout => \my_data_memory|Decoder0~249_combout\);

-- Location: LCFF_X33_Y24_N13
\my_data_memory|register[101][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][0]~regout\);

-- Location: LCCOMB_X32_Y20_N12
\my_data_memory|Decoder0~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~256_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~51_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~51_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~256_combout\);

-- Location: LCFF_X32_Y22_N13
\my_data_memory|register[69][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][0]~regout\);

-- Location: LCCOMB_X32_Y22_N12
\MuxResSrc|out_mux[0]~945\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~945_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[101][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[69][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[101][0]~regout\,
	datac => \my_data_memory|register[69][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~945_combout\);

-- Location: LCCOMB_X27_Y22_N26
\MuxResSrc|out_mux[0]~946\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~946_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~945_combout\ & ((\my_data_memory|register[117][0]~regout\))) # (!\MuxResSrc|out_mux[0]~945_combout\ & (\my_data_memory|register[85][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[85][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[117][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~945_combout\,
	combout => \MuxResSrc|out_mux[0]~946_combout\);

-- Location: LCCOMB_X31_Y19_N18
\MuxResSrc|out_mux[0]~947\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~947_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[0]~944_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~944_combout\,
	datad => \MuxResSrc|out_mux[0]~946_combout\,
	combout => \MuxResSrc|out_mux[0]~947_combout\);

-- Location: LCCOMB_X30_Y19_N2
\MuxResSrc|out_mux[0]~950\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~950_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~947_combout\ & ((\MuxResSrc|out_mux[0]~949_combout\))) # (!\MuxResSrc|out_mux[0]~947_combout\ & (\MuxResSrc|out_mux[0]~942_combout\)))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[0]~947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[0]~942_combout\,
	datac => \MuxResSrc|out_mux[0]~949_combout\,
	datad => \MuxResSrc|out_mux[0]~947_combout\,
	combout => \MuxResSrc|out_mux[0]~950_combout\);

-- Location: LCCOMB_X27_Y21_N26
\my_data_memory|register[118][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[118][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[118][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N16
\my_data_memory|Decoder0~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~243_combout\ = (\my_data_memory|Decoder0~3_combout\ & (!\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~243_combout\);

-- Location: LCFF_X27_Y21_N27
\my_data_memory|register[118][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[118][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][0]~regout\);

-- Location: LCCOMB_X31_Y20_N28
\my_data_memory|Decoder0~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~238_combout\ = (!\myULA|Add0~40_combout\ & (\myULA|Equal0~0_combout\ & (\my_data_memory|Decoder0~3_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \my_data_memory|Decoder0~3_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~238_combout\);

-- Location: LCFF_X31_Y20_N15
\my_data_memory|register[70][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][0]~regout\);

-- Location: LCCOMB_X31_Y20_N14
\MuxResSrc|out_mux[0]~920\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~920_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[86][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[70][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[86][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[70][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~920_combout\);

-- Location: LCCOMB_X32_Y20_N10
\MuxResSrc|out_mux[0]~921\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~921_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~920_combout\ & ((\my_data_memory|register[118][0]~regout\))) # (!\MuxResSrc|out_mux[0]~920_combout\ & (\my_data_memory|register[102][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[102][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[118][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~920_combout\,
	combout => \MuxResSrc|out_mux[0]~921_combout\);

-- Location: LCCOMB_X33_Y23_N20
\my_data_memory|Decoder0~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~219_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~219_combout\);

-- Location: LCFF_X33_Y23_N3
\my_data_memory|register[92][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][0]~regout\);

-- Location: LCCOMB_X33_Y23_N10
\my_data_memory|Decoder0~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~222_combout\ = (\myULA|Equal0~0_combout\ & (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~222_combout\);

-- Location: LCFF_X33_Y23_N13
\my_data_memory|register[76][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][0]~regout\);

-- Location: LCCOMB_X33_Y23_N12
\MuxResSrc|out_mux[0]~922\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~922_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[108][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[76][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[108][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[76][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~922_combout\);

-- Location: LCCOMB_X33_Y23_N2
\MuxResSrc|out_mux[0]~923\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~923_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~922_combout\ & (\my_data_memory|register[124][0]~regout\)) # (!\MuxResSrc|out_mux[0]~922_combout\ & ((\my_data_memory|register[92][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[124][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[92][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~922_combout\,
	combout => \MuxResSrc|out_mux[0]~923_combout\);

-- Location: LCCOMB_X28_Y20_N24
\my_data_memory|Decoder0~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~251_combout\ = (\my_data_memory|Decoder0~47_combout\ & (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~47_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~251_combout\);

-- Location: LCFF_X28_Y20_N17
\my_data_memory|register[84][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][0]~regout\);

-- Location: LCCOMB_X28_Y20_N2
\my_data_memory|Decoder0~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~254_combout\ = (\my_data_memory|Decoder0~47_combout\ & (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~47_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~254_combout\);

-- Location: LCFF_X28_Y20_N31
\my_data_memory|register[68][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][0]~regout\);

-- Location: LCCOMB_X28_Y20_N30
\MuxResSrc|out_mux[0]~924\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~924_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[100][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[68][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[100][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[68][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~924_combout\);

-- Location: LCCOMB_X28_Y20_N16
\MuxResSrc|out_mux[0]~925\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~925_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~924_combout\ & (\my_data_memory|register[116][0]~regout\)) # (!\MuxResSrc|out_mux[0]~924_combout\ & ((\my_data_memory|register[84][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[116][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[84][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~924_combout\,
	combout => \MuxResSrc|out_mux[0]~925_combout\);

-- Location: LCCOMB_X30_Y19_N4
\MuxResSrc|out_mux[0]~926\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~926_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[0]~923_combout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\MuxResSrc|out_mux[0]~925_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~923_combout\,
	datad => \MuxResSrc|out_mux[0]~925_combout\,
	combout => \MuxResSrc|out_mux[0]~926_combout\);

-- Location: LCCOMB_X28_Y21_N16
\my_data_memory|Decoder0~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~262_combout\ = (!\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~213_combout\ & \my_data_memory|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \my_data_memory|Decoder0~67_combout\,
	combout => \my_data_memory|Decoder0~262_combout\);

-- Location: LCFF_X29_Y22_N19
\my_data_memory|register[110][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][0]~regout\);

-- Location: LCCOMB_X35_Y27_N22
\my_data_memory|Decoder0~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~264_combout\ = (\my_data_memory|Decoder0~67_combout\ & (\myULA|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~67_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~264_combout\);

-- Location: LCFF_X32_Y25_N25
\my_data_memory|register[78][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][0]~regout\);

-- Location: LCCOMB_X32_Y25_N24
\MuxResSrc|out_mux[0]~927\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~927_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[94][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[78][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[94][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[78][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~927_combout\);

-- Location: LCCOMB_X29_Y22_N18
\MuxResSrc|out_mux[0]~928\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~928_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~927_combout\ & (\my_data_memory|register[126][0]~regout\)) # (!\MuxResSrc|out_mux[0]~927_combout\ & ((\my_data_memory|register[110][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[126][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[110][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~927_combout\,
	combout => \MuxResSrc|out_mux[0]~928_combout\);

-- Location: LCCOMB_X30_Y19_N14
\MuxResSrc|out_mux[0]~929\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~929_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~926_combout\ & ((\MuxResSrc|out_mux[0]~928_combout\))) # (!\MuxResSrc|out_mux[0]~926_combout\ & (\MuxResSrc|out_mux[0]~921_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[0]~926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[0]~921_combout\,
	datac => \MuxResSrc|out_mux[0]~926_combout\,
	datad => \MuxResSrc|out_mux[0]~928_combout\,
	combout => \MuxResSrc|out_mux[0]~929_combout\);

-- Location: LCCOMB_X30_Y22_N14
\my_data_memory|Decoder0~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~273_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~65_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~65_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~273_combout\);

-- Location: LCFF_X31_Y22_N9
\my_data_memory|register[122][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][0]~regout\);

-- Location: LCCOMB_X32_Y27_N22
\my_data_memory|register[90][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[90][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[90][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y25_N16
\my_data_memory|Decoder0~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~270_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~65_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~65_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~270_combout\);

-- Location: LCFF_X32_Y27_N23
\my_data_memory|register[90][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[90][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][0]~regout\);

-- Location: LCCOMB_X31_Y25_N18
\my_data_memory|Decoder0~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~272_combout\ = (\myULA|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~65_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~65_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~272_combout\);

-- Location: LCFF_X31_Y25_N21
\my_data_memory|register[74][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][0]~regout\);

-- Location: LCCOMB_X31_Y25_N20
\MuxResSrc|out_mux[0]~937\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~937_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[90][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[74][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[90][0]~regout\,
	datac => \my_data_memory|register[74][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~937_combout\);

-- Location: LCCOMB_X31_Y22_N8
\MuxResSrc|out_mux[0]~938\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~938_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~937_combout\ & ((\my_data_memory|register[122][0]~regout\))) # (!\MuxResSrc|out_mux[0]~937_combout\ & (\my_data_memory|register[106][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[106][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[122][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~937_combout\,
	combout => \MuxResSrc|out_mux[0]~938_combout\);

-- Location: LCCOMB_X30_Y23_N12
\my_data_memory|Decoder0~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~228_combout\ = (\my_parall_in|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~228_combout\);

-- Location: LCFF_X30_Y19_N9
\my_data_memory|register[120][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][0]~regout\);

-- Location: LCCOMB_X32_Y23_N26
\my_data_memory|Decoder0~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~224_combout\ = (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~29_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~29_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~224_combout\);

-- Location: LCFF_X32_Y23_N13
\my_data_memory|register[72][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][0]~regout\);

-- Location: LCCOMB_X32_Y23_N12
\MuxResSrc|out_mux[0]~932\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~932_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[104][0]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[72][0]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[104][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[72][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~932_combout\);

-- Location: LCCOMB_X30_Y19_N8
\MuxResSrc|out_mux[0]~933\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~933_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~932_combout\ & ((\my_data_memory|register[120][0]~regout\))) # (!\MuxResSrc|out_mux[0]~932_combout\ & (\my_data_memory|register[88][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[88][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[120][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~932_combout\,
	combout => \MuxResSrc|out_mux[0]~933_combout\);

-- Location: LCCOMB_X30_Y19_N24
\my_data_memory|Decoder0~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~260_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~213_combout\ & \my_data_memory|Decoder0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \my_data_memory|Decoder0~49_combout\,
	combout => \my_data_memory|Decoder0~260_combout\);

-- Location: LCFF_X30_Y19_N19
\my_data_memory|register[112][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][0]~regout\);

-- Location: LCCOMB_X33_Y27_N6
\my_data_memory|Decoder0~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~255_combout\ = (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Equal0~0_combout\ & \my_data_memory|Decoder0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~49_combout\,
	combout => \my_data_memory|Decoder0~255_combout\);

-- Location: LCFF_X33_Y24_N7
\my_data_memory|register[64][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][0]~regout\);

-- Location: LCCOMB_X33_Y24_N6
\MuxResSrc|out_mux[0]~934\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~934_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[96][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[64][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[96][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[64][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~934_combout\);

-- Location: LCCOMB_X30_Y19_N18
\MuxResSrc|out_mux[0]~935\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~935_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~934_combout\ & ((\my_data_memory|register[112][0]~regout\))) # (!\MuxResSrc|out_mux[0]~934_combout\ & (\my_data_memory|register[80][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[80][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[112][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~934_combout\,
	combout => \MuxResSrc|out_mux[0]~935_combout\);

-- Location: LCCOMB_X30_Y19_N20
\MuxResSrc|out_mux[0]~936\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~936_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[0]~933_combout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\MuxResSrc|out_mux[0]~935_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~933_combout\,
	datad => \MuxResSrc|out_mux[0]~935_combout\,
	combout => \MuxResSrc|out_mux[0]~936_combout\);

-- Location: LCCOMB_X30_Y22_N16
\my_data_memory|Decoder0~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~244_combout\ = (!\myULA|Add0~40_combout\ & (\my_parall_in|Equal0~0_combout\ & \my_data_memory|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_parall_in|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~8_combout\,
	combout => \my_data_memory|Decoder0~244_combout\);

-- Location: LCFF_X30_Y22_N9
\my_data_memory|register[114][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][0]~regout\);

-- Location: LCCOMB_X28_Y22_N8
\my_data_memory|Decoder0~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~232_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~30_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \my_data_memory|Decoder0~1_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~232_combout\);

-- Location: LCFF_X34_Y24_N5
\my_data_memory|register[82][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][0]~regout\);

-- Location: LCCOMB_X36_Y27_N4
\my_data_memory|Decoder0~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~239_combout\ = (\my_data_memory|Decoder0~8_combout\ & (\myULA|Equal0~0_combout\ & (\myULA|Add0~30_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~239_combout\);

-- Location: LCFF_X34_Y24_N27
\my_data_memory|register[66][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][0]~regout\);

-- Location: LCCOMB_X34_Y24_N26
\MuxResSrc|out_mux[0]~930\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~930_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[82][0]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[66][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[82][0]~regout\,
	datac => \my_data_memory|register[66][0]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[0]~930_combout\);

-- Location: LCCOMB_X30_Y22_N8
\MuxResSrc|out_mux[0]~931\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~931_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~930_combout\ & ((\my_data_memory|register[114][0]~regout\))) # (!\MuxResSrc|out_mux[0]~930_combout\ & (\my_data_memory|register[98][0]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[98][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[114][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~930_combout\,
	combout => \MuxResSrc|out_mux[0]~931_combout\);

-- Location: LCCOMB_X30_Y19_N22
\MuxResSrc|out_mux[0]~939\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~939_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[0]~936_combout\ & (\MuxResSrc|out_mux[0]~938_combout\)) # (!\MuxResSrc|out_mux[0]~936_combout\ & ((\MuxResSrc|out_mux[0]~931_combout\))))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[0]~936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[0]~938_combout\,
	datac => \MuxResSrc|out_mux[0]~936_combout\,
	datad => \MuxResSrc|out_mux[0]~931_combout\,
	combout => \MuxResSrc|out_mux[0]~939_combout\);

-- Location: LCCOMB_X30_Y19_N16
\MuxResSrc|out_mux[0]~940\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~940_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\) # ((\MuxResSrc|out_mux[0]~929_combout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[0]~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[0]~929_combout\,
	datad => \MuxResSrc|out_mux[0]~939_combout\,
	combout => \MuxResSrc|out_mux[0]~940_combout\);

-- Location: LCCOMB_X27_Y23_N30
\my_data_memory|Decoder0~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~226_combout\ = (\my_data_memory|Decoder0~25_combout\ & (!\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~25_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~226_combout\);

-- Location: LCFF_X27_Y23_N27
\my_data_memory|register[121][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][0]~regout\);

-- Location: LCCOMB_X27_Y23_N2
\my_data_memory|Decoder0~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~223_combout\ = (\my_data_memory|Decoder0~25_combout\ & (\myULA|Equal0~0_combout\ & (\myULA|Add0~30_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~25_combout\,
	datab => \myULA|Equal0~0_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~223_combout\);

-- Location: LCFF_X27_Y23_N1
\my_data_memory|register[73][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][0]~regout\);

-- Location: LCCOMB_X27_Y23_N0
\MuxResSrc|out_mux[0]~910\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~910_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[105][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[73][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[105][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[73][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~910_combout\);

-- Location: LCCOMB_X27_Y23_N26
\MuxResSrc|out_mux[0]~911\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~911_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~910_combout\ & ((\my_data_memory|register[121][0]~regout\))) # (!\MuxResSrc|out_mux[0]~910_combout\ & (\my_data_memory|register[89][0]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[89][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[121][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~910_combout\,
	combout => \MuxResSrc|out_mux[0]~911_combout\);

-- Location: LCCOMB_X28_Y23_N14
\my_data_memory|Decoder0~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~250_combout\ = (!\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~45_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~45_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~250_combout\);

-- Location: LCFF_X28_Y23_N5
\my_data_memory|register[81][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][0]~regout\);

-- Location: LCCOMB_X28_Y21_N18
\my_data_memory|Decoder0~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~257_combout\ = (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~213_combout\ & \my_data_memory|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \my_data_memory|Decoder0~45_combout\,
	combout => \my_data_memory|Decoder0~257_combout\);

-- Location: LCFF_X27_Y24_N19
\my_data_memory|register[65][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][0]~regout\);

-- Location: LCCOMB_X27_Y24_N18
\MuxResSrc|out_mux[0]~914\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~914_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[97][0]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[65][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[97][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[65][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~914_combout\);

-- Location: LCCOMB_X28_Y23_N4
\MuxResSrc|out_mux[0]~915\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~915_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[0]~914_combout\ & (\my_data_memory|register[113][0]~regout\)) # (!\MuxResSrc|out_mux[0]~914_combout\ & ((\my_data_memory|register[81][0]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[0]~914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[113][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[81][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~914_combout\,
	combout => \MuxResSrc|out_mux[0]~915_combout\);

-- Location: LCCOMB_X32_Y21_N10
\my_data_memory|Decoder0~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~237_combout\ = (\my_data_memory|Decoder0~6_combout\ & (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~237_combout\);

-- Location: LCFF_X32_Y21_N29
\my_data_memory|register[99][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][0]~regout\);

-- Location: LCCOMB_X32_Y25_N14
\my_data_memory|Decoder0~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~241_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~6_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~6_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~241_combout\);

-- Location: LCFF_X33_Y25_N5
\my_data_memory|register[67][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux15~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][0]~regout\);

-- Location: LCCOMB_X33_Y25_N4
\MuxResSrc|out_mux[0]~912\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~912_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[83][0]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[67][0]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[83][0]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[67][0]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[0]~912_combout\);

-- Location: LCCOMB_X32_Y21_N28
\MuxResSrc|out_mux[0]~913\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~913_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[0]~912_combout\ & (\my_data_memory|register[115][0]~regout\)) # (!\MuxResSrc|out_mux[0]~912_combout\ & ((\my_data_memory|register[99][0]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[0]~912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[115][0]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[99][0]~regout\,
	datad => \MuxResSrc|out_mux[0]~912_combout\,
	combout => \MuxResSrc|out_mux[0]~913_combout\);

-- Location: LCCOMB_X30_Y19_N12
\MuxResSrc|out_mux[0]~916\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~916_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[0]~913_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[0]~915_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~915_combout\,
	datad => \MuxResSrc|out_mux[0]~913_combout\,
	combout => \MuxResSrc|out_mux[0]~916_combout\);

-- Location: LCCOMB_X30_Y19_N26
\MuxResSrc|out_mux[0]~919\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~919_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[0]~916_combout\ & (\MuxResSrc|out_mux[0]~918_combout\)) # (!\MuxResSrc|out_mux[0]~916_combout\ & ((\MuxResSrc|out_mux[0]~911_combout\))))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[0]~916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~918_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[0]~911_combout\,
	datad => \MuxResSrc|out_mux[0]~916_combout\,
	combout => \MuxResSrc|out_mux[0]~919_combout\);

-- Location: LCCOMB_X34_Y19_N2
\MuxResSrc|out_mux[0]~951\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~951_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[0]~940_combout\ & (\MuxResSrc|out_mux[0]~950_combout\)) # (!\MuxResSrc|out_mux[0]~940_combout\ & ((\MuxResSrc|out_mux[0]~919_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[0]~940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[0]~950_combout\,
	datac => \MuxResSrc|out_mux[0]~940_combout\,
	datad => \MuxResSrc|out_mux[0]~919_combout\,
	combout => \MuxResSrc|out_mux[0]~951_combout\);

-- Location: LCCOMB_X34_Y19_N12
\MuxResSrc|out_mux[0]~993\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~993_combout\ = (\MuxResSrc|out_mux[6]~98_combout\ & ((\MuxResSrc|out_mux[0]~982_combout\ & (\MuxResSrc|out_mux[0]~992_combout\)) # (!\MuxResSrc|out_mux[0]~982_combout\ & ((\MuxResSrc|out_mux[0]~951_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~98_combout\ & (((\MuxResSrc|out_mux[0]~982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[0]~992_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[0]~982_combout\,
	datad => \MuxResSrc|out_mux[0]~951_combout\,
	combout => \MuxResSrc|out_mux[0]~993_combout\);

-- Location: LCCOMB_X34_Y19_N10
\MuxResSrc|out_mux[0]~994\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~994_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & (\MuxResSrc|out_mux[6]~1381_combout\)) # (!\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[6]~1381_combout\ & (\MuxResSrc|out_mux[0]~909_combout\)) # 
-- (!\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[0]~993_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~44_combout\,
	datab => \MuxResSrc|out_mux[6]~1381_combout\,
	datac => \MuxResSrc|out_mux[0]~909_combout\,
	datad => \MuxResSrc|out_mux[0]~993_combout\,
	combout => \MuxResSrc|out_mux[0]~994_combout\);

-- Location: LCCOMB_X34_Y19_N28
\MuxResSrc|out_mux[0]~1037\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1037_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[0]~994_combout\ & ((\MuxResSrc|out_mux[0]~1036_combout\))) # (!\MuxResSrc|out_mux[0]~994_combout\ & (\SW~combout\(0))))) # (!\MuxResSrc|out_mux[6]~44_combout\ 
-- & (((\MuxResSrc|out_mux[0]~994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(0),
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[0]~1036_combout\,
	datad => \MuxResSrc|out_mux[0]~994_combout\,
	combout => \MuxResSrc|out_mux[0]~1037_combout\);

-- Location: LCCOMB_X34_Y19_N22
\MuxResSrc|out_mux[0]~1038\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[0]~1038_combout\ = (\my_unit_control|ResultSrc$latch~combout\ & (((\MuxResSrc|out_mux[0]~1037_combout\)))) # (!\my_unit_control|ResultSrc$latch~combout\ & ((\my_unit_control|RegWrite~combout\ & (\myULA|Add0~39_combout\)) # 
-- (!\my_unit_control|RegWrite~combout\ & ((\MuxResSrc|out_mux[0]~1037_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ResultSrc$latch~combout\,
	datab => \my_unit_control|RegWrite~combout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[0]~1037_combout\,
	combout => \MuxResSrc|out_mux[0]~1038_combout\);

-- Location: LCFF_X35_Y19_N9
\myReg|register[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[0]~1038_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][0]~regout\);

-- Location: LCFF_X34_Y19_N25
\myReg|register[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[0]~1038_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][0]~regout\);

-- Location: LCFF_X34_Y18_N3
\myReg|register[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[0]~1038_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][0]~regout\);

-- Location: LCCOMB_X34_Y17_N10
\myReg|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux15~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & (((\myReg|register[5][0]~regout\) # (!\my_instruction_memory|WideOr1~1_combout\)))) # (!\my_instruction_memory|RD[20]~8_combout\ & (\myReg|register[4][0]~regout\ & 
-- ((\my_instruction_memory|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[4][0]~regout\,
	datab => \myReg|register[5][0]~regout\,
	datac => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myReg|Mux15~0_combout\);

-- Location: LCCOMB_X34_Y17_N8
\myReg|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux15~1_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & (((\myReg|Mux15~0_combout\)))) # (!\my_instruction_memory|WideOr1~1_combout\ & ((\myReg|Mux15~0_combout\ & ((\myReg|register[7][0]~regout\))) # (!\myReg|Mux15~0_combout\ & 
-- (\myReg|register[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][0]~regout\,
	datab => \my_instruction_memory|WideOr1~1_combout\,
	datac => \myReg|register[7][0]~regout\,
	datad => \myReg|Mux15~0_combout\,
	combout => \myReg|Mux15~1_combout\);

-- Location: LCCOMB_X35_Y21_N12
\myReg|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux15~2_combout\ = (\myReg|Mux9~1_combout\ & ((\myReg|Mux9~2_combout\ & ((\myReg|Mux15~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|register[1][0]~regout\)))) # (!\myReg|Mux9~1_combout\ & (((\myReg|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][0]~regout\,
	datab => \myReg|Mux9~1_combout\,
	datac => \myReg|Mux9~2_combout\,
	datad => \myReg|Mux15~1_combout\,
	combout => \myReg|Mux15~2_combout\);

-- Location: LCCOMB_X35_Y21_N10
\myReg|Mux15\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux15~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux15~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux15~2_combout\ & (\myReg|register[3][0]~regout\)) # (!\myReg|Mux15~2_combout\ & ((\myReg|register[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][0]~regout\,
	datab => \myReg|register[2][0]~regout\,
	datac => \myReg|Mux9~0_combout\,
	datad => \myReg|Mux15~2_combout\,
	combout => \myReg|Mux15~combout\);

-- Location: LCCOMB_X35_Y20_N30
\myULA|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~5_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux7~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \my_unit_control|ULASrc~combout\,
	datac => \myReg|Mux15~combout\,
	datad => \MuxImmSrc|Mux7~0_combout\,
	combout => \myULA|Add0~5_combout\);

-- Location: LCCOMB_X36_Y20_N4
\myULA|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~39_combout\ = (\myULA|Add0~38_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~8_combout\,
	datad => \myULA|Add0~38_combout\,
	combout => \myULA|Add0~39_combout\);

-- Location: LCFF_X28_Y16_N11
\my_data_memory|register[150][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[150][3]~regout\);

-- Location: LCFF_X28_Y16_N29
\my_data_memory|register[134][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][3]~regout\);

-- Location: LCCOMB_X28_Y16_N28
\MuxResSrc|out_mux[3]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~407_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[166][3]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[134][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[166][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[134][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~407_combout\);

-- Location: LCCOMB_X28_Y16_N10
\MuxResSrc|out_mux[3]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~408_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~407_combout\ & (\my_data_memory|register[182][3]~regout\)) # (!\MuxResSrc|out_mux[3]~407_combout\ & ((\my_data_memory|register[150][3]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[3]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[182][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[150][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~407_combout\,
	combout => \MuxResSrc|out_mux[3]~408_combout\);

-- Location: LCFF_X29_Y18_N1
\my_data_memory|register[132][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][3]~regout\);

-- Location: LCCOMB_X29_Y18_N0
\MuxResSrc|out_mux[3]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~409_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[148][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[132][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[148][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[132][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~409_combout\);

-- Location: LCCOMB_X31_Y16_N24
\my_data_memory|Decoder0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~99_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~47_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~47_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~99_combout\);

-- Location: LCFF_X29_Y18_N7
\my_data_memory|register[180][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][3]~regout\);

-- Location: LCCOMB_X29_Y18_N6
\MuxResSrc|out_mux[3]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~410_combout\ = (\MuxResSrc|out_mux[3]~409_combout\ & (((\my_data_memory|register[180][3]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[3]~409_combout\ & (\my_data_memory|register[164][3]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[164][3]~regout\,
	datab => \MuxResSrc|out_mux[3]~409_combout\,
	datac => \my_data_memory|register[180][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~410_combout\);

-- Location: LCCOMB_X29_Y18_N4
\MuxResSrc|out_mux[3]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~411_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[3]~408_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[3]~408_combout\,
	datad => \MuxResSrc|out_mux[3]~410_combout\,
	combout => \MuxResSrc|out_mux[3]~411_combout\);

-- Location: LCFF_X30_Y14_N25
\my_data_memory|register[172][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][3]~regout\);

-- Location: LCCOMB_X32_Y15_N10
\my_data_memory|register[156][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[156][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[156][3]~feeder_combout\);

-- Location: LCFF_X32_Y15_N11
\my_data_memory|register[156][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[156][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][3]~regout\);

-- Location: LCCOMB_X30_Y14_N18
\MuxResSrc|out_mux[3]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~405_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[156][3]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[140][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[140][3]~regout\,
	datab => \my_data_memory|register[156][3]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[3]~405_combout\);

-- Location: LCCOMB_X30_Y14_N24
\MuxResSrc|out_mux[3]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~406_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~405_combout\ & (\my_data_memory|register[188][3]~regout\)) # (!\MuxResSrc|out_mux[3]~405_combout\ & ((\my_data_memory|register[172][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[188][3]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[172][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~405_combout\,
	combout => \MuxResSrc|out_mux[3]~406_combout\);

-- Location: LCCOMB_X29_Y18_N14
\MuxResSrc|out_mux[3]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~414_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~411_combout\ & (\MuxResSrc|out_mux[3]~413_combout\)) # (!\MuxResSrc|out_mux[3]~411_combout\ & ((\MuxResSrc|out_mux[3]~406_combout\))))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[3]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~413_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[3]~411_combout\,
	datad => \MuxResSrc|out_mux[3]~406_combout\,
	combout => \MuxResSrc|out_mux[3]~414_combout\);

-- Location: LCFF_X35_Y14_N23
\my_data_memory|register[170][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][3]~regout\);

-- Location: LCFF_X35_Y14_N13
\my_data_memory|register[160][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][3]~regout\);

-- Location: LCCOMB_X35_Y14_N12
\MuxResSrc|out_mux[3]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~417_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[162][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[160][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[162][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[160][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~417_combout\);

-- Location: LCCOMB_X35_Y14_N22
\MuxResSrc|out_mux[3]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~418_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~417_combout\ & ((\my_data_memory|register[170][3]~regout\))) # (!\MuxResSrc|out_mux[3]~417_combout\ & (\my_data_memory|register[168][3]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[168][3]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[170][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~417_combout\,
	combout => \MuxResSrc|out_mux[3]~418_combout\);

-- Location: LCFF_X34_Y21_N25
\my_data_memory|register[138][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][3]~regout\);

-- Location: LCFF_X34_Y21_N3
\my_data_memory|register[128][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][3]~regout\);

-- Location: LCCOMB_X34_Y21_N2
\MuxResSrc|out_mux[3]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~419_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[136][3]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[128][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[136][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[128][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~419_combout\);

-- Location: LCCOMB_X34_Y21_N24
\MuxResSrc|out_mux[3]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~420_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~419_combout\ & ((\my_data_memory|register[138][3]~regout\))) # (!\MuxResSrc|out_mux[3]~419_combout\ & (\my_data_memory|register[130][3]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[130][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[138][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~419_combout\,
	combout => \MuxResSrc|out_mux[3]~420_combout\);

-- Location: LCCOMB_X30_Y18_N14
\MuxResSrc|out_mux[3]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~421_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[3]~418_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~418_combout\,
	datad => \MuxResSrc|out_mux[3]~420_combout\,
	combout => \MuxResSrc|out_mux[3]~421_combout\);

-- Location: LCCOMB_X28_Y19_N28
\my_data_memory|register[154][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[154][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[154][3]~feeder_combout\);

-- Location: LCFF_X28_Y19_N29
\my_data_memory|register[154][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[154][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][3]~regout\);

-- Location: LCFF_X28_Y17_N9
\my_data_memory|register[146][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][3]~regout\);

-- Location: LCFF_X36_Y19_N7
\my_data_memory|register[152][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][3]~regout\);

-- Location: LCFF_X29_Y20_N19
\my_data_memory|register[144][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][3]~regout\);

-- Location: LCCOMB_X29_Y20_N18
\MuxResSrc|out_mux[3]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~415_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[152][3]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[144][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[152][3]~regout\,
	datac => \my_data_memory|register[144][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~415_combout\);

-- Location: LCCOMB_X28_Y17_N8
\MuxResSrc|out_mux[3]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~416_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~415_combout\ & (\my_data_memory|register[154][3]~regout\)) # (!\MuxResSrc|out_mux[3]~415_combout\ & ((\my_data_memory|register[146][3]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[154][3]~regout\,
	datac => \my_data_memory|register[146][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~415_combout\,
	combout => \MuxResSrc|out_mux[3]~416_combout\);

-- Location: LCCOMB_X29_Y18_N18
\MuxResSrc|out_mux[3]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~424_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~421_combout\ & (\MuxResSrc|out_mux[3]~423_combout\)) # (!\MuxResSrc|out_mux[3]~421_combout\ & ((\MuxResSrc|out_mux[3]~416_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[3]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~423_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~421_combout\,
	datad => \MuxResSrc|out_mux[3]~416_combout\,
	combout => \MuxResSrc|out_mux[3]~424_combout\);

-- Location: LCCOMB_X29_Y18_N20
\MuxResSrc|out_mux[3]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~425_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\) # ((\MuxResSrc|out_mux[3]~414_combout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[3]~414_combout\,
	datad => \MuxResSrc|out_mux[3]~424_combout\,
	combout => \MuxResSrc|out_mux[3]~425_combout\);

-- Location: LCCOMB_X30_Y18_N10
\my_data_memory|Decoder0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~137_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~31_combout\,
	combout => \my_data_memory|Decoder0~137_combout\);

-- Location: LCFF_X30_Y16_N15
\my_data_memory|register[189][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][3]~regout\);

-- Location: LCFF_X31_Y15_N19
\my_data_memory|register[181][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][3]~regout\);

-- Location: LCCOMB_X31_Y15_N18
\MuxResSrc|out_mux[3]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~433_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[183][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[181][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[183][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[181][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~433_combout\);

-- Location: LCCOMB_X30_Y16_N14
\MuxResSrc|out_mux[3]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~434_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~433_combout\ & (\my_data_memory|register[191][3]~regout\)) # (!\MuxResSrc|out_mux[3]~433_combout\ & ((\my_data_memory|register[189][3]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[191][3]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[189][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~433_combout\,
	combout => \MuxResSrc|out_mux[3]~434_combout\);

-- Location: LCFF_X28_Y15_N11
\my_data_memory|register[175][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][3]~regout\);

-- Location: LCFF_X30_Y16_N17
\my_data_memory|register[173][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][3]~regout\);

-- Location: LCCOMB_X28_Y15_N12
\MuxResSrc|out_mux[3]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~426_combout\ = (\myULA|Add0~33_combout\ & (((\my_data_memory|register[173][3]~regout\) # (\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (\my_data_memory|register[165][3]~regout\ & ((!\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[165][3]~regout\,
	datab => \my_data_memory|register[173][3]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[3]~426_combout\);

-- Location: LCCOMB_X28_Y15_N10
\MuxResSrc|out_mux[3]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~427_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~426_combout\ & ((\my_data_memory|register[175][3]~regout\))) # (!\MuxResSrc|out_mux[3]~426_combout\ & (\my_data_memory|register[167][3]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[167][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[175][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~426_combout\,
	combout => \MuxResSrc|out_mux[3]~427_combout\);

-- Location: LCCOMB_X29_Y21_N26
\my_data_memory|Decoder0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~146_combout\ = (\myULA|Add0~40_combout\ & (!\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~1_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~146_combout\);

-- Location: LCFF_X32_Y14_N19
\my_data_memory|register[159][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][3]~regout\);

-- Location: LCCOMB_X27_Y18_N18
\my_data_memory|Decoder0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~138_combout\ = (!\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~10_combout\ & \my_data_memory|Decoder0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~10_combout\,
	datad => \my_data_memory|Decoder0~107_combout\,
	combout => \my_data_memory|Decoder0~138_combout\);

-- Location: LCFF_X28_Y17_N23
\my_data_memory|register[151][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][3]~regout\);

-- Location: LCFF_X29_Y20_N21
\my_data_memory|register[149][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][3]~regout\);

-- Location: LCCOMB_X29_Y20_N20
\MuxResSrc|out_mux[3]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~428_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[151][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[149][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[151][3]~regout\,
	datac => \my_data_memory|register[149][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~428_combout\);

-- Location: LCCOMB_X32_Y14_N18
\MuxResSrc|out_mux[3]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~429_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~428_combout\ & ((\my_data_memory|register[159][3]~regout\))) # (!\MuxResSrc|out_mux[3]~428_combout\ & (\my_data_memory|register[157][3]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[157][3]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[159][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~428_combout\,
	combout => \MuxResSrc|out_mux[3]~429_combout\);

-- Location: LCCOMB_X33_Y26_N30
\my_data_memory|register[143][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[143][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[143][3]~feeder_combout\);

-- Location: LCFF_X33_Y26_N31
\my_data_memory|register[143][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[143][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][3]~regout\);

-- Location: LCFF_X27_Y20_N7
\my_data_memory|register[135][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][3]~regout\);

-- Location: LCFF_X30_Y17_N9
\my_data_memory|register[133][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][3]~regout\);

-- Location: LCCOMB_X30_Y17_N8
\MuxResSrc|out_mux[3]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~430_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[141][3]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[133][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[141][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[133][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~430_combout\);

-- Location: LCCOMB_X29_Y18_N30
\MuxResSrc|out_mux[3]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~431_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~430_combout\ & (\my_data_memory|register[143][3]~regout\)) # (!\MuxResSrc|out_mux[3]~430_combout\ & ((\my_data_memory|register[135][3]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[143][3]~regout\,
	datac => \my_data_memory|register[135][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~430_combout\,
	combout => \MuxResSrc|out_mux[3]~431_combout\);

-- Location: LCCOMB_X29_Y18_N12
\MuxResSrc|out_mux[3]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~432_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[3]~429_combout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\MuxResSrc|out_mux[3]~431_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~429_combout\,
	datad => \MuxResSrc|out_mux[3]~431_combout\,
	combout => \MuxResSrc|out_mux[3]~432_combout\);

-- Location: LCCOMB_X29_Y18_N10
\MuxResSrc|out_mux[3]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~435_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~432_combout\ & (\MuxResSrc|out_mux[3]~434_combout\)) # (!\MuxResSrc|out_mux[3]~432_combout\ & ((\MuxResSrc|out_mux[3]~427_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[3]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[3]~434_combout\,
	datac => \MuxResSrc|out_mux[3]~427_combout\,
	datad => \MuxResSrc|out_mux[3]~432_combout\,
	combout => \MuxResSrc|out_mux[3]~435_combout\);

-- Location: LCCOMB_X29_Y18_N28
\MuxResSrc|out_mux[3]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~436_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~425_combout\ & ((\MuxResSrc|out_mux[3]~435_combout\))) # (!\MuxResSrc|out_mux[3]~425_combout\ & (\MuxResSrc|out_mux[3]~404_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[3]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~404_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[3]~425_combout\,
	datad => \MuxResSrc|out_mux[3]~435_combout\,
	combout => \MuxResSrc|out_mux[3]~436_combout\);

-- Location: LCFF_X42_Y24_N15
\my_data_memory|register[238][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][3]~regout\);

-- Location: LCCOMB_X44_Y20_N28
\my_data_memory|register[207][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[207][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[207][3]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N26
\my_data_memory|Decoder0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~74_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Equal0~0_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Equal0~0_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~74_combout\);

-- Location: LCFF_X44_Y20_N29
\my_data_memory|register[207][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[207][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][3]~regout\);

-- Location: LCFF_X42_Y24_N1
\my_data_memory|register[206][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][3]~regout\);

-- Location: LCCOMB_X42_Y24_N0
\MuxResSrc|out_mux[3]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~386_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[207][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[206][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[207][3]~regout\,
	datac => \my_data_memory|register[206][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~386_combout\);

-- Location: LCCOMB_X42_Y24_N14
\MuxResSrc|out_mux[3]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~387_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~386_combout\ & (\my_data_memory|register[239][3]~regout\)) # (!\MuxResSrc|out_mux[3]~386_combout\ & ((\my_data_memory|register[238][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[239][3]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[238][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~386_combout\,
	combout => \MuxResSrc|out_mux[3]~387_combout\);

-- Location: LCCOMB_X40_Y21_N24
\my_data_memory|Decoder0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~69_combout\ = (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~11_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~11_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~65_combout\,
	combout => \my_data_memory|Decoder0~69_combout\);

-- Location: LCFF_X42_Y23_N13
\my_data_memory|register[234][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][3]~regout\);

-- Location: LCCOMB_X45_Y19_N14
\my_data_memory|Decoder0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~75_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~71_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~75_combout\);

-- Location: LCFF_X46_Y19_N25
\my_data_memory|register[203][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][3]~regout\);

-- Location: LCFF_X42_Y23_N23
\my_data_memory|register[202][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][3]~regout\);

-- Location: LCCOMB_X42_Y23_N22
\MuxResSrc|out_mux[3]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~388_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[203][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[202][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[203][3]~regout\,
	datac => \my_data_memory|register[202][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~388_combout\);

-- Location: LCCOMB_X42_Y23_N12
\MuxResSrc|out_mux[3]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~389_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~388_combout\ & (\my_data_memory|register[235][3]~regout\)) # (!\MuxResSrc|out_mux[3]~388_combout\ & ((\my_data_memory|register[234][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[235][3]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[234][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~388_combout\,
	combout => \MuxResSrc|out_mux[3]~389_combout\);

-- Location: LCCOMB_X41_Y18_N20
\MuxResSrc|out_mux[3]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~390_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[3]~387_combout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~387_combout\,
	datad => \MuxResSrc|out_mux[3]~389_combout\,
	combout => \MuxResSrc|out_mux[3]~390_combout\);

-- Location: LCCOMB_X36_Y17_N0
\my_data_memory|Decoder0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~84_combout\ = (\my_data_memory|Decoder0~73_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~73_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~84_combout\);

-- Location: LCFF_X36_Y17_N7
\my_data_memory|register[255][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][3]~regout\);

-- Location: LCCOMB_X44_Y21_N26
\my_data_memory|Decoder0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~70_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~67_combout\ & \myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~67_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~70_combout\);

-- Location: LCFF_X44_Y21_N11
\my_data_memory|register[254][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][3]~regout\);

-- Location: LCFF_X42_Y21_N23
\my_data_memory|register[222][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[222][3]~regout\);

-- Location: LCCOMB_X42_Y21_N22
\MuxResSrc|out_mux[3]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~391_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[223][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[222][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[223][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[222][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~391_combout\);

-- Location: LCCOMB_X44_Y21_N10
\MuxResSrc|out_mux[3]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~392_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~391_combout\ & (\my_data_memory|register[255][3]~regout\)) # (!\MuxResSrc|out_mux[3]~391_combout\ & ((\my_data_memory|register[254][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[255][3]~regout\,
	datac => \my_data_memory|register[254][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~391_combout\,
	combout => \MuxResSrc|out_mux[3]~392_combout\);

-- Location: LCCOMB_X41_Y18_N14
\MuxResSrc|out_mux[3]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~393_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~390_combout\ & ((\MuxResSrc|out_mux[3]~392_combout\))) # (!\MuxResSrc|out_mux[3]~390_combout\ & (\MuxResSrc|out_mux[3]~385_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[3]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~385_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~390_combout\,
	datad => \MuxResSrc|out_mux[3]~392_combout\,
	combout => \MuxResSrc|out_mux[3]~393_combout\);

-- Location: LCFF_X41_Y22_N25
\my_data_memory|register[253][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][3]~regout\);

-- Location: LCFF_X46_Y22_N21
\my_data_memory|register[233][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[233][3]~regout\);

-- Location: LCCOMB_X46_Y22_N20
\MuxResSrc|out_mux[3]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~360_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[237][3]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[233][3]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[237][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[233][3]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[3]~360_combout\);

-- Location: LCCOMB_X41_Y22_N24
\MuxResSrc|out_mux[3]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~361_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~360_combout\ & ((\my_data_memory|register[253][3]~regout\))) # (!\MuxResSrc|out_mux[3]~360_combout\ & (\my_data_memory|register[249][3]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[3]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[249][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[253][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~360_combout\,
	combout => \MuxResSrc|out_mux[3]~361_combout\);

-- Location: LCFF_X44_Y21_N25
\my_data_memory|register[252][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][3]~regout\);

-- Location: LCCOMB_X42_Y22_N22
\my_data_memory|register[232][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[232][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[232][3]~feeder_combout\);

-- Location: LCFF_X42_Y22_N23
\my_data_memory|register[232][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[232][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[232][3]~regout\);

-- Location: LCCOMB_X44_Y22_N20
\MuxResSrc|out_mux[3]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~353_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[236][3]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[232][3]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[236][3]~regout\,
	datab => \my_data_memory|register[232][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[3]~353_combout\);

-- Location: LCCOMB_X44_Y22_N10
\MuxResSrc|out_mux[3]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~354_combout\ = (\MuxResSrc|out_mux[3]~353_combout\ & (((\my_data_memory|register[252][3]~regout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[3]~353_combout\ & (\my_data_memory|register[248][3]~regout\ & 
-- ((\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[248][3]~regout\,
	datab => \my_data_memory|register[252][3]~regout\,
	datac => \MuxResSrc|out_mux[3]~353_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[3]~354_combout\);

-- Location: LCCOMB_X38_Y19_N10
\my_data_memory|register[216][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[216][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[216][3]~feeder_combout\);

-- Location: LCFF_X38_Y19_N11
\my_data_memory|register[216][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[216][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][3]~regout\);

-- Location: LCFF_X40_Y18_N31
\my_data_memory|register[200][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][3]~regout\);

-- Location: LCCOMB_X40_Y22_N12
\MuxResSrc|out_mux[3]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~357_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[204][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[200][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[204][3]~regout\,
	datab => \my_data_memory|register[200][3]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~357_combout\);

-- Location: LCCOMB_X40_Y22_N6
\MuxResSrc|out_mux[3]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~358_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~357_combout\ & (\my_data_memory|register[220][3]~regout\)) # (!\MuxResSrc|out_mux[3]~357_combout\ & ((\my_data_memory|register[216][3]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[3]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[220][3]~regout\,
	datab => \my_data_memory|register[216][3]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[3]~357_combout\,
	combout => \MuxResSrc|out_mux[3]~358_combout\);

-- Location: LCFF_X38_Y22_N9
\my_data_memory|register[221][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][3]~regout\);

-- Location: LCFF_X43_Y22_N3
\my_data_memory|register[205][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][3]~regout\);

-- Location: LCFF_X43_Y22_N25
\my_data_memory|register[201][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][3]~regout\);

-- Location: LCCOMB_X43_Y22_N24
\MuxResSrc|out_mux[3]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~355_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[205][3]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[201][3]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[205][3]~regout\,
	datac => \my_data_memory|register[201][3]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[3]~355_combout\);

-- Location: LCCOMB_X38_Y22_N8
\MuxResSrc|out_mux[3]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~356_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~355_combout\ & ((\my_data_memory|register[221][3]~regout\))) # (!\MuxResSrc|out_mux[3]~355_combout\ & (\my_data_memory|register[217][3]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[3]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[217][3]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[221][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~355_combout\,
	combout => \MuxResSrc|out_mux[3]~356_combout\);

-- Location: LCCOMB_X41_Y18_N0
\MuxResSrc|out_mux[3]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~359_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~356_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[3]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[3]~358_combout\,
	datad => \MuxResSrc|out_mux[3]~356_combout\,
	combout => \MuxResSrc|out_mux[3]~359_combout\);

-- Location: LCCOMB_X41_Y18_N26
\MuxResSrc|out_mux[3]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~362_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~359_combout\ & (\MuxResSrc|out_mux[3]~361_combout\)) # (!\MuxResSrc|out_mux[3]~359_combout\ & ((\MuxResSrc|out_mux[3]~354_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[3]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[3]~361_combout\,
	datac => \MuxResSrc|out_mux[3]~354_combout\,
	datad => \MuxResSrc|out_mux[3]~359_combout\,
	combout => \MuxResSrc|out_mux[3]~362_combout\);

-- Location: LCCOMB_X41_Y18_N12
\MuxResSrc|out_mux[3]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~394_combout\ = (\MuxResSrc|out_mux[3]~383_combout\ & (((\MuxResSrc|out_mux[3]~393_combout\)) # (!\myULA|Add0~33_combout\))) # (!\MuxResSrc|out_mux[3]~383_combout\ & (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~383_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[3]~393_combout\,
	datad => \MuxResSrc|out_mux[3]~362_combout\,
	combout => \MuxResSrc|out_mux[3]~394_combout\);

-- Location: LCCOMB_X33_Y18_N8
\MuxResSrc|out_mux[3]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~437_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[3]~394_combout\))) # (!\MuxResSrc|out_mux[6]~44_combout\ & (\MuxResSrc|out_mux[3]~436_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~44_combout\,
	datab => \MuxResSrc|out_mux[3]~436_combout\,
	datad => \MuxResSrc|out_mux[3]~394_combout\,
	combout => \MuxResSrc|out_mux[3]~437_combout\);

-- Location: LCCOMB_X31_Y14_N24
\my_data_memory|register[46][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[46][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[46][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N10
\my_data_memory|Decoder0~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~157_combout\ = (!\myULA|Add0~21_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~67_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~67_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~157_combout\);

-- Location: LCFF_X31_Y14_N25
\my_data_memory|register[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[46][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][3]~regout\);

-- Location: LCCOMB_X37_Y14_N20
\my_data_memory|Decoder0~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~155_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~155_combout\);

-- Location: LCFF_X37_Y14_N3
\my_data_memory|register[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][3]~regout\);

-- Location: LCCOMB_X40_Y14_N6
\my_data_memory|Decoder0~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~156_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~47_combout\ & (\my_data_memory|Decoder0~0_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~47_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~156_combout\);

-- Location: LCFF_X36_Y14_N25
\my_data_memory|register[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][3]~regout\);

-- Location: LCCOMB_X36_Y14_N24
\MuxResSrc|out_mux[3]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~438_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[38][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[36][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[38][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[36][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~438_combout\);

-- Location: LCCOMB_X37_Y14_N2
\MuxResSrc|out_mux[3]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~439_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~438_combout\ & (\my_data_memory|register[46][3]~regout\)) # (!\MuxResSrc|out_mux[3]~438_combout\ & ((\my_data_memory|register[44][3]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[46][3]~regout\,
	datac => \my_data_memory|register[44][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~438_combout\,
	combout => \MuxResSrc|out_mux[3]~439_combout\);

-- Location: LCFF_X35_Y15_N17
\my_data_memory|register[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][3]~regout\);

-- Location: LCCOMB_X30_Y21_N0
\my_data_memory|Decoder0~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~150_combout\ = (\my_data_memory|Decoder0~25_combout\ & (!\myULA|Add0~21_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~25_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~150_combout\);

-- Location: LCFF_X34_Y22_N27
\my_data_memory|register[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][3]~regout\);

-- Location: LCCOMB_X34_Y15_N18
\my_data_memory|Decoder0~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~152_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~45_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~45_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~152_combout\);

-- Location: LCFF_X35_Y15_N3
\my_data_memory|register[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][3]~regout\);

-- Location: LCCOMB_X35_Y15_N2
\MuxResSrc|out_mux[3]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~440_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[41][3]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[33][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[41][3]~regout\,
	datac => \my_data_memory|register[33][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~440_combout\);

-- Location: LCCOMB_X35_Y15_N16
\MuxResSrc|out_mux[3]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~441_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~440_combout\ & (\my_data_memory|register[43][3]~regout\)) # (!\MuxResSrc|out_mux[3]~440_combout\ & ((\my_data_memory|register[35][3]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[43][3]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[35][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~440_combout\,
	combout => \MuxResSrc|out_mux[3]~441_combout\);

-- Location: LCFF_X37_Y15_N1
\my_data_memory|register[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][3]~regout\);

-- Location: LCCOMB_X37_Y17_N4
\my_data_memory|Decoder0~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~158_combout\ = (\my_data_memory|Decoder0~8_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~158_combout\);

-- Location: LCFF_X37_Y17_N23
\my_data_memory|register[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][3]~regout\);

-- Location: LCFF_X37_Y17_N9
\my_data_memory|register[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][3]~regout\);

-- Location: LCCOMB_X37_Y17_N8
\MuxResSrc|out_mux[3]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~442_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[34][3]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[32][3]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[34][3]~regout\,
	datac => \my_data_memory|register[32][3]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[3]~442_combout\);

-- Location: LCCOMB_X37_Y15_N0
\MuxResSrc|out_mux[3]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~443_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~442_combout\ & ((\my_data_memory|register[42][3]~regout\))) # (!\MuxResSrc|out_mux[3]~442_combout\ & (\my_data_memory|register[40][3]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[3]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[40][3]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[42][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~442_combout\,
	combout => \MuxResSrc|out_mux[3]~443_combout\);

-- Location: LCCOMB_X34_Y22_N28
\MuxResSrc|out_mux[3]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~444_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[3]~441_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[3]~441_combout\,
	datad => \MuxResSrc|out_mux[3]~443_combout\,
	combout => \MuxResSrc|out_mux[3]~444_combout\);

-- Location: LCCOMB_X34_Y22_N14
\MuxResSrc|out_mux[3]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~447_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~444_combout\ & (\MuxResSrc|out_mux[3]~446_combout\)) # (!\MuxResSrc|out_mux[3]~444_combout\ & ((\MuxResSrc|out_mux[3]~439_combout\))))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[3]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~446_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[3]~439_combout\,
	datad => \MuxResSrc|out_mux[3]~444_combout\,
	combout => \MuxResSrc|out_mux[3]~447_combout\);

-- Location: LCCOMB_X34_Y22_N0
\MuxResSrc|out_mux[3]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~448_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & (\SW~combout\(3))) # (!\MuxResSrc|out_mux[6]~44_combout\ & (((\MuxResSrc|out_mux[6]~98_combout\) # (\MuxResSrc|out_mux[3]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(3),
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[3]~447_combout\,
	datad => \MuxResSrc|out_mux[6]~44_combout\,
	combout => \MuxResSrc|out_mux[3]~448_combout\);

-- Location: LCCOMB_X40_Y15_N24
\my_data_memory|register[61][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[61][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[61][3]~feeder_combout\);

-- Location: LCFF_X40_Y15_N25
\my_data_memory|register[61][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[61][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][3]~regout\);

-- Location: LCFF_X40_Y14_N5
\my_data_memory|register[56][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][3]~regout\);

-- Location: LCCOMB_X41_Y14_N14
\MuxResSrc|out_mux[3]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~449_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[60][3]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[56][3]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[60][3]~regout\,
	datab => \my_data_memory|register[56][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~449_combout\);

-- Location: LCCOMB_X41_Y14_N12
\MuxResSrc|out_mux[3]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~450_combout\ = (\MuxResSrc|out_mux[3]~449_combout\ & (((\my_data_memory|register[61][3]~regout\) # (!\myULA|Add0~39_combout\)))) # (!\MuxResSrc|out_mux[3]~449_combout\ & (\my_data_memory|register[57][3]~regout\ & 
-- ((\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[57][3]~regout\,
	datab => \my_data_memory|register[61][3]~regout\,
	datac => \MuxResSrc|out_mux[3]~449_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~450_combout\);

-- Location: LCFF_X41_Y16_N5
\my_data_memory|register[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][3]~regout\);

-- Location: LCFF_X37_Y16_N9
\my_data_memory|register[52][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][3]~regout\);

-- Location: LCCOMB_X41_Y16_N2
\MuxResSrc|out_mux[3]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~453_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[52][3]~regout\) # (\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[48][3]~regout\ & ((!\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[48][3]~regout\,
	datab => \my_data_memory|register[52][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~453_combout\);

-- Location: LCCOMB_X41_Y16_N4
\MuxResSrc|out_mux[3]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~454_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~453_combout\ & (\my_data_memory|register[53][3]~regout\)) # (!\MuxResSrc|out_mux[3]~453_combout\ & ((\my_data_memory|register[49][3]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[53][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[49][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~453_combout\,
	combout => \MuxResSrc|out_mux[3]~454_combout\);

-- Location: LCCOMB_X33_Y16_N0
\my_data_memory|register[54][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[54][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[54][3]~feeder_combout\);

-- Location: LCFF_X33_Y16_N1
\my_data_memory|register[54][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[54][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][3]~regout\);

-- Location: LCFF_X40_Y16_N23
\my_data_memory|register[55][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][3]~regout\);

-- Location: LCCOMB_X33_Y16_N2
\my_data_memory|register[50][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[50][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[50][3]~feeder_combout\);

-- Location: LCFF_X33_Y16_N3
\my_data_memory|register[50][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[50][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][3]~regout\);

-- Location: LCCOMB_X40_Y16_N18
\my_data_memory|Decoder0~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~166_combout\ = (\my_data_memory|Decoder0~6_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~0_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~6_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~166_combout\);

-- Location: LCFF_X40_Y16_N1
\my_data_memory|register[51][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][3]~regout\);

-- Location: LCCOMB_X40_Y16_N0
\MuxResSrc|out_mux[3]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~451_combout\ = (\myULA|Add0~39_combout\ & (((\my_data_memory|register[51][3]~regout\) # (\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (\my_data_memory|register[50][3]~regout\ & ((!\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[50][3]~regout\,
	datac => \my_data_memory|register[51][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~451_combout\);

-- Location: LCCOMB_X40_Y16_N22
\MuxResSrc|out_mux[3]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~452_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~451_combout\ & ((\my_data_memory|register[55][3]~regout\))) # (!\MuxResSrc|out_mux[3]~451_combout\ & (\my_data_memory|register[54][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[54][3]~regout\,
	datac => \my_data_memory|register[55][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~451_combout\,
	combout => \MuxResSrc|out_mux[3]~452_combout\);

-- Location: LCCOMB_X41_Y16_N20
\MuxResSrc|out_mux[3]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~455_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~452_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[3]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[3]~454_combout\,
	datad => \MuxResSrc|out_mux[3]~452_combout\,
	combout => \MuxResSrc|out_mux[3]~455_combout\);

-- Location: LCCOMB_X33_Y18_N0
\MuxResSrc|out_mux[3]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~458_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~455_combout\ & (\MuxResSrc|out_mux[3]~457_combout\)) # (!\MuxResSrc|out_mux[3]~455_combout\ & ((\MuxResSrc|out_mux[3]~450_combout\))))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[3]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~457_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[3]~450_combout\,
	datad => \MuxResSrc|out_mux[3]~455_combout\,
	combout => \MuxResSrc|out_mux[3]~458_combout\);

-- Location: LCCOMB_X34_Y26_N0
\MuxResSrc|out_mux[6]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~112_combout\ = (!\myULA|Add0~20_combout\ & (\myULA|Add0~33_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~20_combout\,
	datac => \myULA|Add0~16_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~112_combout\);

-- Location: LCFF_X40_Y23_N11
\my_data_memory|register[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][3]~regout\);

-- Location: LCFF_X36_Y27_N23
\my_data_memory|register[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][3]~regout\);

-- Location: LCFF_X37_Y23_N25
\my_data_memory|register[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][3]~regout\);

-- Location: LCCOMB_X37_Y27_N14
\my_data_memory|register[13][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[13][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[13][3]~feeder_combout\);

-- Location: LCFF_X37_Y27_N15
\my_data_memory|register[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[13][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][3]~regout\);

-- Location: LCCOMB_X37_Y23_N24
\MuxResSrc|out_mux[3]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~476_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[13][3]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[12][3]~regout\,
	datad => \my_data_memory|register[13][3]~regout\,
	combout => \MuxResSrc|out_mux[3]~476_combout\);

-- Location: LCCOMB_X36_Y27_N22
\MuxResSrc|out_mux[3]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~477_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~476_combout\ & ((\my_data_memory|register[15][3]~regout\))) # (!\MuxResSrc|out_mux[3]~476_combout\ & (\my_data_memory|register[14][3]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[14][3]~regout\,
	datac => \my_data_memory|register[15][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~476_combout\,
	combout => \MuxResSrc|out_mux[3]~477_combout\);

-- Location: LCCOMB_X35_Y24_N4
\my_data_memory|register[20][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[20][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[20][3]~feeder_combout\);

-- Location: LCFF_X35_Y24_N5
\my_data_memory|register[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[20][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][3]~regout\);

-- Location: LCFF_X34_Y26_N25
\my_data_memory|register[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][3]~regout\);

-- Location: LCFF_X35_Y26_N9
\my_data_memory|register[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][3]~regout\);

-- Location: LCFF_X35_Y26_N7
\my_data_memory|register[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][3]~regout\);

-- Location: LCCOMB_X35_Y26_N6
\MuxResSrc|out_mux[3]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~465_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[21][3]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[17][3]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[21][3]~regout\,
	datac => \my_data_memory|register[17][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~465_combout\);

-- Location: LCCOMB_X34_Y26_N24
\MuxResSrc|out_mux[3]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~466_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~465_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~465_combout\ & (\my_data_memory|register[20][3]~regout\)) # 
-- (!\MuxResSrc|out_mux[3]~465_combout\ & ((\my_data_memory|register[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[20][3]~regout\,
	datac => \my_data_memory|register[16][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~465_combout\,
	combout => \MuxResSrc|out_mux[3]~466_combout\);

-- Location: LCFF_X34_Y26_N3
\my_data_memory|register[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][3]~regout\);

-- Location: LCFF_X34_Y23_N23
\my_data_memory|register[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][3]~regout\);

-- Location: LCFF_X43_Y26_N23
\my_data_memory|register[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][3]~regout\);

-- Location: LCCOMB_X34_Y23_N22
\MuxResSrc|out_mux[3]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~463_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[29][3]~regout\))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[25][3]~regout\)))) # (!\myULA|Add0~39_combout\ & 
-- (\myULA|Add0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[25][3]~regout\,
	datad => \my_data_memory|register[29][3]~regout\,
	combout => \MuxResSrc|out_mux[3]~463_combout\);

-- Location: LCCOMB_X34_Y26_N2
\MuxResSrc|out_mux[3]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~464_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~463_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~463_combout\ & (\my_data_memory|register[28][3]~regout\)) # 
-- (!\MuxResSrc|out_mux[3]~463_combout\ & ((\my_data_memory|register[24][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[28][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[24][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~463_combout\,
	combout => \MuxResSrc|out_mux[3]~464_combout\);

-- Location: LCCOMB_X34_Y26_N26
\MuxResSrc|out_mux[3]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~467_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[3]~464_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[3]~466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[3]~466_combout\,
	datad => \MuxResSrc|out_mux[3]~464_combout\,
	combout => \MuxResSrc|out_mux[3]~467_combout\);

-- Location: LCCOMB_X37_Y24_N18
\my_data_memory|register[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[23][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[23][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N14
\my_data_memory|Decoder0~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~192_combout\ = (\myULA|Equal0~1_combout\ & (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~10_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~1_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~10_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~192_combout\);

-- Location: LCFF_X37_Y24_N19
\my_data_memory|register[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[23][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][3]~regout\);

-- Location: LCFF_X37_Y26_N5
\my_data_memory|register[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][3]~regout\);

-- Location: LCFF_X36_Y26_N19
\my_data_memory|register[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][3]~regout\);

-- Location: LCCOMB_X36_Y26_N18
\MuxResSrc|out_mux[3]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~461_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[22][3]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[18][3]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[22][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[18][3]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~461_combout\);

-- Location: LCCOMB_X37_Y26_N4
\MuxResSrc|out_mux[3]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~462_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~461_combout\ & (\my_data_memory|register[23][3]~regout\)) # (!\MuxResSrc|out_mux[3]~461_combout\ & ((\my_data_memory|register[19][3]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[23][3]~regout\,
	datac => \my_data_memory|register[19][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~461_combout\,
	combout => \MuxResSrc|out_mux[3]~462_combout\);

-- Location: LCFF_X38_Y26_N29
\my_data_memory|register[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][3]~regout\);

-- Location: LCFF_X38_Y26_N27
\my_data_memory|register[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][3]~regout\);

-- Location: LCFF_X36_Y26_N25
\my_data_memory|register[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][3]~regout\);

-- Location: LCCOMB_X36_Y26_N24
\MuxResSrc|out_mux[3]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~468_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[30][3]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[26][3]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[30][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[26][3]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~468_combout\);

-- Location: LCCOMB_X38_Y26_N26
\MuxResSrc|out_mux[3]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~469_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~468_combout\ & ((\my_data_memory|register[31][3]~regout\))) # (!\MuxResSrc|out_mux[3]~468_combout\ & (\my_data_memory|register[27][3]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[27][3]~regout\,
	datac => \my_data_memory|register[31][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~468_combout\,
	combout => \MuxResSrc|out_mux[3]~469_combout\);

-- Location: LCCOMB_X34_Y26_N4
\MuxResSrc|out_mux[3]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~470_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~467_combout\ & ((\MuxResSrc|out_mux[3]~469_combout\))) # (!\MuxResSrc|out_mux[3]~467_combout\ & (\MuxResSrc|out_mux[3]~462_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[3]~467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[3]~467_combout\,
	datac => \MuxResSrc|out_mux[3]~462_combout\,
	datad => \MuxResSrc|out_mux[3]~469_combout\,
	combout => \MuxResSrc|out_mux[3]~470_combout\);

-- Location: LCCOMB_X30_Y27_N26
\my_data_memory|register[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[3][3]~feeder_combout\);

-- Location: LCFF_X30_Y27_N27
\my_data_memory|register[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][3]~regout\);

-- Location: LCFF_X34_Y27_N29
\my_data_memory|register[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][3]~regout\);

-- Location: LCFF_X34_Y27_N23
\my_data_memory|register[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][3]~regout\);

-- Location: LCFF_X34_Y28_N7
\my_data_memory|register[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][3]~regout\);

-- Location: LCFF_X34_Y28_N9
\my_data_memory|register[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][3]~regout\);

-- Location: LCFF_X35_Y28_N13
\my_data_memory|register[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][3]~regout\);

-- Location: LCFF_X35_Y28_N23
\my_data_memory|register[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][3]~regout\);

-- Location: LCCOMB_X35_Y28_N22
\MuxResSrc|out_mux[3]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~471_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[5][3]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[4][3]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[5][3]~regout\,
	datac => \my_data_memory|register[4][3]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[3]~471_combout\);

-- Location: LCCOMB_X34_Y28_N8
\MuxResSrc|out_mux[3]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~472_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[3]~471_combout\ & ((\my_data_memory|register[7][3]~regout\))) # (!\MuxResSrc|out_mux[3]~471_combout\ & (\my_data_memory|register[6][3]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[3]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[6][3]~regout\,
	datac => \my_data_memory|register[7][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~471_combout\,
	combout => \MuxResSrc|out_mux[3]~472_combout\);

-- Location: LCCOMB_X34_Y27_N22
\MuxResSrc|out_mux[3]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~473_combout\ = (\MuxResSrc|out_mux[6]~128_combout\ & (((\MuxResSrc|out_mux[3]~472_combout\)) # (!\MuxResSrc|out_mux[6]~127_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\MuxResSrc|out_mux[6]~127_combout\ & 
-- (\my_data_memory|register[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~128_combout\,
	datab => \MuxResSrc|out_mux[6]~127_combout\,
	datac => \my_data_memory|register[1][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~472_combout\,
	combout => \MuxResSrc|out_mux[3]~473_combout\);

-- Location: LCCOMB_X34_Y27_N28
\MuxResSrc|out_mux[3]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~474_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[3]~473_combout\ & (\my_data_memory|register[3][3]~regout\)) # (!\MuxResSrc|out_mux[3]~473_combout\ & ((\my_data_memory|register[2][3]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[3]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~124_combout\,
	datab => \my_data_memory|register[3][3]~regout\,
	datac => \my_data_memory|register[2][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~473_combout\,
	combout => \MuxResSrc|out_mux[3]~474_combout\);

-- Location: LCCOMB_X34_Y26_N10
\MuxResSrc|out_mux[3]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~475_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[6]~112_combout\) # ((\MuxResSrc|out_mux[3]~470_combout\)))) # (!\MuxResSrc|out_mux[6]~123_combout\ & (!\MuxResSrc|out_mux[6]~112_combout\ & 
-- ((\MuxResSrc|out_mux[3]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[6]~112_combout\,
	datac => \MuxResSrc|out_mux[3]~470_combout\,
	datad => \MuxResSrc|out_mux[3]~474_combout\,
	combout => \MuxResSrc|out_mux[3]~475_combout\);

-- Location: LCCOMB_X34_Y26_N28
\MuxResSrc|out_mux[3]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~478_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[3]~475_combout\ & ((\MuxResSrc|out_mux[3]~477_combout\))) # (!\MuxResSrc|out_mux[3]~475_combout\ & (\MuxResSrc|out_mux[3]~460_combout\)))) # 
-- (!\MuxResSrc|out_mux[6]~112_combout\ & (((\MuxResSrc|out_mux[3]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~460_combout\,
	datab => \MuxResSrc|out_mux[6]~112_combout\,
	datac => \MuxResSrc|out_mux[3]~477_combout\,
	datad => \MuxResSrc|out_mux[3]~475_combout\,
	combout => \MuxResSrc|out_mux[3]~478_combout\);

-- Location: LCCOMB_X33_Y18_N14
\MuxResSrc|out_mux[3]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~479_combout\ = (\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[3]~458_combout\) # ((!\MuxResSrc|out_mux[6]~98_combout\)))) # (!\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[6]~98_combout\) # 
-- (\MuxResSrc|out_mux[3]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[3]~458_combout\,
	datac => \MuxResSrc|out_mux[6]~98_combout\,
	datad => \MuxResSrc|out_mux[3]~478_combout\,
	combout => \MuxResSrc|out_mux[3]~479_combout\);

-- Location: LCCOMB_X29_Y21_N24
\my_data_memory|register[102][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[102][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[102][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N28
\my_data_memory|Decoder0~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~234_combout\ = (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~3_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~3_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~234_combout\);

-- Location: LCFF_X29_Y21_N25
\my_data_memory|register[102][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[102][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][3]~regout\);

-- Location: LCFF_X33_Y21_N1
\my_data_memory|register[103][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][3]~regout\);

-- Location: LCFF_X32_Y21_N5
\my_data_memory|register[99][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][3]~regout\);

-- Location: LCCOMB_X34_Y21_N30
\MuxResSrc|out_mux[3]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~490_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[99][3]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[98][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[98][3]~regout\,
	datab => \my_data_memory|register[99][3]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~490_combout\);

-- Location: LCCOMB_X33_Y21_N0
\MuxResSrc|out_mux[3]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~491_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~490_combout\ & ((\my_data_memory|register[103][3]~regout\))) # (!\MuxResSrc|out_mux[3]~490_combout\ & (\my_data_memory|register[102][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[102][3]~regout\,
	datac => \my_data_memory|register[103][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~490_combout\,
	combout => \MuxResSrc|out_mux[3]~491_combout\);

-- Location: LCFF_X27_Y21_N7
\my_data_memory|register[118][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[118][3]~regout\);

-- Location: LCCOMB_X30_Y22_N18
\my_data_memory|Decoder0~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~245_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~10_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~10_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~245_combout\);

-- Location: LCFF_X30_Y22_N7
\my_data_memory|register[119][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][3]~regout\);

-- Location: LCFF_X30_Y22_N29
\my_data_memory|register[114][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][3]~regout\);

-- Location: LCCOMB_X30_Y22_N28
\MuxResSrc|out_mux[3]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~497_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[115][3]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[114][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[115][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[114][3]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[3]~497_combout\);

-- Location: LCCOMB_X30_Y22_N6
\MuxResSrc|out_mux[3]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~498_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~497_combout\ & ((\my_data_memory|register[119][3]~regout\))) # (!\MuxResSrc|out_mux[3]~497_combout\ & (\my_data_memory|register[118][3]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[118][3]~regout\,
	datac => \my_data_memory|register[119][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~497_combout\,
	combout => \MuxResSrc|out_mux[3]~498_combout\);

-- Location: LCFF_X33_Y22_N5
\my_data_memory|register[87][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][3]~regout\);

-- Location: LCCOMB_X40_Y25_N12
\my_data_memory|Decoder0~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~231_combout\ = (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~3_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~3_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~231_combout\);

-- Location: LCFF_X41_Y25_N3
\my_data_memory|register[86][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][3]~regout\);

-- Location: LCFF_X28_Y22_N11
\my_data_memory|register[82][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][3]~regout\);

-- Location: LCCOMB_X28_Y22_N10
\MuxResSrc|out_mux[3]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~492_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[86][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[82][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[86][3]~regout\,
	datac => \my_data_memory|register[82][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~492_combout\);

-- Location: LCCOMB_X33_Y22_N4
\MuxResSrc|out_mux[3]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~493_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~492_combout\ & ((\my_data_memory|register[87][3]~regout\))) # (!\MuxResSrc|out_mux[3]~492_combout\ & (\my_data_memory|register[83][3]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[83][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[87][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~492_combout\,
	combout => \MuxResSrc|out_mux[3]~493_combout\);

-- Location: LCFF_X33_Y25_N21
\my_data_memory|register[67][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][3]~regout\);

-- Location: LCCOMB_X29_Y24_N18
\my_data_memory|Decoder0~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~240_combout\ = (\my_data_memory|Decoder0~213_combout\ & (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~10_combout\,
	combout => \my_data_memory|Decoder0~240_combout\);

-- Location: LCFF_X33_Y22_N27
\my_data_memory|register[71][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][3]~regout\);

-- Location: LCCOMB_X31_Y20_N16
\my_data_memory|register[70][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[70][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[70][3]~feeder_combout\);

-- Location: LCFF_X31_Y20_N17
\my_data_memory|register[70][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[70][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][3]~regout\);

-- Location: LCFF_X34_Y24_N29
\my_data_memory|register[66][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][3]~regout\);

-- Location: LCCOMB_X34_Y24_N28
\MuxResSrc|out_mux[3]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~494_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[70][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[66][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[70][3]~regout\,
	datac => \my_data_memory|register[66][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~494_combout\);

-- Location: LCCOMB_X33_Y22_N26
\MuxResSrc|out_mux[3]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~495_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~494_combout\ & ((\my_data_memory|register[71][3]~regout\))) # (!\MuxResSrc|out_mux[3]~494_combout\ & (\my_data_memory|register[67][3]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[67][3]~regout\,
	datac => \my_data_memory|register[71][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~494_combout\,
	combout => \MuxResSrc|out_mux[3]~495_combout\);

-- Location: LCCOMB_X33_Y22_N28
\MuxResSrc|out_mux[3]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~496_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[3]~493_combout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\MuxResSrc|out_mux[3]~495_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[3]~493_combout\,
	datad => \MuxResSrc|out_mux[3]~495_combout\,
	combout => \MuxResSrc|out_mux[3]~496_combout\);

-- Location: LCCOMB_X33_Y22_N10
\MuxResSrc|out_mux[3]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~499_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~496_combout\ & ((\MuxResSrc|out_mux[3]~498_combout\))) # (!\MuxResSrc|out_mux[3]~496_combout\ & (\MuxResSrc|out_mux[3]~491_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[3]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[3]~491_combout\,
	datac => \MuxResSrc|out_mux[3]~498_combout\,
	datad => \MuxResSrc|out_mux[3]~496_combout\,
	combout => \MuxResSrc|out_mux[3]~499_combout\);

-- Location: LCCOMB_X29_Y23_N12
\my_data_memory|Decoder0~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~259_combout\ = (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~47_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~47_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~259_combout\);

-- Location: LCFF_X29_Y23_N17
\my_data_memory|register[116][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][3]~regout\);

-- Location: LCCOMB_X30_Y24_N8
\my_data_memory|Decoder0~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~258_combout\ = (\my_data_memory|Decoder0~45_combout\ & (\my_parall_in|Equal0~0_combout\ & !\myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~45_combout\,
	datab => \my_parall_in|Equal0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~258_combout\);

-- Location: LCFF_X32_Y24_N17
\my_data_memory|register[113][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][3]~regout\);

-- Location: LCFF_X29_Y23_N11
\my_data_memory|register[112][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][3]~regout\);

-- Location: LCCOMB_X29_Y23_N10
\MuxResSrc|out_mux[3]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~507_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[113][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[112][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[113][3]~regout\,
	datac => \my_data_memory|register[112][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~507_combout\);

-- Location: LCCOMB_X29_Y23_N16
\MuxResSrc|out_mux[3]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~508_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~507_combout\ & (\my_data_memory|register[117][3]~regout\)) # (!\MuxResSrc|out_mux[3]~507_combout\ & ((\my_data_memory|register[116][3]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[117][3]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[116][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~507_combout\,
	combout => \MuxResSrc|out_mux[3]~508_combout\);

-- Location: LCCOMB_X32_Y20_N28
\my_data_memory|register[101][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[101][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[101][3]~feeder_combout\);

-- Location: LCFF_X32_Y20_N29
\my_data_memory|register[101][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[101][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][3]~regout\);

-- Location: LCCOMB_X28_Y20_N18
\my_data_memory|Decoder0~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~246_combout\ = (\my_data_memory|Decoder0~47_combout\ & (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~213_combout\ & !\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~47_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~246_combout\);

-- Location: LCFF_X30_Y20_N5
\my_data_memory|register[100][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][3]~regout\);

-- Location: LCCOMB_X30_Y20_N14
\my_data_memory|Decoder0~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~248_combout\ = (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~49_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~49_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~248_combout\);

-- Location: LCFF_X30_Y20_N27
\my_data_memory|register[96][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][3]~regout\);

-- Location: LCCOMB_X30_Y20_N26
\MuxResSrc|out_mux[3]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~500_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[97][3]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[96][3]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[97][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[96][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~500_combout\);

-- Location: LCCOMB_X30_Y20_N4
\MuxResSrc|out_mux[3]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~501_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~500_combout\ & (\my_data_memory|register[101][3]~regout\)) # (!\MuxResSrc|out_mux[3]~500_combout\ & ((\my_data_memory|register[100][3]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[3]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[101][3]~regout\,
	datac => \my_data_memory|register[100][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~500_combout\,
	combout => \MuxResSrc|out_mux[3]~501_combout\);

-- Location: LCFF_X32_Y22_N15
\my_data_memory|register[65][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][3]~regout\);

-- Location: LCFF_X33_Y24_N9
\my_data_memory|register[64][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][3]~regout\);

-- Location: LCCOMB_X33_Y24_N8
\MuxResSrc|out_mux[3]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~504_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[68][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[64][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[68][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[64][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~504_combout\);

-- Location: LCCOMB_X32_Y22_N14
\MuxResSrc|out_mux[3]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~505_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~504_combout\ & (\my_data_memory|register[69][3]~regout\)) # (!\MuxResSrc|out_mux[3]~504_combout\ & ((\my_data_memory|register[65][3]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[69][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[65][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~504_combout\,
	combout => \MuxResSrc|out_mux[3]~505_combout\);

-- Location: LCFF_X28_Y23_N3
\my_data_memory|register[81][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][3]~regout\);

-- Location: LCCOMB_X29_Y24_N16
\my_data_memory|Decoder0~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~253_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~51_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~51_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~253_combout\);

-- Location: LCFF_X32_Y24_N7
\my_data_memory|register[85][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][3]~regout\);

-- Location: LCCOMB_X33_Y27_N4
\my_data_memory|Decoder0~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~252_combout\ = (\my_data_memory|Decoder0~213_combout\ & (\my_data_memory|Decoder0~49_combout\ & (\myULA|Add0~21_combout\ & !\myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \my_data_memory|Decoder0~49_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~252_combout\);

-- Location: LCFF_X32_Y27_N11
\my_data_memory|register[80][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][3]~regout\);

-- Location: LCCOMB_X32_Y27_N10
\MuxResSrc|out_mux[3]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~502_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[84][3]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[80][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[84][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[80][3]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[3]~502_combout\);

-- Location: LCCOMB_X32_Y24_N6
\MuxResSrc|out_mux[3]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~503_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[3]~502_combout\ & ((\my_data_memory|register[85][3]~regout\))) # (!\MuxResSrc|out_mux[3]~502_combout\ & (\my_data_memory|register[81][3]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[3]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[81][3]~regout\,
	datac => \my_data_memory|register[85][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~502_combout\,
	combout => \MuxResSrc|out_mux[3]~503_combout\);

-- Location: LCCOMB_X32_Y22_N30
\MuxResSrc|out_mux[3]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~506_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[3]~503_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[3]~505_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[3]~505_combout\,
	datad => \MuxResSrc|out_mux[3]~503_combout\,
	combout => \MuxResSrc|out_mux[3]~506_combout\);

-- Location: LCCOMB_X32_Y22_N0
\MuxResSrc|out_mux[3]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~509_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~506_combout\ & (\MuxResSrc|out_mux[3]~508_combout\)) # (!\MuxResSrc|out_mux[3]~506_combout\ & ((\MuxResSrc|out_mux[3]~501_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[3]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[3]~508_combout\,
	datac => \MuxResSrc|out_mux[3]~501_combout\,
	datad => \MuxResSrc|out_mux[3]~506_combout\,
	combout => \MuxResSrc|out_mux[3]~509_combout\);

-- Location: LCCOMB_X33_Y18_N4
\MuxResSrc|out_mux[3]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~510_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[3]~499_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[3]~509_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[3]~499_combout\,
	datad => \MuxResSrc|out_mux[3]~509_combout\,
	combout => \MuxResSrc|out_mux[3]~510_combout\);

-- Location: LCCOMB_X30_Y23_N4
\my_data_memory|register[124][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[124][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[124][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N0
\my_data_memory|Decoder0~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~227_combout\ = (\my_parall_in|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~227_combout\);

-- Location: LCFF_X30_Y23_N5
\my_data_memory|register[124][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[124][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][3]~regout\);

-- Location: LCFF_X33_Y23_N23
\my_data_memory|register[92][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][3]~regout\);

-- Location: LCCOMB_X33_Y23_N22
\MuxResSrc|out_mux[3]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~487_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[93][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[92][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[93][3]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[92][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~487_combout\);

-- Location: LCCOMB_X32_Y26_N14
\MuxResSrc|out_mux[3]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~488_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~487_combout\ & (\my_data_memory|register[125][3]~regout\)) # (!\MuxResSrc|out_mux[3]~487_combout\ & ((\my_data_memory|register[124][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[125][3]~regout\,
	datab => \my_data_memory|register[124][3]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[3]~487_combout\,
	combout => \MuxResSrc|out_mux[3]~488_combout\);

-- Location: LCCOMB_X30_Y23_N6
\my_data_memory|register[120][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[120][3]~feeder_combout\ = \myReg|Mux12~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux12~combout\,
	combout => \my_data_memory|register[120][3]~feeder_combout\);

-- Location: LCFF_X30_Y23_N7
\my_data_memory|register[120][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[120][3]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][3]~regout\);

-- Location: LCCOMB_X42_Y16_N26
\my_data_memory|Decoder0~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~218_combout\ = (!\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~25_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~25_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~218_combout\);

-- Location: LCFF_X42_Y16_N31
\my_data_memory|register[89][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][3]~regout\);

-- Location: LCCOMB_X32_Y23_N16
\my_data_memory|Decoder0~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~220_combout\ = (!\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~29_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~29_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~220_combout\);

-- Location: LCFF_X32_Y23_N5
\my_data_memory|register[88][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][3]~regout\);

-- Location: LCCOMB_X32_Y23_N4
\MuxResSrc|out_mux[3]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~480_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[89][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[88][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[89][3]~regout\,
	datac => \my_data_memory|register[88][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~480_combout\);

-- Location: LCCOMB_X31_Y25_N2
\MuxResSrc|out_mux[3]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~481_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~480_combout\ & (\my_data_memory|register[121][3]~regout\)) # (!\MuxResSrc|out_mux[3]~480_combout\ & ((\my_data_memory|register[120][3]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[121][3]~regout\,
	datab => \my_data_memory|register[120][3]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[3]~480_combout\,
	combout => \MuxResSrc|out_mux[3]~481_combout\);

-- Location: LCCOMB_X29_Y24_N24
\my_data_memory|Decoder0~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~214_combout\ = (\my_data_memory|Decoder0~213_combout\ & (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~27_combout\,
	combout => \my_data_memory|Decoder0~214_combout\);

-- Location: LCFF_X30_Y24_N5
\my_data_memory|register[108][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][3]~regout\);

-- Location: LCFF_X32_Y26_N27
\my_data_memory|register[109][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][3]~regout\);

-- Location: LCFF_X30_Y26_N21
\my_data_memory|register[77][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][3]~regout\);

-- Location: LCFF_X33_Y23_N5
\my_data_memory|register[76][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][3]~regout\);

-- Location: LCCOMB_X33_Y23_N4
\MuxResSrc|out_mux[3]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~482_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[77][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[76][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[77][3]~regout\,
	datac => \my_data_memory|register[76][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~482_combout\);

-- Location: LCCOMB_X32_Y26_N26
\MuxResSrc|out_mux[3]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~483_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~482_combout\ & ((\my_data_memory|register[109][3]~regout\))) # (!\MuxResSrc|out_mux[3]~482_combout\ & (\my_data_memory|register[108][3]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[108][3]~regout\,
	datac => \my_data_memory|register[109][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~482_combout\,
	combout => \MuxResSrc|out_mux[3]~483_combout\);

-- Location: LCCOMB_X29_Y24_N14
\my_data_memory|Decoder0~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~216_combout\ = (\my_data_memory|Decoder0~213_combout\ & (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~29_combout\,
	combout => \my_data_memory|Decoder0~216_combout\);

-- Location: LCFF_X30_Y24_N19
\my_data_memory|register[104][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][3]~regout\);

-- Location: LCCOMB_X38_Y23_N30
\my_data_memory|Decoder0~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~215_combout\ = (\my_data_memory|Decoder0~25_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~213_combout\ & \myULA|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~25_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~213_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \my_data_memory|Decoder0~215_combout\);

-- Location: LCFF_X31_Y21_N1
\my_data_memory|register[105][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][3]~regout\);

-- Location: LCFF_X27_Y23_N11
\my_data_memory|register[73][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][3]~regout\);

-- Location: LCFF_X32_Y23_N23
\my_data_memory|register[72][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux12~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][3]~regout\);

-- Location: LCCOMB_X32_Y23_N22
\MuxResSrc|out_mux[3]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~484_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[73][3]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[72][3]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[73][3]~regout\,
	datac => \my_data_memory|register[72][3]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[3]~484_combout\);

-- Location: LCCOMB_X31_Y21_N0
\MuxResSrc|out_mux[3]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~485_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[3]~484_combout\ & ((\my_data_memory|register[105][3]~regout\))) # (!\MuxResSrc|out_mux[3]~484_combout\ & (\my_data_memory|register[104][3]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[3]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[104][3]~regout\,
	datac => \my_data_memory|register[105][3]~regout\,
	datad => \MuxResSrc|out_mux[3]~484_combout\,
	combout => \MuxResSrc|out_mux[3]~485_combout\);

-- Location: LCCOMB_X32_Y26_N28
\MuxResSrc|out_mux[3]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~486_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[3]~483_combout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((!\myULA|Add0~21_combout\ & \MuxResSrc|out_mux[3]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[3]~483_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[3]~485_combout\,
	combout => \MuxResSrc|out_mux[3]~486_combout\);

-- Location: LCCOMB_X32_Y26_N20
\MuxResSrc|out_mux[3]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~489_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[3]~486_combout\ & (\MuxResSrc|out_mux[3]~488_combout\)) # (!\MuxResSrc|out_mux[3]~486_combout\ & ((\MuxResSrc|out_mux[3]~481_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[3]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[3]~488_combout\,
	datac => \MuxResSrc|out_mux[3]~481_combout\,
	datad => \MuxResSrc|out_mux[3]~486_combout\,
	combout => \MuxResSrc|out_mux[3]~489_combout\);

-- Location: LCCOMB_X33_Y18_N26
\MuxResSrc|out_mux[3]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~521_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[3]~510_combout\ & (\MuxResSrc|out_mux[3]~520_combout\)) # (!\MuxResSrc|out_mux[3]~510_combout\ & ((\MuxResSrc|out_mux[3]~489_combout\))))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[3]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[3]~520_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[3]~510_combout\,
	datad => \MuxResSrc|out_mux[3]~489_combout\,
	combout => \MuxResSrc|out_mux[3]~521_combout\);

-- Location: LCCOMB_X33_Y18_N6
\MuxResSrc|out_mux[3]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~522_combout\ = (\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[3]~448_combout\)))) # (!\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[3]~521_combout\)) # (!\MuxResSrc|out_mux[6]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[3]~448_combout\,
	datad => \MuxResSrc|out_mux[3]~521_combout\,
	combout => \MuxResSrc|out_mux[3]~522_combout\);

-- Location: LCCOMB_X33_Y18_N28
\MuxResSrc|out_mux[3]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~523_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & (\MuxResSrc|out_mux[3]~448_combout\)) # (!\MuxResSrc|out_mux[6]~44_combout\ & (((\MuxResSrc|out_mux[3]~479_combout\ & \MuxResSrc|out_mux[3]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~44_combout\,
	datab => \MuxResSrc|out_mux[3]~448_combout\,
	datac => \MuxResSrc|out_mux[3]~479_combout\,
	datad => \MuxResSrc|out_mux[3]~522_combout\,
	combout => \MuxResSrc|out_mux[3]~523_combout\);

-- Location: LCCOMB_X33_Y18_N30
\MuxResSrc|out_mux[3]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~524_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & (\MuxResSrc|out_mux[3]~437_combout\)) # (!\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[3]~523_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxResSrc|out_mux[6]~1381_combout\,
	datac => \MuxResSrc|out_mux[3]~437_combout\,
	datad => \MuxResSrc|out_mux[3]~523_combout\,
	combout => \MuxResSrc|out_mux[3]~524_combout\);

-- Location: LCCOMB_X33_Y18_N2
\MuxResSrc|out_mux[3]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[3]~525_combout\ = (\my_unit_control|ResultSrc$latch~combout\ & (((\MuxResSrc|out_mux[3]~524_combout\)))) # (!\my_unit_control|ResultSrc$latch~combout\ & ((\my_unit_control|RegWrite~combout\ & (\myULA|Add0~33_combout\)) # 
-- (!\my_unit_control|RegWrite~combout\ & ((\MuxResSrc|out_mux[3]~524_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ResultSrc$latch~combout\,
	datab => \my_unit_control|RegWrite~combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[3]~524_combout\,
	combout => \MuxResSrc|out_mux[3]~525_combout\);

-- Location: LCFF_X33_Y21_N9
\myReg|register[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][3]~regout\);

-- Location: LCCOMB_X35_Y19_N28
\myReg|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux4~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[3][3]~regout\))) # (!\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][3]~regout\,
	datab => \my_instruction_memory|WideOr2~1_combout\,
	datac => \myReg|register[3][3]~regout\,
	datad => \my_instruction_memory|RD[16]~7_combout\,
	combout => \myReg|Mux4~0_combout\);

-- Location: LCFF_X35_Y19_N3
\myReg|register[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][3]~regout\);

-- Location: LCCOMB_X35_Y19_N2
\myReg|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux4~1_combout\ = (\myReg|Mux4~0_combout\) # ((!\my_instruction_memory|WideOr2~1_combout\ & (\myReg|register[2][3]~regout\ & \my_instruction_memory|RD[16]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr2~1_combout\,
	datab => \myReg|Mux4~0_combout\,
	datac => \myReg|register[2][3]~regout\,
	datad => \my_instruction_memory|RD[16]~7_combout\,
	combout => \myReg|Mux4~1_combout\);

-- Location: LCCOMB_X35_Y19_N6
\MuxULASrc|out_mux[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[3]~4_combout\ = (\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux4~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux12~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datac => \myReg|Mux12~combout\,
	datad => \MuxImmSrc|Mux4~0_combout\,
	combout => \MuxULASrc|out_mux[3]~4_combout\);

-- Location: LCCOMB_X35_Y19_N0
\myULA|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~32_combout\ = (\my_unit_control|ULAControl\(1) & ((\my_unit_control|ULAControl\(0) & ((\myReg|Mux4~1_combout\) # (\MuxULASrc|out_mux[3]~4_combout\))) # (!\my_unit_control|ULAControl\(0) & (\myReg|Mux4~1_combout\ & 
-- \MuxULASrc|out_mux[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \my_unit_control|ULAControl\(1),
	datac => \myReg|Mux4~1_combout\,
	datad => \MuxULASrc|out_mux[3]~4_combout\,
	combout => \myULA|Add0~32_combout\);

-- Location: LCCOMB_X35_Y20_N0
\myULA|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~33_combout\ = (\myULA|Add0~32_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myULA|Add0~32_combout\,
	datac => \my_unit_control|ULAControl\(1),
	datad => \myULA|Add0~14_combout\,
	combout => \myULA|Add0~33_combout\);

-- Location: LCCOMB_X38_Y22_N0
\my_data_memory|register[221][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[221][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[221][5]~feeder_combout\);

-- Location: LCFF_X38_Y22_N1
\my_data_memory|register[221][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[221][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][5]~regout\);

-- Location: LCFF_X38_Y19_N1
\my_data_memory|register[220][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][5]~regout\);

-- Location: LCCOMB_X38_Y19_N0
\MuxResSrc|out_mux[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~15_combout\ = (\MuxResSrc|out_mux[5]~14_combout\ & ((\my_data_memory|register[221][5]~regout\) # ((!\myULA|Add0~37_combout\)))) # (!\MuxResSrc|out_mux[5]~14_combout\ & (((\my_data_memory|register[220][5]~regout\ & 
-- \myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~14_combout\,
	datab => \my_data_memory|register[221][5]~regout\,
	datac => \my_data_memory|register[220][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~15_combout\);

-- Location: LCFF_X40_Y18_N13
\my_data_memory|register[201][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][5]~regout\);

-- Location: LCFF_X40_Y18_N11
\my_data_memory|register[200][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][5]~regout\);

-- Location: LCCOMB_X40_Y18_N10
\MuxResSrc|out_mux[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~16_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[204][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[200][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[204][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[200][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~16_combout\);

-- Location: LCCOMB_X40_Y18_N12
\MuxResSrc|out_mux[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~17_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~16_combout\ & (\my_data_memory|register[205][5]~regout\)) # (!\MuxResSrc|out_mux[5]~16_combout\ & ((\my_data_memory|register[201][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[205][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[201][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~16_combout\,
	combout => \MuxResSrc|out_mux[5]~17_combout\);

-- Location: LCCOMB_X40_Y24_N20
\MuxResSrc|out_mux[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~18_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[5]~15_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~15_combout\,
	datad => \MuxResSrc|out_mux[5]~17_combout\,
	combout => \MuxResSrc|out_mux[5]~18_combout\);

-- Location: LCFF_X44_Y21_N1
\my_data_memory|register[252][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][5]~regout\);

-- Location: LCFF_X41_Y22_N11
\my_data_memory|register[253][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][5]~regout\);

-- Location: LCFF_X41_Y22_N29
\my_data_memory|register[248][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[248][5]~regout\);

-- Location: LCCOMB_X41_Y22_N28
\MuxResSrc|out_mux[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~19_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[249][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[248][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[249][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[248][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~19_combout\);

-- Location: LCCOMB_X41_Y22_N10
\MuxResSrc|out_mux[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~20_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~19_combout\ & ((\my_data_memory|register[253][5]~regout\))) # (!\MuxResSrc|out_mux[5]~19_combout\ & (\my_data_memory|register[252][5]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[252][5]~regout\,
	datac => \my_data_memory|register[253][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~19_combout\,
	combout => \MuxResSrc|out_mux[5]~20_combout\);

-- Location: LCCOMB_X40_Y24_N14
\MuxResSrc|out_mux[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~21_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~18_combout\ & ((\MuxResSrc|out_mux[5]~20_combout\))) # (!\MuxResSrc|out_mux[5]~18_combout\ & (\MuxResSrc|out_mux[5]~13_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~13_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~18_combout\,
	datad => \MuxResSrc|out_mux[5]~20_combout\,
	combout => \MuxResSrc|out_mux[5]~21_combout\);

-- Location: LCCOMB_X42_Y17_N8
\my_data_memory|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~53_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~47_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~47_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~53_combout\);

-- Location: LCFF_X40_Y24_N9
\my_data_memory|register[212][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][5]~regout\);

-- Location: LCCOMB_X41_Y23_N20
\my_data_memory|register[209][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[209][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[209][5]~feeder_combout\);

-- Location: LCFF_X41_Y23_N21
\my_data_memory|register[209][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[209][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][5]~regout\);

-- Location: LCCOMB_X41_Y23_N26
\my_data_memory|register[208][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[208][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[208][5]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N30
\my_data_memory|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~55_combout\ = (!\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~49_combout\ & (\my_data_memory|Decoder0~11_combout\ & \myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~49_combout\,
	datac => \my_data_memory|Decoder0~11_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \my_data_memory|Decoder0~55_combout\);

-- Location: LCFF_X41_Y23_N27
\my_data_memory|register[208][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[208][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][5]~regout\);

-- Location: LCCOMB_X40_Y24_N6
\MuxResSrc|out_mux[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~24_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[209][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[208][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[209][5]~regout\,
	datac => \my_data_memory|register[208][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~24_combout\);

-- Location: LCCOMB_X40_Y24_N8
\MuxResSrc|out_mux[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~25_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~24_combout\ & (\my_data_memory|register[213][5]~regout\)) # (!\MuxResSrc|out_mux[5]~24_combout\ & ((\my_data_memory|register[212][5]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[213][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[212][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~24_combout\,
	combout => \MuxResSrc|out_mux[5]~25_combout\);

-- Location: LCCOMB_X40_Y25_N6
\my_data_memory|register[197][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[197][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[197][5]~feeder_combout\);

-- Location: LCFF_X40_Y25_N7
\my_data_memory|register[197][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[197][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][5]~regout\);

-- Location: LCFF_X40_Y20_N31
\my_data_memory|register[193][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][5]~regout\);

-- Location: LCCOMB_X41_Y19_N8
\my_data_memory|register[196][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[196][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[196][5]~feeder_combout\);

-- Location: LCFF_X41_Y19_N9
\my_data_memory|register[196][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[196][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][5]~regout\);

-- Location: LCFF_X40_Y20_N1
\my_data_memory|register[192][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][5]~regout\);

-- Location: LCCOMB_X40_Y20_N0
\MuxResSrc|out_mux[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~26_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[196][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[192][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[196][5]~regout\,
	datac => \my_data_memory|register[192][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~26_combout\);

-- Location: LCCOMB_X40_Y20_N30
\MuxResSrc|out_mux[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~27_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~26_combout\ & (\my_data_memory|register[197][5]~regout\)) # (!\MuxResSrc|out_mux[5]~26_combout\ & ((\my_data_memory|register[193][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[197][5]~regout\,
	datac => \my_data_memory|register[193][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~26_combout\,
	combout => \MuxResSrc|out_mux[5]~27_combout\);

-- Location: LCCOMB_X40_Y24_N4
\MuxResSrc|out_mux[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~28_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[5]~25_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~25_combout\,
	datad => \MuxResSrc|out_mux[5]~27_combout\,
	combout => \MuxResSrc|out_mux[5]~28_combout\);

-- Location: LCCOMB_X42_Y26_N6
\my_data_memory|register[245][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[245][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[245][5]~feeder_combout\);

-- Location: LCFF_X42_Y26_N7
\my_data_memory|register[245][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[245][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[245][5]~regout\);

-- Location: LCFF_X41_Y24_N25
\my_data_memory|register[244][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][5]~regout\);

-- Location: LCCOMB_X41_Y24_N24
\MuxResSrc|out_mux[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~30_combout\ = (\MuxResSrc|out_mux[5]~29_combout\ & ((\my_data_memory|register[245][5]~regout\) # ((!\myULA|Add0~37_combout\)))) # (!\MuxResSrc|out_mux[5]~29_combout\ & (((\my_data_memory|register[244][5]~regout\ & 
-- \myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~29_combout\,
	datab => \my_data_memory|register[245][5]~regout\,
	datac => \my_data_memory|register[244][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~30_combout\);

-- Location: LCCOMB_X40_Y24_N2
\MuxResSrc|out_mux[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~31_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~28_combout\ & ((\MuxResSrc|out_mux[5]~30_combout\))) # (!\MuxResSrc|out_mux[5]~28_combout\ & (\MuxResSrc|out_mux[5]~23_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~23_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~28_combout\,
	datad => \MuxResSrc|out_mux[5]~30_combout\,
	combout => \MuxResSrc|out_mux[5]~31_combout\);

-- Location: LCCOMB_X40_Y24_N24
\MuxResSrc|out_mux[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~32_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[5]~21_combout\)) # (!\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[5]~21_combout\,
	datad => \MuxResSrc|out_mux[5]~31_combout\,
	combout => \MuxResSrc|out_mux[5]~32_combout\);

-- Location: LCCOMB_X43_Y19_N8
\my_data_memory|Decoder0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~81_combout\ = (\my_data_memory|Decoder0~71_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~71_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~81_combout\);

-- Location: LCFF_X43_Y19_N23
\my_data_memory|register[251][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][5]~regout\);

-- Location: LCCOMB_X45_Y19_N16
\my_data_memory|register[239][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[239][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[239][5]~feeder_combout\);

-- Location: LCFF_X45_Y19_N17
\my_data_memory|register[239][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[239][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][5]~regout\);

-- Location: LCCOMB_X43_Y19_N12
\MuxResSrc|out_mux[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~40_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[239][5]~regout\) # (\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[235][5]~regout\ & ((!\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[235][5]~regout\,
	datab => \my_data_memory|register[239][5]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[5]~40_combout\);

-- Location: LCCOMB_X43_Y19_N22
\MuxResSrc|out_mux[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~41_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~40_combout\ & (\my_data_memory|register[255][5]~regout\)) # (!\MuxResSrc|out_mux[5]~40_combout\ & ((\my_data_memory|register[251][5]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[255][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[251][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~40_combout\,
	combout => \MuxResSrc|out_mux[5]~41_combout\);

-- Location: LCFF_X44_Y19_N3
\my_data_memory|register[223][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][5]~regout\);

-- Location: LCFF_X44_Y19_N13
\my_data_memory|register[203][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][5]~regout\);

-- Location: LCCOMB_X44_Y19_N12
\MuxResSrc|out_mux[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~35_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[207][5]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[203][5]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[207][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[203][5]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[5]~35_combout\);

-- Location: LCCOMB_X44_Y19_N2
\MuxResSrc|out_mux[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~36_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~35_combout\ & ((\my_data_memory|register[223][5]~regout\))) # (!\MuxResSrc|out_mux[5]~35_combout\ & (\my_data_memory|register[219][5]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[219][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[223][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~35_combout\,
	combout => \MuxResSrc|out_mux[5]~36_combout\);

-- Location: LCCOMB_X42_Y21_N24
\my_data_memory|register[218][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[218][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[218][5]~feeder_combout\);

-- Location: LCFF_X42_Y21_N25
\my_data_memory|register[218][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[218][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[218][5]~regout\);

-- Location: LCCOMB_X44_Y24_N8
\my_data_memory|register[202][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[202][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[202][5]~feeder_combout\);

-- Location: LCFF_X44_Y24_N9
\my_data_memory|register[202][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[202][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][5]~regout\);

-- Location: LCCOMB_X44_Y24_N2
\MuxResSrc|out_mux[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~37_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[206][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[202][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[206][5]~regout\,
	datab => \my_data_memory|register[202][5]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~37_combout\);

-- Location: LCCOMB_X44_Y24_N20
\MuxResSrc|out_mux[5]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~38_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~37_combout\ & (\my_data_memory|register[222][5]~regout\)) # (!\MuxResSrc|out_mux[5]~37_combout\ & ((\my_data_memory|register[218][5]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[222][5]~regout\,
	datab => \my_data_memory|register[218][5]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[5]~37_combout\,
	combout => \MuxResSrc|out_mux[5]~38_combout\);

-- Location: LCCOMB_X40_Y24_N18
\MuxResSrc|out_mux[5]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~39_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[5]~36_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~36_combout\,
	datad => \MuxResSrc|out_mux[5]~38_combout\,
	combout => \MuxResSrc|out_mux[5]~39_combout\);

-- Location: LCCOMB_X40_Y24_N12
\MuxResSrc|out_mux[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~42_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~39_combout\ & ((\MuxResSrc|out_mux[5]~41_combout\))) # (!\MuxResSrc|out_mux[5]~39_combout\ & (\MuxResSrc|out_mux[5]~34_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~34_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~41_combout\,
	datad => \MuxResSrc|out_mux[5]~39_combout\,
	combout => \MuxResSrc|out_mux[5]~42_combout\);

-- Location: LCCOMB_X40_Y24_N26
\MuxResSrc|out_mux[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~43_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~32_combout\ & ((\MuxResSrc|out_mux[5]~42_combout\))) # (!\MuxResSrc|out_mux[5]~32_combout\ & (\MuxResSrc|out_mux[5]~11_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~11_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[5]~32_combout\,
	datad => \MuxResSrc|out_mux[5]~42_combout\,
	combout => \MuxResSrc|out_mux[5]~43_combout\);

-- Location: LCFF_X33_Y15_N7
\my_data_memory|register[190][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][5]~regout\);

-- Location: LCFF_X29_Y15_N7
\my_data_memory|register[182][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][5]~regout\);

-- Location: LCCOMB_X27_Y17_N10
\my_data_memory|Decoder0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~98_combout\ = (\my_data_memory|Decoder0~27_combout\ & (\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~27_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~0_combout\,
	combout => \my_data_memory|Decoder0~98_combout\);

-- Location: LCFF_X27_Y17_N1
\my_data_memory|register[188][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][5]~regout\);

-- Location: LCFF_X29_Y18_N9
\my_data_memory|register[180][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[180][5]~regout\);

-- Location: LCCOMB_X29_Y18_N8
\MuxResSrc|out_mux[5]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~52_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[188][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[180][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[188][5]~regout\,
	datac => \my_data_memory|register[180][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~52_combout\);

-- Location: LCCOMB_X29_Y15_N6
\MuxResSrc|out_mux[5]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~53_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~52_combout\ & (\my_data_memory|register[190][5]~regout\)) # (!\MuxResSrc|out_mux[5]~52_combout\ & ((\my_data_memory|register[182][5]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[190][5]~regout\,
	datac => \my_data_memory|register[182][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~52_combout\,
	combout => \MuxResSrc|out_mux[5]~53_combout\);

-- Location: LCFF_X29_Y15_N5
\my_data_memory|register[158][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[158][5]~regout\);

-- Location: LCFF_X32_Y17_N9
\my_data_memory|register[148][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][5]~regout\);

-- Location: LCCOMB_X32_Y17_N8
\MuxResSrc|out_mux[5]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~45_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[156][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[148][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[156][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[148][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~45_combout\);

-- Location: LCCOMB_X29_Y15_N4
\MuxResSrc|out_mux[5]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~46_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~45_combout\ & ((\my_data_memory|register[158][5]~regout\))) # (!\MuxResSrc|out_mux[5]~45_combout\ & (\my_data_memory|register[150][5]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[150][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[158][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~45_combout\,
	combout => \MuxResSrc|out_mux[5]~46_combout\);

-- Location: LCFF_X31_Y13_N29
\my_data_memory|register[140][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][5]~regout\);

-- Location: LCFF_X33_Y15_N25
\my_data_memory|register[142][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][5]~regout\);

-- Location: LCFF_X31_Y18_N23
\my_data_memory|register[132][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][5]~regout\);

-- Location: LCCOMB_X31_Y18_N22
\MuxResSrc|out_mux[5]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~49_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[134][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[132][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[134][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[132][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~49_combout\);

-- Location: LCCOMB_X33_Y15_N24
\MuxResSrc|out_mux[5]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~50_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~49_combout\ & ((\my_data_memory|register[142][5]~regout\))) # (!\MuxResSrc|out_mux[5]~49_combout\ & (\my_data_memory|register[140][5]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[140][5]~regout\,
	datac => \my_data_memory|register[142][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~49_combout\,
	combout => \MuxResSrc|out_mux[5]~50_combout\);

-- Location: LCFF_X32_Y14_N9
\my_data_memory|register[174][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][5]~regout\);

-- Location: LCFF_X31_Y18_N13
\my_data_memory|register[164][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][5]~regout\);

-- Location: LCCOMB_X31_Y18_N12
\MuxResSrc|out_mux[5]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~47_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[166][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[164][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[166][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[164][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~47_combout\);

-- Location: LCCOMB_X32_Y14_N8
\MuxResSrc|out_mux[5]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~48_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~47_combout\ & ((\my_data_memory|register[174][5]~regout\))) # (!\MuxResSrc|out_mux[5]~47_combout\ & (\my_data_memory|register[172][5]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[172][5]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[174][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~47_combout\,
	combout => \MuxResSrc|out_mux[5]~48_combout\);

-- Location: LCCOMB_X37_Y22_N10
\MuxResSrc|out_mux[5]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~51_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[5]~48_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[5]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[5]~50_combout\,
	datad => \MuxResSrc|out_mux[5]~48_combout\,
	combout => \MuxResSrc|out_mux[5]~51_combout\);

-- Location: LCCOMB_X37_Y22_N8
\MuxResSrc|out_mux[5]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~54_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~51_combout\ & (\MuxResSrc|out_mux[5]~53_combout\)) # (!\MuxResSrc|out_mux[5]~51_combout\ & ((\MuxResSrc|out_mux[5]~46_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[5]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[5]~53_combout\,
	datac => \MuxResSrc|out_mux[5]~46_combout\,
	datad => \MuxResSrc|out_mux[5]~51_combout\,
	combout => \MuxResSrc|out_mux[5]~54_combout\);

-- Location: LCFF_X30_Y16_N11
\my_data_memory|register[189][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][5]~regout\);

-- Location: LCCOMB_X31_Y14_N30
\my_data_memory|Decoder0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~135_combout\ = (\my_data_memory|Decoder0~1_combout\ & (\my_data_memory|Decoder0~31_combout\ & (!\myULA|Add0~30_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~1_combout\,
	datab => \my_data_memory|Decoder0~31_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~135_combout\);

-- Location: LCFF_X31_Y14_N1
\my_data_memory|register[157][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][5]~regout\);

-- Location: LCCOMB_X31_Y14_N10
\MuxResSrc|out_mux[5]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~76_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[157][5]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[141][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[141][5]~regout\,
	datab => \my_data_memory|register[157][5]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[5]~76_combout\);

-- Location: LCCOMB_X30_Y16_N10
\MuxResSrc|out_mux[5]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~77_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~76_combout\ & ((\my_data_memory|register[189][5]~regout\))) # (!\MuxResSrc|out_mux[5]~76_combout\ & (\my_data_memory|register[173][5]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[5]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[173][5]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[189][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~76_combout\,
	combout => \MuxResSrc|out_mux[5]~77_combout\);

-- Location: LCFF_X31_Y15_N1
\my_data_memory|register[165][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][5]~regout\);

-- Location: LCFF_X30_Y17_N5
\my_data_memory|register[133][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][5]~regout\);

-- Location: LCCOMB_X30_Y17_N4
\MuxResSrc|out_mux[5]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~80_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[149][5]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[133][5]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[149][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[133][5]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[5]~80_combout\);

-- Location: LCCOMB_X31_Y15_N0
\MuxResSrc|out_mux[5]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~81_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~80_combout\ & (\my_data_memory|register[181][5]~regout\)) # (!\MuxResSrc|out_mux[5]~80_combout\ & ((\my_data_memory|register[165][5]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[5]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[181][5]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[165][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~80_combout\,
	combout => \MuxResSrc|out_mux[5]~81_combout\);

-- Location: LCFF_X28_Y17_N19
\my_data_memory|register[151][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][5]~regout\);

-- Location: LCFF_X27_Y20_N23
\my_data_memory|register[135][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][5]~regout\);

-- Location: LCCOMB_X27_Y20_N22
\MuxResSrc|out_mux[5]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~78_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[167][5]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[135][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[167][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[135][5]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[5]~78_combout\);

-- Location: LCCOMB_X28_Y17_N18
\MuxResSrc|out_mux[5]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~79_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~78_combout\ & (\my_data_memory|register[183][5]~regout\)) # (!\MuxResSrc|out_mux[5]~78_combout\ & ((\my_data_memory|register[151][5]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[183][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[151][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~78_combout\,
	combout => \MuxResSrc|out_mux[5]~79_combout\);

-- Location: LCCOMB_X35_Y16_N24
\MuxResSrc|out_mux[5]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~82_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~79_combout\))) # (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[5]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[5]~81_combout\,
	datad => \MuxResSrc|out_mux[5]~79_combout\,
	combout => \MuxResSrc|out_mux[5]~82_combout\);

-- Location: LCFF_X32_Y14_N7
\my_data_memory|register[159][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][5]~regout\);

-- Location: LCFF_X38_Y17_N1
\my_data_memory|register[143][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][5]~regout\);

-- Location: LCCOMB_X38_Y17_N0
\MuxResSrc|out_mux[5]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~83_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[175][5]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[143][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[175][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[143][5]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[5]~83_combout\);

-- Location: LCCOMB_X32_Y14_N6
\MuxResSrc|out_mux[5]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~84_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~83_combout\ & (\my_data_memory|register[191][5]~regout\)) # (!\MuxResSrc|out_mux[5]~83_combout\ & ((\my_data_memory|register[159][5]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[191][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[159][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~83_combout\,
	combout => \MuxResSrc|out_mux[5]~84_combout\);

-- Location: LCCOMB_X35_Y16_N22
\MuxResSrc|out_mux[5]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~85_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~82_combout\ & ((\MuxResSrc|out_mux[5]~84_combout\))) # (!\MuxResSrc|out_mux[5]~82_combout\ & (\MuxResSrc|out_mux[5]~77_combout\)))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[5]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[5]~77_combout\,
	datac => \MuxResSrc|out_mux[5]~82_combout\,
	datad => \MuxResSrc|out_mux[5]~84_combout\,
	combout => \MuxResSrc|out_mux[5]~85_combout\);

-- Location: LCFF_X28_Y17_N5
\my_data_memory|register[146][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][5]~regout\);

-- Location: LCFF_X28_Y19_N1
\my_data_memory|register[154][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][5]~regout\);

-- Location: LCFF_X36_Y19_N25
\my_data_memory|register[152][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][5]~regout\);

-- Location: LCFF_X29_Y19_N21
\my_data_memory|register[144][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][5]~regout\);

-- Location: LCCOMB_X29_Y19_N20
\MuxResSrc|out_mux[5]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~65_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[152][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[144][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[152][5]~regout\,
	datac => \my_data_memory|register[144][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~65_combout\);

-- Location: LCCOMB_X28_Y19_N0
\MuxResSrc|out_mux[5]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~66_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~65_combout\ & ((\my_data_memory|register[154][5]~regout\))) # (!\MuxResSrc|out_mux[5]~65_combout\ & (\my_data_memory|register[146][5]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[146][5]~regout\,
	datac => \my_data_memory|register[154][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~65_combout\,
	combout => \MuxResSrc|out_mux[5]~66_combout\);

-- Location: LCCOMB_X32_Y16_N20
\my_data_memory|register[136][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[136][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[136][5]~feeder_combout\);

-- Location: LCFF_X32_Y16_N21
\my_data_memory|register[136][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[136][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][5]~regout\);

-- Location: LCFF_X34_Y21_N11
\my_data_memory|register[138][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][5]~regout\);

-- Location: LCCOMB_X34_Y21_N10
\MuxResSrc|out_mux[5]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~70_combout\ = (\MuxResSrc|out_mux[5]~69_combout\ & (((\my_data_memory|register[138][5]~regout\) # (!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[5]~69_combout\ & (\my_data_memory|register[136][5]~regout\ & 
-- ((\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~69_combout\,
	datab => \my_data_memory|register[136][5]~regout\,
	datac => \my_data_memory|register[138][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~70_combout\);

-- Location: LCFF_X35_Y14_N19
\my_data_memory|register[170][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][5]~regout\);

-- Location: LCFF_X35_Y14_N29
\my_data_memory|register[160][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][5]~regout\);

-- Location: LCCOMB_X35_Y14_N28
\MuxResSrc|out_mux[5]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~67_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[162][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[160][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[162][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[160][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~67_combout\);

-- Location: LCCOMB_X35_Y14_N18
\MuxResSrc|out_mux[5]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~68_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~67_combout\ & ((\my_data_memory|register[170][5]~regout\))) # (!\MuxResSrc|out_mux[5]~67_combout\ & (\my_data_memory|register[168][5]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[168][5]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[170][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~67_combout\,
	combout => \MuxResSrc|out_mux[5]~68_combout\);

-- Location: LCCOMB_X38_Y24_N20
\MuxResSrc|out_mux[5]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~71_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~68_combout\))) # (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[5]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[5]~70_combout\,
	datad => \MuxResSrc|out_mux[5]~68_combout\,
	combout => \MuxResSrc|out_mux[5]~71_combout\);

-- Location: LCFF_X29_Y16_N25
\my_data_memory|register[178][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][5]~regout\);

-- Location: LCCOMB_X32_Y16_N14
\my_data_memory|register[184][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[184][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[184][5]~feeder_combout\);

-- Location: LCFF_X32_Y16_N15
\my_data_memory|register[184][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[184][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][5]~regout\);

-- Location: LCCOMB_X29_Y23_N18
\my_data_memory|Decoder0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~132_combout\ = (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & (\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~49_combout\,
	combout => \my_data_memory|Decoder0~132_combout\);

-- Location: LCFF_X31_Y16_N29
\my_data_memory|register[176][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][5]~regout\);

-- Location: LCCOMB_X31_Y16_N28
\MuxResSrc|out_mux[5]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~72_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[184][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[176][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[184][5]~regout\,
	datac => \my_data_memory|register[176][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~72_combout\);

-- Location: LCCOMB_X29_Y16_N24
\MuxResSrc|out_mux[5]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~73_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~72_combout\ & (\my_data_memory|register[186][5]~regout\)) # (!\MuxResSrc|out_mux[5]~72_combout\ & ((\my_data_memory|register[178][5]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[186][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[178][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~72_combout\,
	combout => \MuxResSrc|out_mux[5]~73_combout\);

-- Location: LCCOMB_X38_Y24_N14
\MuxResSrc|out_mux[5]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~74_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~71_combout\ & ((\MuxResSrc|out_mux[5]~73_combout\))) # (!\MuxResSrc|out_mux[5]~71_combout\ & (\MuxResSrc|out_mux[5]~66_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[5]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[5]~66_combout\,
	datac => \MuxResSrc|out_mux[5]~71_combout\,
	datad => \MuxResSrc|out_mux[5]~73_combout\,
	combout => \MuxResSrc|out_mux[5]~74_combout\);

-- Location: LCFF_X29_Y17_N13
\my_data_memory|register[179][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][5]~regout\);

-- Location: LCFF_X31_Y19_N23
\my_data_memory|register[177][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][5]~regout\);

-- Location: LCCOMB_X31_Y19_N22
\MuxResSrc|out_mux[5]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~62_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[185][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[177][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[185][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[177][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~62_combout\);

-- Location: LCCOMB_X29_Y17_N12
\MuxResSrc|out_mux[5]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~63_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~62_combout\ & (\my_data_memory|register[187][5]~regout\)) # (!\MuxResSrc|out_mux[5]~62_combout\ & ((\my_data_memory|register[179][5]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[187][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[179][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~62_combout\,
	combout => \MuxResSrc|out_mux[5]~63_combout\);

-- Location: LCCOMB_X40_Y14_N24
\my_data_memory|register[169][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[169][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[169][5]~feeder_combout\);

-- Location: LCFF_X40_Y14_N25
\my_data_memory|register[169][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[169][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][5]~regout\);

-- Location: LCFF_X34_Y14_N27
\my_data_memory|register[171][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][5]~regout\);

-- Location: LCCOMB_X29_Y14_N16
\my_data_memory|register[163][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[163][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[163][5]~feeder_combout\);

-- Location: LCFF_X29_Y14_N17
\my_data_memory|register[163][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[163][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][5]~regout\);

-- Location: LCCOMB_X38_Y20_N12
\my_data_memory|Decoder0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~103_combout\ = (!\myULA|Add0~21_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~0_combout\ & \my_data_memory|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \my_data_memory|Decoder0~45_combout\,
	combout => \my_data_memory|Decoder0~103_combout\);

-- Location: LCFF_X34_Y14_N13
\my_data_memory|register[161][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][5]~regout\);

-- Location: LCCOMB_X34_Y14_N12
\MuxResSrc|out_mux[5]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~55_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[163][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[161][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[163][5]~regout\,
	datac => \my_data_memory|register[161][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~55_combout\);

-- Location: LCCOMB_X34_Y14_N26
\MuxResSrc|out_mux[5]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~56_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~55_combout\ & ((\my_data_memory|register[171][5]~regout\))) # (!\MuxResSrc|out_mux[5]~55_combout\ & (\my_data_memory|register[169][5]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[169][5]~regout\,
	datac => \my_data_memory|register[171][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~55_combout\,
	combout => \MuxResSrc|out_mux[5]~56_combout\);

-- Location: LCCOMB_X28_Y21_N20
\my_data_memory|Decoder0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~105_combout\ = (!\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~6_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~6_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~105_combout\);

-- Location: LCFF_X28_Y18_N17
\my_data_memory|register[147][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][5]~regout\);

-- Location: LCCOMB_X27_Y18_N30
\my_data_memory|Decoder0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~108_combout\ = (!\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~45_combout\ & \my_data_memory|Decoder0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~45_combout\,
	datad => \my_data_memory|Decoder0~107_combout\,
	combout => \my_data_memory|Decoder0~108_combout\);

-- Location: LCFF_X28_Y18_N23
\my_data_memory|register[145][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][5]~regout\);

-- Location: LCCOMB_X28_Y18_N22
\MuxResSrc|out_mux[5]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~57_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[153][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[145][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[153][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[145][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~57_combout\);

-- Location: LCCOMB_X28_Y18_N16
\MuxResSrc|out_mux[5]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~58_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~57_combout\ & (\my_data_memory|register[155][5]~regout\)) # (!\MuxResSrc|out_mux[5]~57_combout\ & ((\my_data_memory|register[147][5]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[155][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[147][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~57_combout\,
	combout => \MuxResSrc|out_mux[5]~58_combout\);

-- Location: LCCOMB_X27_Y19_N4
\my_data_memory|register[139][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[139][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[139][5]~feeder_combout\);

-- Location: LCFF_X27_Y19_N5
\my_data_memory|register[139][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[139][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][5]~regout\);

-- Location: LCFF_X31_Y17_N1
\my_data_memory|register[137][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][5]~regout\);

-- Location: LCFF_X31_Y19_N13
\my_data_memory|register[129][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][5]~regout\);

-- Location: LCCOMB_X31_Y19_N12
\MuxResSrc|out_mux[5]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~59_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[131][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[129][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[131][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[129][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~59_combout\);

-- Location: LCCOMB_X31_Y17_N0
\MuxResSrc|out_mux[5]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~60_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~59_combout\ & (\my_data_memory|register[139][5]~regout\)) # (!\MuxResSrc|out_mux[5]~59_combout\ & ((\my_data_memory|register[137][5]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[139][5]~regout\,
	datac => \my_data_memory|register[137][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~59_combout\,
	combout => \MuxResSrc|out_mux[5]~60_combout\);

-- Location: LCCOMB_X31_Y17_N10
\MuxResSrc|out_mux[5]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~61_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[5]~58_combout\)) # (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[5]~58_combout\,
	datad => \MuxResSrc|out_mux[5]~60_combout\,
	combout => \MuxResSrc|out_mux[5]~61_combout\);

-- Location: LCCOMB_X37_Y24_N28
\MuxResSrc|out_mux[5]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~64_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~61_combout\ & (\MuxResSrc|out_mux[5]~63_combout\)) # (!\MuxResSrc|out_mux[5]~61_combout\ & ((\MuxResSrc|out_mux[5]~56_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[5]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[5]~63_combout\,
	datac => \MuxResSrc|out_mux[5]~56_combout\,
	datad => \MuxResSrc|out_mux[5]~61_combout\,
	combout => \MuxResSrc|out_mux[5]~64_combout\);

-- Location: LCCOMB_X37_Y24_N6
\MuxResSrc|out_mux[5]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~75_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[5]~64_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[5]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[5]~74_combout\,
	datad => \MuxResSrc|out_mux[5]~64_combout\,
	combout => \MuxResSrc|out_mux[5]~75_combout\);

-- Location: LCCOMB_X36_Y24_N28
\MuxResSrc|out_mux[5]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~86_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~75_combout\ & ((\MuxResSrc|out_mux[5]~85_combout\))) # (!\MuxResSrc|out_mux[5]~75_combout\ & (\MuxResSrc|out_mux[5]~54_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[5]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[5]~54_combout\,
	datac => \MuxResSrc|out_mux[5]~85_combout\,
	datad => \MuxResSrc|out_mux[5]~75_combout\,
	combout => \MuxResSrc|out_mux[5]~86_combout\);

-- Location: LCCOMB_X36_Y24_N26
\MuxResSrc|out_mux[5]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~87_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & (\MuxResSrc|out_mux[5]~43_combout\)) # (!\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[5]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[5]~43_combout\,
	datad => \MuxResSrc|out_mux[5]~86_combout\,
	combout => \MuxResSrc|out_mux[5]~87_combout\);

-- Location: LCFF_X34_Y22_N19
\my_data_memory|register[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][5]~regout\);

-- Location: LCCOMB_X38_Y13_N0
\my_data_memory|register[39][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[39][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[39][5]~feeder_combout\);

-- Location: LCFF_X38_Y13_N1
\my_data_memory|register[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[39][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][5]~regout\);

-- Location: LCCOMB_X33_Y22_N12
\MuxResSrc|out_mux[5]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~95_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[39][5]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[37][5]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[37][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[39][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~95_combout\);

-- Location: LCCOMB_X34_Y22_N18
\MuxResSrc|out_mux[5]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~96_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~95_combout\ & ((\my_data_memory|register[47][5]~regout\))) # (!\MuxResSrc|out_mux[5]~95_combout\ & (\my_data_memory|register[45][5]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[45][5]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[47][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~95_combout\,
	combout => \MuxResSrc|out_mux[5]~96_combout\);

-- Location: LCFF_X34_Y22_N17
\my_data_memory|register[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][5]~regout\);

-- Location: LCFF_X35_Y15_N31
\my_data_memory|register[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][5]~regout\);

-- Location: LCCOMB_X35_Y15_N30
\MuxResSrc|out_mux[5]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~88_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[35][5]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[33][5]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[35][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[33][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~88_combout\);

-- Location: LCCOMB_X34_Y22_N16
\MuxResSrc|out_mux[5]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~89_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~88_combout\ & (\my_data_memory|register[43][5]~regout\)) # (!\MuxResSrc|out_mux[5]~88_combout\ & ((\my_data_memory|register[41][5]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[5]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[43][5]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[41][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~88_combout\,
	combout => \MuxResSrc|out_mux[5]~89_combout\);

-- Location: LCCOMB_X37_Y14_N22
\my_data_memory|register[40][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[40][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[40][5]~feeder_combout\);

-- Location: LCFF_X37_Y14_N23
\my_data_memory|register[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[40][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][5]~regout\);

-- Location: LCFF_X37_Y17_N27
\my_data_memory|register[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][5]~regout\);

-- Location: LCCOMB_X37_Y17_N26
\MuxResSrc|out_mux[5]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~92_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[40][5]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[32][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[40][5]~regout\,
	datac => \my_data_memory|register[32][5]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[5]~92_combout\);

-- Location: LCFF_X37_Y17_N1
\my_data_memory|register[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][5]~regout\);

-- Location: LCCOMB_X37_Y17_N0
\MuxResSrc|out_mux[5]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~93_combout\ = (\MuxResSrc|out_mux[5]~92_combout\ & ((\my_data_memory|register[42][5]~regout\) # ((!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[5]~92_combout\ & (((\my_data_memory|register[34][5]~regout\ & 
-- \myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[42][5]~regout\,
	datab => \MuxResSrc|out_mux[5]~92_combout\,
	datac => \my_data_memory|register[34][5]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[5]~93_combout\);

-- Location: LCFF_X36_Y14_N3
\my_data_memory|register[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[46][5]~regout\);

-- Location: LCFF_X36_Y14_N29
\my_data_memory|register[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][5]~regout\);

-- Location: LCCOMB_X36_Y14_N28
\MuxResSrc|out_mux[5]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~90_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[44][5]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[36][5]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[44][5]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[36][5]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[5]~90_combout\);

-- Location: LCCOMB_X36_Y14_N2
\MuxResSrc|out_mux[5]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~91_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~90_combout\ & ((\my_data_memory|register[46][5]~regout\))) # (!\MuxResSrc|out_mux[5]~90_combout\ & (\my_data_memory|register[38][5]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[38][5]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[46][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~90_combout\,
	combout => \MuxResSrc|out_mux[5]~91_combout\);

-- Location: LCCOMB_X34_Y18_N26
\MuxResSrc|out_mux[5]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~94_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~91_combout\))) # (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[5]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[5]~93_combout\,
	datad => \MuxResSrc|out_mux[5]~91_combout\,
	combout => \MuxResSrc|out_mux[5]~94_combout\);

-- Location: LCCOMB_X34_Y22_N8
\MuxResSrc|out_mux[5]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~97_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~94_combout\ & (\MuxResSrc|out_mux[5]~96_combout\)) # (!\MuxResSrc|out_mux[5]~94_combout\ & ((\MuxResSrc|out_mux[5]~89_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[5]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[5]~96_combout\,
	datac => \MuxResSrc|out_mux[5]~89_combout\,
	datad => \MuxResSrc|out_mux[5]~94_combout\,
	combout => \MuxResSrc|out_mux[5]~97_combout\);

-- Location: LCCOMB_X34_Y22_N2
\MuxResSrc|out_mux[5]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~99_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & (\SW~combout\(5))) # (!\MuxResSrc|out_mux[6]~44_combout\ & (((\MuxResSrc|out_mux[6]~98_combout\) # (\MuxResSrc|out_mux[5]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(5),
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[5]~97_combout\,
	datad => \MuxResSrc|out_mux[6]~44_combout\,
	combout => \MuxResSrc|out_mux[5]~99_combout\);

-- Location: LCFF_X31_Y26_N23
\my_data_memory|register[125][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[125][5]~regout\);

-- Location: LCFF_X30_Y23_N11
\my_data_memory|register[120][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][5]~regout\);

-- Location: LCFF_X30_Y23_N1
\my_data_memory|register[124][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[124][5]~regout\);

-- Location: LCCOMB_X30_Y23_N10
\MuxResSrc|out_mux[5]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~143_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\) # ((\my_data_memory|register[124][5]~regout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~39_combout\ & (\my_data_memory|register[120][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[120][5]~regout\,
	datad => \my_data_memory|register[124][5]~regout\,
	combout => \MuxResSrc|out_mux[5]~143_combout\);

-- Location: LCCOMB_X31_Y26_N22
\MuxResSrc|out_mux[5]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~144_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~143_combout\ & ((\my_data_memory|register[125][5]~regout\))) # (!\MuxResSrc|out_mux[5]~143_combout\ & (\my_data_memory|register[121][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[121][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[125][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~143_combout\,
	combout => \MuxResSrc|out_mux[5]~144_combout\);

-- Location: LCFF_X30_Y24_N9
\my_data_memory|register[108][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][5]~regout\);

-- Location: LCFF_X32_Y26_N23
\my_data_memory|register[109][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][5]~regout\);

-- Location: LCFF_X30_Y24_N23
\my_data_memory|register[104][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][5]~regout\);

-- Location: LCCOMB_X32_Y26_N0
\MuxResSrc|out_mux[5]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~136_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[105][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[104][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[105][5]~regout\,
	datab => \my_data_memory|register[104][5]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~136_combout\);

-- Location: LCCOMB_X32_Y26_N22
\MuxResSrc|out_mux[5]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~137_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~136_combout\ & ((\my_data_memory|register[109][5]~regout\))) # (!\MuxResSrc|out_mux[5]~136_combout\ & (\my_data_memory|register[108][5]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[108][5]~regout\,
	datac => \my_data_memory|register[109][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~136_combout\,
	combout => \MuxResSrc|out_mux[5]~137_combout\);

-- Location: LCFF_X33_Y23_N31
\my_data_memory|register[76][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][5]~regout\);

-- Location: LCFF_X27_Y23_N29
\my_data_memory|register[73][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][5]~regout\);

-- Location: LCFF_X32_Y23_N15
\my_data_memory|register[72][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][5]~regout\);

-- Location: LCCOMB_X32_Y23_N14
\MuxResSrc|out_mux[5]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~140_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[73][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[72][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[73][5]~regout\,
	datac => \my_data_memory|register[72][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~140_combout\);

-- Location: LCCOMB_X33_Y23_N30
\MuxResSrc|out_mux[5]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~141_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~140_combout\ & (\my_data_memory|register[77][5]~regout\)) # (!\MuxResSrc|out_mux[5]~140_combout\ & ((\my_data_memory|register[76][5]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[77][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[76][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~140_combout\,
	combout => \MuxResSrc|out_mux[5]~141_combout\);

-- Location: LCFF_X31_Y26_N9
\my_data_memory|register[93][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[93][5]~regout\);

-- Location: LCFF_X33_Y23_N25
\my_data_memory|register[92][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][5]~regout\);

-- Location: LCFF_X32_Y23_N21
\my_data_memory|register[88][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][5]~regout\);

-- Location: LCCOMB_X32_Y23_N20
\MuxResSrc|out_mux[5]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~138_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[92][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[88][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[92][5]~regout\,
	datac => \my_data_memory|register[88][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~138_combout\);

-- Location: LCCOMB_X31_Y26_N8
\MuxResSrc|out_mux[5]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~139_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~138_combout\ & ((\my_data_memory|register[93][5]~regout\))) # (!\MuxResSrc|out_mux[5]~138_combout\ & (\my_data_memory|register[89][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[89][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[93][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~138_combout\,
	combout => \MuxResSrc|out_mux[5]~139_combout\);

-- Location: LCCOMB_X31_Y24_N0
\MuxResSrc|out_mux[5]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~142_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~139_combout\))) # (!\myULA|Add0~21_combout\ & 
-- (\MuxResSrc|out_mux[5]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[5]~141_combout\,
	datad => \MuxResSrc|out_mux[5]~139_combout\,
	combout => \MuxResSrc|out_mux[5]~142_combout\);

-- Location: LCCOMB_X31_Y24_N22
\MuxResSrc|out_mux[5]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~145_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~142_combout\ & (\MuxResSrc|out_mux[5]~144_combout\)) # (!\MuxResSrc|out_mux[5]~142_combout\ & ((\MuxResSrc|out_mux[5]~137_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[5]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[5]~144_combout\,
	datac => \MuxResSrc|out_mux[5]~137_combout\,
	datad => \MuxResSrc|out_mux[5]~142_combout\,
	combout => \MuxResSrc|out_mux[5]~145_combout\);

-- Location: LCCOMB_X28_Y22_N30
\my_data_memory|Decoder0~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~230_combout\ = (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~6_combout\ & (\my_data_memory|Decoder0~1_combout\ & !\myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \my_data_memory|Decoder0~6_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~230_combout\);

-- Location: LCFF_X28_Y22_N17
\my_data_memory|register[83][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][5]~regout\);

-- Location: LCFF_X33_Y22_N21
\my_data_memory|register[87][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][5]~regout\);

-- Location: LCFF_X41_Y25_N17
\my_data_memory|register[86][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][5]~regout\);

-- Location: LCCOMB_X33_Y22_N18
\MuxResSrc|out_mux[5]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~146_combout\ = (\myULA|Add0~37_combout\ & (((\my_data_memory|register[86][5]~regout\) # (\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[82][5]~regout\ & ((!\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[82][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[86][5]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~146_combout\);

-- Location: LCCOMB_X33_Y22_N20
\MuxResSrc|out_mux[5]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~147_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~146_combout\ & ((\my_data_memory|register[87][5]~regout\))) # (!\MuxResSrc|out_mux[5]~146_combout\ & (\my_data_memory|register[83][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[83][5]~regout\,
	datac => \my_data_memory|register[87][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~146_combout\,
	combout => \MuxResSrc|out_mux[5]~147_combout\);

-- Location: LCCOMB_X31_Y20_N4
\my_data_memory|register[70][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[70][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[70][5]~feeder_combout\);

-- Location: LCFF_X31_Y20_N5
\my_data_memory|register[70][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[70][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][5]~regout\);

-- Location: LCFF_X34_Y24_N21
\my_data_memory|register[66][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][5]~regout\);

-- Location: LCFF_X29_Y24_N1
\my_data_memory|register[71][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][5]~regout\);

-- Location: LCFF_X33_Y25_N17
\my_data_memory|register[67][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][5]~regout\);

-- Location: LCCOMB_X33_Y25_N16
\MuxResSrc|out_mux[5]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~150_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[71][5]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[67][5]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[71][5]~regout\,
	datac => \my_data_memory|register[67][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~150_combout\);

-- Location: LCCOMB_X34_Y24_N20
\MuxResSrc|out_mux[5]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~151_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~150_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~150_combout\ & (\my_data_memory|register[70][5]~regout\)) # 
-- (!\MuxResSrc|out_mux[5]~150_combout\ & ((\my_data_memory|register[66][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[70][5]~regout\,
	datac => \my_data_memory|register[66][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~150_combout\,
	combout => \MuxResSrc|out_mux[5]~151_combout\);

-- Location: LCCOMB_X30_Y21_N22
\my_data_memory|Decoder0~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~235_combout\ = (\my_data_memory|Decoder0~8_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~8_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~235_combout\);

-- Location: LCFF_X30_Y21_N25
\my_data_memory|register[98][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][5]~regout\);

-- Location: LCFF_X33_Y21_N11
\my_data_memory|register[103][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][5]~regout\);

-- Location: LCCOMB_X33_Y21_N10
\MuxResSrc|out_mux[5]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~148_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[103][5]~regout\))) # (!\myULA|Add0~37_combout\ & (\my_data_memory|register[99][5]~regout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[99][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[103][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~148_combout\);

-- Location: LCCOMB_X30_Y21_N24
\MuxResSrc|out_mux[5]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~149_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~148_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~148_combout\ & (\my_data_memory|register[102][5]~regout\)) # 
-- (!\MuxResSrc|out_mux[5]~148_combout\ & ((\my_data_memory|register[98][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[102][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[98][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~148_combout\,
	combout => \MuxResSrc|out_mux[5]~149_combout\);

-- Location: LCCOMB_X34_Y24_N2
\MuxResSrc|out_mux[5]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~152_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[5]~149_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[5]~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[5]~151_combout\,
	datad => \MuxResSrc|out_mux[5]~149_combout\,
	combout => \MuxResSrc|out_mux[5]~152_combout\);

-- Location: LCCOMB_X34_Y24_N0
\MuxResSrc|out_mux[5]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~155_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~152_combout\ & (\MuxResSrc|out_mux[5]~154_combout\)) # (!\MuxResSrc|out_mux[5]~152_combout\ & ((\MuxResSrc|out_mux[5]~147_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[5]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~154_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[5]~147_combout\,
	datad => \MuxResSrc|out_mux[5]~152_combout\,
	combout => \MuxResSrc|out_mux[5]~155_combout\);

-- Location: LCFF_X32_Y20_N25
\my_data_memory|register[101][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][5]~regout\);

-- Location: LCFF_X30_Y20_N1
\my_data_memory|register[100][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][5]~regout\);

-- Location: LCFF_X30_Y20_N7
\my_data_memory|register[96][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][5]~regout\);

-- Location: LCCOMB_X30_Y20_N6
\MuxResSrc|out_mux[5]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~156_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[97][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[96][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[97][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[96][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~156_combout\);

-- Location: LCCOMB_X30_Y20_N0
\MuxResSrc|out_mux[5]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~157_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~156_combout\ & (\my_data_memory|register[101][5]~regout\)) # (!\MuxResSrc|out_mux[5]~156_combout\ & ((\my_data_memory|register[100][5]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[101][5]~regout\,
	datac => \my_data_memory|register[100][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~156_combout\,
	combout => \MuxResSrc|out_mux[5]~157_combout\);

-- Location: LCFF_X33_Y24_N5
\my_data_memory|register[64][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][5]~regout\);

-- Location: LCFF_X32_Y22_N19
\my_data_memory|register[65][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][5]~regout\);

-- Location: LCCOMB_X32_Y22_N18
\MuxResSrc|out_mux[5]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~160_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[69][5]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[65][5]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[69][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[65][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~160_combout\);

-- Location: LCCOMB_X33_Y24_N4
\MuxResSrc|out_mux[5]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~161_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~160_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~160_combout\ & (\my_data_memory|register[68][5]~regout\)) # 
-- (!\MuxResSrc|out_mux[5]~160_combout\ & ((\my_data_memory|register[64][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[68][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[64][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~160_combout\,
	combout => \MuxResSrc|out_mux[5]~161_combout\);

-- Location: LCCOMB_X28_Y23_N0
\my_data_memory|register[81][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[81][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[81][5]~feeder_combout\);

-- Location: LCFF_X28_Y23_N1
\my_data_memory|register[81][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[81][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][5]~regout\);

-- Location: LCFF_X32_Y24_N13
\my_data_memory|register[85][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][5]~regout\);

-- Location: LCFF_X32_Y27_N29
\my_data_memory|register[80][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][5]~regout\);

-- Location: LCCOMB_X32_Y27_N28
\MuxResSrc|out_mux[5]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~158_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[84][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[80][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[84][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[80][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~158_combout\);

-- Location: LCCOMB_X32_Y24_N12
\MuxResSrc|out_mux[5]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~159_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~158_combout\ & ((\my_data_memory|register[85][5]~regout\))) # (!\MuxResSrc|out_mux[5]~158_combout\ & (\my_data_memory|register[81][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[81][5]~regout\,
	datac => \my_data_memory|register[85][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~158_combout\,
	combout => \MuxResSrc|out_mux[5]~159_combout\);

-- Location: LCCOMB_X34_Y24_N14
\MuxResSrc|out_mux[5]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~162_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~159_combout\))) # (!\myULA|Add0~21_combout\ & 
-- (\MuxResSrc|out_mux[5]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[5]~161_combout\,
	datad => \MuxResSrc|out_mux[5]~159_combout\,
	combout => \MuxResSrc|out_mux[5]~162_combout\);

-- Location: LCFF_X27_Y22_N9
\my_data_memory|register[117][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][5]~regout\);

-- Location: LCFF_X29_Y23_N13
\my_data_memory|register[116][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][5]~regout\);

-- Location: LCFF_X29_Y23_N23
\my_data_memory|register[112][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][5]~regout\);

-- Location: LCCOMB_X29_Y23_N22
\MuxResSrc|out_mux[5]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~163_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[116][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[112][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[116][5]~regout\,
	datac => \my_data_memory|register[112][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~163_combout\);

-- Location: LCCOMB_X27_Y22_N8
\MuxResSrc|out_mux[5]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~164_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~163_combout\ & ((\my_data_memory|register[117][5]~regout\))) # (!\MuxResSrc|out_mux[5]~163_combout\ & (\my_data_memory|register[113][5]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[113][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[117][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~163_combout\,
	combout => \MuxResSrc|out_mux[5]~164_combout\);

-- Location: LCCOMB_X34_Y24_N12
\MuxResSrc|out_mux[5]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~165_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~162_combout\ & ((\MuxResSrc|out_mux[5]~164_combout\))) # (!\MuxResSrc|out_mux[5]~162_combout\ & (\MuxResSrc|out_mux[5]~157_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[5]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[5]~157_combout\,
	datac => \MuxResSrc|out_mux[5]~162_combout\,
	datad => \MuxResSrc|out_mux[5]~164_combout\,
	combout => \MuxResSrc|out_mux[5]~165_combout\);

-- Location: LCCOMB_X35_Y24_N30
\MuxResSrc|out_mux[5]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~166_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[5]~155_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[5]~155_combout\,
	datad => \MuxResSrc|out_mux[5]~165_combout\,
	combout => \MuxResSrc|out_mux[5]~166_combout\);

-- Location: LCCOMB_X29_Y27_N24
\my_data_memory|register[91][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[91][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[91][5]~feeder_combout\);

-- Location: LCCOMB_X29_Y24_N26
\my_data_memory|Decoder0~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~266_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~71_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~266_combout\);

-- Location: LCFF_X29_Y27_N25
\my_data_memory|register[91][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[91][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][5]~regout\);

-- Location: LCCOMB_X30_Y25_N30
\my_data_memory|Decoder0~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~269_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~71_combout\ & !\myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~71_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~269_combout\);

-- Location: LCFF_X30_Y25_N11
\my_data_memory|register[123][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][5]~regout\);

-- Location: LCCOMB_X31_Y21_N8
\my_data_memory|Decoder0~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~268_combout\ = (\myULA|Equal0~0_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~71_combout\ & \myULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~71_combout\,
	datad => \myULA|Add0~30_combout\,
	combout => \my_data_memory|Decoder0~268_combout\);

-- Location: LCFF_X31_Y21_N7
\my_data_memory|register[75][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][5]~regout\);

-- Location: LCCOMB_X31_Y21_N6
\MuxResSrc|out_mux[5]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~169_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[107][5]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[75][5]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[107][5]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[75][5]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[5]~169_combout\);

-- Location: LCCOMB_X30_Y25_N10
\MuxResSrc|out_mux[5]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~170_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[5]~169_combout\ & ((\my_data_memory|register[123][5]~regout\))) # (!\MuxResSrc|out_mux[5]~169_combout\ & (\my_data_memory|register[91][5]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[5]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[91][5]~regout\,
	datac => \my_data_memory|register[123][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~169_combout\,
	combout => \MuxResSrc|out_mux[5]~170_combout\);

-- Location: LCCOMB_X31_Y24_N20
\MuxResSrc|out_mux[5]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~173_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~170_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[5]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~172_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[5]~170_combout\,
	combout => \MuxResSrc|out_mux[5]~173_combout\);

-- Location: LCCOMB_X29_Y22_N16
\my_data_memory|register[110][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[110][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[110][5]~feeder_combout\);

-- Location: LCFF_X29_Y22_N17
\my_data_memory|register[110][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[110][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][5]~regout\);

-- Location: LCCOMB_X27_Y21_N28
\my_data_memory|Decoder0~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~265_combout\ = (\my_data_memory|Decoder0~67_combout\ & (!\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~67_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~265_combout\);

-- Location: LCFF_X27_Y21_N11
\my_data_memory|register[126][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][5]~regout\);

-- Location: LCFF_X32_Y25_N3
\my_data_memory|register[78][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][5]~regout\);

-- Location: LCCOMB_X32_Y25_N2
\MuxResSrc|out_mux[5]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~167_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[94][5]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[78][5]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[94][5]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[78][5]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[5]~167_combout\);

-- Location: LCCOMB_X28_Y24_N24
\MuxResSrc|out_mux[5]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~168_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[5]~167_combout\ & ((\my_data_memory|register[126][5]~regout\))) # (!\MuxResSrc|out_mux[5]~167_combout\ & (\my_data_memory|register[110][5]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[5]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[110][5]~regout\,
	datac => \my_data_memory|register[126][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~167_combout\,
	combout => \MuxResSrc|out_mux[5]~168_combout\);

-- Location: LCCOMB_X31_Y24_N10
\MuxResSrc|out_mux[5]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~176_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~173_combout\ & (\MuxResSrc|out_mux[5]~175_combout\)) # (!\MuxResSrc|out_mux[5]~173_combout\ & ((\MuxResSrc|out_mux[5]~168_combout\))))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[5]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~175_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[5]~173_combout\,
	datad => \MuxResSrc|out_mux[5]~168_combout\,
	combout => \MuxResSrc|out_mux[5]~176_combout\);

-- Location: LCCOMB_X36_Y24_N8
\MuxResSrc|out_mux[5]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~177_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~166_combout\ & ((\MuxResSrc|out_mux[5]~176_combout\))) # (!\MuxResSrc|out_mux[5]~166_combout\ & (\MuxResSrc|out_mux[5]~145_combout\)))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[5]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[5]~145_combout\,
	datac => \MuxResSrc|out_mux[5]~166_combout\,
	datad => \MuxResSrc|out_mux[5]~176_combout\,
	combout => \MuxResSrc|out_mux[5]~177_combout\);

-- Location: LCCOMB_X36_Y24_N4
\MuxResSrc|out_mux[5]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~178_combout\ = (\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[5]~99_combout\)))) # (!\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[5]~177_combout\)) # (!\MuxResSrc|out_mux[6]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[5]~177_combout\,
	datad => \MuxResSrc|out_mux[5]~99_combout\,
	combout => \MuxResSrc|out_mux[5]~178_combout\);

-- Location: LCFF_X40_Y16_N27
\my_data_memory|register[55][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][5]~regout\);

-- Location: LCFF_X40_Y16_N21
\my_data_memory|register[51][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][5]~regout\);

-- Location: LCFF_X33_Y16_N15
\my_data_memory|register[50][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][5]~regout\);

-- Location: LCCOMB_X33_Y16_N14
\MuxResSrc|out_mux[5]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~100_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[54][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[50][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[54][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[50][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~100_combout\);

-- Location: LCCOMB_X40_Y16_N20
\MuxResSrc|out_mux[5]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~101_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~100_combout\ & (\my_data_memory|register[55][5]~regout\)) # (!\MuxResSrc|out_mux[5]~100_combout\ & ((\my_data_memory|register[51][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[55][5]~regout\,
	datac => \my_data_memory|register[51][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~100_combout\,
	combout => \MuxResSrc|out_mux[5]~101_combout\);

-- Location: LCFF_X37_Y16_N23
\my_data_memory|register[53][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][5]~regout\);

-- Location: LCFF_X37_Y16_N1
\my_data_memory|register[52][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][5]~regout\);

-- Location: LCFF_X41_Y16_N25
\my_data_memory|register[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][5]~regout\);

-- Location: LCFF_X38_Y16_N5
\my_data_memory|register[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][5]~regout\);

-- Location: LCCOMB_X38_Y16_N4
\MuxResSrc|out_mux[5]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~104_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[49][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[48][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[49][5]~regout\,
	datac => \my_data_memory|register[48][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~104_combout\);

-- Location: LCCOMB_X37_Y16_N0
\MuxResSrc|out_mux[5]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~105_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~104_combout\ & (\my_data_memory|register[53][5]~regout\)) # (!\MuxResSrc|out_mux[5]~104_combout\ & ((\my_data_memory|register[52][5]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[53][5]~regout\,
	datac => \my_data_memory|register[52][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~104_combout\,
	combout => \MuxResSrc|out_mux[5]~105_combout\);

-- Location: LCFF_X38_Y14_N13
\my_data_memory|register[60][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][5]~regout\);

-- Location: LCFF_X42_Y15_N17
\my_data_memory|register[57][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][5]~regout\);

-- Location: LCFF_X38_Y14_N27
\my_data_memory|register[56][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][5]~regout\);

-- Location: LCCOMB_X38_Y14_N26
\MuxResSrc|out_mux[5]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~102_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[57][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[56][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[57][5]~regout\,
	datac => \my_data_memory|register[56][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~102_combout\);

-- Location: LCCOMB_X38_Y14_N12
\MuxResSrc|out_mux[5]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~103_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~102_combout\ & (\my_data_memory|register[61][5]~regout\)) # (!\MuxResSrc|out_mux[5]~102_combout\ & ((\my_data_memory|register[60][5]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[61][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[60][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~102_combout\,
	combout => \MuxResSrc|out_mux[5]~103_combout\);

-- Location: LCCOMB_X36_Y16_N22
\MuxResSrc|out_mux[5]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~106_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[5]~103_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[5]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[5]~105_combout\,
	datad => \MuxResSrc|out_mux[5]~103_combout\,
	combout => \MuxResSrc|out_mux[5]~106_combout\);

-- Location: LCCOMB_X36_Y16_N12
\MuxResSrc|out_mux[5]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~109_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~106_combout\ & (\MuxResSrc|out_mux[5]~108_combout\)) # (!\MuxResSrc|out_mux[5]~106_combout\ & ((\MuxResSrc|out_mux[5]~101_combout\))))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[5]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~108_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[5]~101_combout\,
	datad => \MuxResSrc|out_mux[5]~106_combout\,
	combout => \MuxResSrc|out_mux[5]~109_combout\);

-- Location: LCFF_X40_Y23_N29
\my_data_memory|register[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][5]~regout\);

-- Location: LCFF_X40_Y23_N1
\my_data_memory|register[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][5]~regout\);

-- Location: LCFF_X37_Y23_N9
\my_data_memory|register[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][5]~regout\);

-- Location: LCCOMB_X40_Y23_N26
\MuxResSrc|out_mux[5]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~132_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[13][5]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[13][5]~regout\,
	datab => \my_data_memory|register[12][5]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~132_combout\);

-- Location: LCCOMB_X40_Y23_N0
\MuxResSrc|out_mux[5]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~133_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~132_combout\ & (\my_data_memory|register[15][5]~regout\)) # (!\MuxResSrc|out_mux[5]~132_combout\ & ((\my_data_memory|register[14][5]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[5]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[15][5]~regout\,
	datac => \my_data_memory|register[14][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~132_combout\,
	combout => \MuxResSrc|out_mux[5]~133_combout\);

-- Location: LCCOMB_X34_Y27_N24
\my_data_memory|register[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[2][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[2][5]~feeder_combout\);

-- Location: LCFF_X34_Y27_N25
\my_data_memory|register[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[2][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][5]~regout\);

-- Location: LCCOMB_X34_Y27_N26
\my_data_memory|register[1][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[1][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[1][5]~feeder_combout\);

-- Location: LCFF_X34_Y27_N27
\my_data_memory|register[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[1][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][5]~regout\);

-- Location: LCFF_X35_Y28_N29
\my_data_memory|register[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][5]~regout\);

-- Location: LCFF_X35_Y28_N15
\my_data_memory|register[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][5]~regout\);

-- Location: LCCOMB_X35_Y28_N14
\MuxResSrc|out_mux[5]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~125_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[5][5]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[5][5]~regout\,
	datac => \my_data_memory|register[4][5]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[5]~125_combout\);

-- Location: LCFF_X34_Y28_N25
\my_data_memory|register[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][5]~regout\);

-- Location: LCCOMB_X34_Y28_N24
\MuxResSrc|out_mux[5]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~126_combout\ = (\MuxResSrc|out_mux[5]~125_combout\ & ((\my_data_memory|register[7][5]~regout\) # ((!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[5]~125_combout\ & (((\my_data_memory|register[6][5]~regout\ & 
-- \myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[7][5]~regout\,
	datab => \MuxResSrc|out_mux[5]~125_combout\,
	datac => \my_data_memory|register[6][5]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[5]~126_combout\);

-- Location: LCCOMB_X35_Y27_N28
\MuxResSrc|out_mux[5]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~129_combout\ = (\MuxResSrc|out_mux[6]~127_combout\ & ((\MuxResSrc|out_mux[6]~128_combout\ & ((\MuxResSrc|out_mux[5]~126_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\my_data_memory|register[1][5]~regout\)))) # 
-- (!\MuxResSrc|out_mux[6]~127_combout\ & (((\MuxResSrc|out_mux[6]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~127_combout\,
	datab => \my_data_memory|register[1][5]~regout\,
	datac => \MuxResSrc|out_mux[5]~126_combout\,
	datad => \MuxResSrc|out_mux[6]~128_combout\,
	combout => \MuxResSrc|out_mux[5]~129_combout\);

-- Location: LCCOMB_X35_Y27_N10
\MuxResSrc|out_mux[5]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~130_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[5]~129_combout\ & (\my_data_memory|register[3][5]~regout\)) # (!\MuxResSrc|out_mux[5]~129_combout\ & ((\my_data_memory|register[2][5]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[5]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[3][5]~regout\,
	datab => \my_data_memory|register[2][5]~regout\,
	datac => \MuxResSrc|out_mux[6]~124_combout\,
	datad => \MuxResSrc|out_mux[5]~129_combout\,
	combout => \MuxResSrc|out_mux[5]~130_combout\);

-- Location: LCCOMB_X43_Y26_N28
\my_data_memory|register[29][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[29][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[29][5]~feeder_combout\);

-- Location: LCFF_X43_Y26_N29
\my_data_memory|register[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[29][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][5]~regout\);

-- Location: LCFF_X34_Y23_N17
\my_data_memory|register[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][5]~regout\);

-- Location: LCCOMB_X38_Y24_N16
\my_data_memory|register[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[28][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[28][5]~feeder_combout\);

-- Location: LCFF_X38_Y24_N17
\my_data_memory|register[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[28][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][5]~regout\);

-- Location: LCFF_X34_Y23_N7
\my_data_memory|register[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][5]~regout\);

-- Location: LCCOMB_X34_Y23_N6
\MuxResSrc|out_mux[5]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~113_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[28][5]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[24][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[28][5]~regout\,
	datac => \my_data_memory|register[24][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~113_combout\);

-- Location: LCCOMB_X34_Y23_N16
\MuxResSrc|out_mux[5]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~114_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~113_combout\ & (\my_data_memory|register[29][5]~regout\)) # (!\MuxResSrc|out_mux[5]~113_combout\ & ((\my_data_memory|register[25][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[29][5]~regout\,
	datac => \my_data_memory|register[25][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~113_combout\,
	combout => \MuxResSrc|out_mux[5]~114_combout\);

-- Location: LCFF_X35_Y26_N3
\my_data_memory|register[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][5]~regout\);

-- Location: LCFF_X35_Y26_N17
\my_data_memory|register[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][5]~regout\);

-- Location: LCFF_X35_Y24_N25
\my_data_memory|register[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][5]~regout\);

-- Location: LCFF_X35_Y24_N19
\my_data_memory|register[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][5]~regout\);

-- Location: LCCOMB_X35_Y24_N24
\MuxResSrc|out_mux[5]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~117_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[20][5]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[16][5]~regout\,
	datad => \my_data_memory|register[20][5]~regout\,
	combout => \MuxResSrc|out_mux[5]~117_combout\);

-- Location: LCCOMB_X35_Y26_N16
\MuxResSrc|out_mux[5]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~118_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~117_combout\ & (\my_data_memory|register[21][5]~regout\)) # (!\MuxResSrc|out_mux[5]~117_combout\ & ((\my_data_memory|register[17][5]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[21][5]~regout\,
	datac => \my_data_memory|register[17][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~117_combout\,
	combout => \MuxResSrc|out_mux[5]~118_combout\);

-- Location: LCCOMB_X36_Y27_N8
\my_data_memory|register[22][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[22][5]~feeder_combout\ = \myReg|Mux10~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux10~combout\,
	combout => \my_data_memory|register[22][5]~feeder_combout\);

-- Location: LCFF_X36_Y27_N9
\my_data_memory|register[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[22][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][5]~regout\);

-- Location: LCFF_X37_Y24_N25
\my_data_memory|register[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][5]~regout\);

-- Location: LCFF_X37_Y26_N13
\my_data_memory|register[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][5]~regout\);

-- Location: LCCOMB_X37_Y26_N12
\MuxResSrc|out_mux[5]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~115_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[23][5]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[19][5]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[23][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[19][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~115_combout\);

-- Location: LCCOMB_X37_Y24_N24
\MuxResSrc|out_mux[5]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~116_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[5]~115_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[5]~115_combout\ & (\my_data_memory|register[22][5]~regout\)) # 
-- (!\MuxResSrc|out_mux[5]~115_combout\ & ((\my_data_memory|register[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[22][5]~regout\,
	datac => \my_data_memory|register[18][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~115_combout\,
	combout => \MuxResSrc|out_mux[5]~116_combout\);

-- Location: LCCOMB_X35_Y26_N24
\MuxResSrc|out_mux[5]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~119_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[5]~116_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[5]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[5]~118_combout\,
	datad => \MuxResSrc|out_mux[5]~116_combout\,
	combout => \MuxResSrc|out_mux[5]~119_combout\);

-- Location: LCFF_X38_Y26_N1
\my_data_memory|register[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][5]~regout\);

-- Location: LCFF_X36_Y26_N1
\my_data_memory|register[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][5]~regout\);

-- Location: LCCOMB_X36_Y26_N0
\MuxResSrc|out_mux[5]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~120_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[27][5]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[26][5]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[27][5]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[26][5]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[5]~120_combout\);

-- Location: LCCOMB_X36_Y27_N18
\MuxResSrc|out_mux[5]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~121_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[5]~120_combout\ & ((\my_data_memory|register[31][5]~regout\))) # (!\MuxResSrc|out_mux[5]~120_combout\ & (\my_data_memory|register[30][5]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[30][5]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[31][5]~regout\,
	datad => \MuxResSrc|out_mux[5]~120_combout\,
	combout => \MuxResSrc|out_mux[5]~121_combout\);

-- Location: LCCOMB_X35_Y26_N30
\MuxResSrc|out_mux[5]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~122_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[5]~119_combout\ & ((\MuxResSrc|out_mux[5]~121_combout\))) # (!\MuxResSrc|out_mux[5]~119_combout\ & (\MuxResSrc|out_mux[5]~114_combout\)))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[5]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[5]~114_combout\,
	datac => \MuxResSrc|out_mux[5]~119_combout\,
	datad => \MuxResSrc|out_mux[5]~121_combout\,
	combout => \MuxResSrc|out_mux[5]~122_combout\);

-- Location: LCCOMB_X35_Y26_N12
\MuxResSrc|out_mux[5]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~131_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & (\MuxResSrc|out_mux[6]~123_combout\)) # (!\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[5]~122_combout\))) # 
-- (!\MuxResSrc|out_mux[6]~123_combout\ & (\MuxResSrc|out_mux[5]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~112_combout\,
	datab => \MuxResSrc|out_mux[6]~123_combout\,
	datac => \MuxResSrc|out_mux[5]~130_combout\,
	datad => \MuxResSrc|out_mux[5]~122_combout\,
	combout => \MuxResSrc|out_mux[5]~131_combout\);

-- Location: LCCOMB_X36_Y24_N24
\MuxResSrc|out_mux[5]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~134_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[5]~131_combout\ & ((\MuxResSrc|out_mux[5]~133_combout\))) # (!\MuxResSrc|out_mux[5]~131_combout\ & (\MuxResSrc|out_mux[5]~111_combout\)))) # 
-- (!\MuxResSrc|out_mux[6]~112_combout\ & (((\MuxResSrc|out_mux[5]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[5]~111_combout\,
	datab => \MuxResSrc|out_mux[6]~112_combout\,
	datac => \MuxResSrc|out_mux[5]~133_combout\,
	datad => \MuxResSrc|out_mux[5]~131_combout\,
	combout => \MuxResSrc|out_mux[5]~134_combout\);

-- Location: LCCOMB_X36_Y24_N30
\MuxResSrc|out_mux[5]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~135_combout\ = (\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[5]~109_combout\) # ((!\MuxResSrc|out_mux[6]~98_combout\)))) # (!\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[5]~134_combout\) # 
-- (\MuxResSrc|out_mux[6]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[5]~109_combout\,
	datac => \MuxResSrc|out_mux[5]~134_combout\,
	datad => \MuxResSrc|out_mux[6]~98_combout\,
	combout => \MuxResSrc|out_mux[5]~135_combout\);

-- Location: LCCOMB_X36_Y24_N2
\MuxResSrc|out_mux[5]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~179_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & (\MuxResSrc|out_mux[5]~99_combout\)) # (!\MuxResSrc|out_mux[6]~44_combout\ & (((\MuxResSrc|out_mux[5]~178_combout\ & \MuxResSrc|out_mux[5]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~44_combout\,
	datab => \MuxResSrc|out_mux[5]~99_combout\,
	datac => \MuxResSrc|out_mux[5]~178_combout\,
	datad => \MuxResSrc|out_mux[5]~135_combout\,
	combout => \MuxResSrc|out_mux[5]~179_combout\);

-- Location: LCCOMB_X36_Y24_N0
\MuxResSrc|out_mux[5]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~180_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & (\MuxResSrc|out_mux[5]~87_combout\)) # (!\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[5]~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxResSrc|out_mux[5]~87_combout\,
	datac => \MuxResSrc|out_mux[6]~1381_combout\,
	datad => \MuxResSrc|out_mux[5]~179_combout\,
	combout => \MuxResSrc|out_mux[5]~180_combout\);

-- Location: LCCOMB_X36_Y24_N12
\MuxResSrc|out_mux[5]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[5]~181_combout\ = (\my_unit_control|ResultSrc$latch~combout\ & (((\MuxResSrc|out_mux[5]~180_combout\)))) # (!\my_unit_control|ResultSrc$latch~combout\ & ((\my_unit_control|RegWrite~combout\ & (\myULA|Add0~41_combout\)) # 
-- (!\my_unit_control|RegWrite~combout\ & ((\MuxResSrc|out_mux[5]~180_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ResultSrc$latch~combout\,
	datab => \my_unit_control|RegWrite~combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[5]~180_combout\,
	combout => \MuxResSrc|out_mux[5]~181_combout\);

-- Location: LCCOMB_X37_Y22_N2
\myReg|register[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|register[2][5]~feeder_combout\ = \MuxResSrc|out_mux[5]~181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxResSrc|out_mux[5]~181_combout\,
	combout => \myReg|register[2][5]~feeder_combout\);

-- Location: LCFF_X37_Y22_N3
\myReg|register[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|register[2][5]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][5]~regout\);

-- Location: LCFF_X35_Y21_N1
\myReg|register[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[5]~181_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][5]~regout\);

-- Location: LCFF_X36_Y24_N13
\myReg|register[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \MuxResSrc|out_mux[5]~181_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][5]~regout\);

-- Location: LCFF_X36_Y21_N17
\myReg|register[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[5]~181_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][5]~regout\);

-- Location: LCFF_X37_Y21_N29
\myReg|register[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[5]~181_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][5]~regout\);

-- Location: LCCOMB_X37_Y21_N28
\myReg|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux10~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & (((!\my_instruction_memory|WideOr1~1_combout\)))) # (!\my_instruction_memory|RD[20]~8_combout\ & ((\my_instruction_memory|WideOr1~1_combout\ & ((\myReg|register[4][5]~regout\))) # 
-- (!\my_instruction_memory|WideOr1~1_combout\ & (\myReg|register[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[20]~8_combout\,
	datab => \myReg|register[6][5]~regout\,
	datac => \myReg|register[4][5]~regout\,
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myReg|Mux10~0_combout\);

-- Location: LCCOMB_X36_Y21_N30
\myReg|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux10~1_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & ((\myReg|Mux10~0_combout\ & ((\myReg|register[7][5]~regout\))) # (!\myReg|Mux10~0_combout\ & (\myReg|register[5][5]~regout\)))) # (!\my_instruction_memory|RD[20]~8_combout\ & 
-- (((\myReg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[5][5]~regout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \myReg|register[7][5]~regout\,
	datad => \myReg|Mux10~0_combout\,
	combout => \myReg|Mux10~1_combout\);

-- Location: LCCOMB_X35_Y21_N0
\myReg|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux10~2_combout\ = (\myReg|Mux9~2_combout\ & (((\myReg|Mux10~1_combout\)) # (!\myReg|Mux9~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|Mux9~1_combout\ & (\myReg|register[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~2_combout\,
	datab => \myReg|Mux9~1_combout\,
	datac => \myReg|register[1][5]~regout\,
	datad => \myReg|Mux10~1_combout\,
	combout => \myReg|Mux10~2_combout\);

-- Location: LCCOMB_X35_Y22_N14
\myReg|Mux10\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux10~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux10~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux10~2_combout\ & (\myReg|register[3][5]~regout\)) # (!\myReg|Mux10~2_combout\ & ((\myReg|register[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][5]~regout\,
	datab => \myReg|Mux9~0_combout\,
	datac => \myReg|register[2][5]~regout\,
	datad => \myReg|Mux10~2_combout\,
	combout => \myReg|Mux10~combout\);

-- Location: LCCOMB_X35_Y22_N8
\myULA|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~0_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & ((!\MuxImmSrc|Mux2~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux10~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \myReg|Mux10~combout\,
	datad => \MuxImmSrc|Mux2~0_combout\,
	combout => \myULA|Add0~0_combout\);

-- Location: LCCOMB_X35_Y20_N26
\myULA|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~41_combout\ = (\myULA|Add0~22_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~18_combout\,
	datad => \myULA|Add0~22_combout\,
	combout => \myULA|Add0~41_combout\);

-- Location: LCCOMB_X29_Y15_N10
\my_data_memory|register[182][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[182][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[182][1]~feeder_combout\);

-- Location: LCFF_X29_Y15_N11
\my_data_memory|register[182][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[182][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][1]~regout\);

-- Location: LCCOMB_X32_Y14_N24
\my_data_memory|register[174][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[174][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[174][1]~feeder_combout\);

-- Location: LCFF_X32_Y14_N25
\my_data_memory|register[174][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[174][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][1]~regout\);

-- Location: LCFF_X27_Y16_N17
\my_data_memory|register[166][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[166][1]~regout\);

-- Location: LCCOMB_X27_Y16_N16
\MuxResSrc|out_mux[1]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~714_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[174][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[166][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[174][1]~regout\,
	datac => \my_data_memory|register[166][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~714_combout\);

-- Location: LCCOMB_X32_Y15_N22
\MuxResSrc|out_mux[1]~715\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~715_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~714_combout\ & (\my_data_memory|register[190][1]~regout\)) # (!\MuxResSrc|out_mux[1]~714_combout\ & ((\my_data_memory|register[182][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[190][1]~regout\,
	datab => \my_data_memory|register[182][1]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[1]~714_combout\,
	combout => \MuxResSrc|out_mux[1]~715_combout\);

-- Location: LCFF_X32_Y17_N13
\my_data_memory|register[148][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][1]~regout\);

-- Location: LCFF_X32_Y13_N23
\my_data_memory|register[132][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][1]~regout\);

-- Location: LCCOMB_X32_Y13_N22
\MuxResSrc|out_mux[1]~711\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~711_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[140][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[132][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[140][1]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[132][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~711_combout\);

-- Location: LCCOMB_X32_Y17_N12
\MuxResSrc|out_mux[1]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~712_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~711_combout\ & (\my_data_memory|register[156][1]~regout\)) # (!\MuxResSrc|out_mux[1]~711_combout\ & ((\my_data_memory|register[148][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[156][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[148][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~711_combout\,
	combout => \MuxResSrc|out_mux[1]~712_combout\);

-- Location: LCCOMB_X33_Y17_N26
\MuxResSrc|out_mux[1]~713\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~713_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[1]~710_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[1]~712_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~710_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[1]~712_combout\,
	combout => \MuxResSrc|out_mux[1]~713_combout\);

-- Location: LCCOMB_X33_Y17_N24
\MuxResSrc|out_mux[1]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~716_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~713_combout\ & ((\MuxResSrc|out_mux[1]~715_combout\))) # (!\MuxResSrc|out_mux[1]~713_combout\ & (\MuxResSrc|out_mux[1]~708_combout\)))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[1]~713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~708_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[1]~715_combout\,
	datad => \MuxResSrc|out_mux[1]~713_combout\,
	combout => \MuxResSrc|out_mux[1]~716_combout\);

-- Location: LCFF_X34_Y16_N19
\my_data_memory|register[170][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][1]~regout\);

-- Location: LCFF_X29_Y16_N1
\my_data_memory|register[186][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][1]~regout\);

-- Location: LCCOMB_X28_Y19_N8
\my_data_memory|register[154][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[154][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[154][1]~feeder_combout\);

-- Location: LCFF_X28_Y19_N9
\my_data_memory|register[154][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[154][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][1]~regout\);

-- Location: LCCOMB_X28_Y16_N12
\MuxResSrc|out_mux[1]~724\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~724_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[154][1]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[138][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[138][1]~regout\,
	datab => \my_data_memory|register[154][1]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~724_combout\);

-- Location: LCCOMB_X29_Y16_N0
\MuxResSrc|out_mux[1]~725\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~725_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~724_combout\ & ((\my_data_memory|register[186][1]~regout\))) # (!\MuxResSrc|out_mux[1]~724_combout\ & (\my_data_memory|register[170][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[170][1]~regout\,
	datac => \my_data_memory|register[186][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~724_combout\,
	combout => \MuxResSrc|out_mux[1]~725_combout\);

-- Location: LCFF_X27_Y16_N23
\my_data_memory|register[162][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][1]~regout\);

-- Location: LCFF_X29_Y16_N27
\my_data_memory|register[178][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][1]~regout\);

-- Location: LCFF_X28_Y17_N25
\my_data_memory|register[146][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][1]~regout\);

-- Location: LCCOMB_X28_Y19_N14
\MuxResSrc|out_mux[1]~717\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~717_combout\ = (\myULA|Add0~21_combout\ & (((\my_data_memory|register[146][1]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (\my_data_memory|register[130][1]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[130][1]~regout\,
	datab => \my_data_memory|register[146][1]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~717_combout\);

-- Location: LCCOMB_X29_Y16_N26
\MuxResSrc|out_mux[1]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~718_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~717_combout\ & ((\my_data_memory|register[178][1]~regout\))) # (!\MuxResSrc|out_mux[1]~717_combout\ & (\my_data_memory|register[162][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[162][1]~regout\,
	datac => \my_data_memory|register[178][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~717_combout\,
	combout => \MuxResSrc|out_mux[1]~718_combout\);

-- Location: LCFF_X32_Y15_N25
\my_data_memory|register[152][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][1]~regout\);

-- Location: LCFF_X32_Y16_N7
\my_data_memory|register[184][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][1]~regout\);

-- Location: LCCOMB_X32_Y16_N6
\MuxResSrc|out_mux[1]~720\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~720_combout\ = (\MuxResSrc|out_mux[1]~719_combout\ & (((\my_data_memory|register[184][1]~regout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[1]~719_combout\ & (\my_data_memory|register[152][1]~regout\ & 
-- ((\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~719_combout\,
	datab => \my_data_memory|register[152][1]~regout\,
	datac => \my_data_memory|register[184][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~720_combout\);

-- Location: LCFF_X29_Y19_N7
\my_data_memory|register[144][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][1]~regout\);

-- Location: LCCOMB_X35_Y14_N26
\my_data_memory|register[160][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[160][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[160][1]~feeder_combout\);

-- Location: LCFF_X35_Y14_N27
\my_data_memory|register[160][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[160][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][1]~regout\);

-- Location: LCFF_X34_Y21_N19
\my_data_memory|register[128][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][1]~regout\);

-- Location: LCCOMB_X34_Y21_N18
\MuxResSrc|out_mux[1]~721\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~721_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[160][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[128][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[160][1]~regout\,
	datac => \my_data_memory|register[128][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~721_combout\);

-- Location: LCCOMB_X34_Y14_N4
\MuxResSrc|out_mux[1]~722\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~722_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~721_combout\ & (\my_data_memory|register[176][1]~regout\)) # (!\MuxResSrc|out_mux[1]~721_combout\ & ((\my_data_memory|register[144][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[176][1]~regout\,
	datab => \my_data_memory|register[144][1]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[1]~721_combout\,
	combout => \MuxResSrc|out_mux[1]~722_combout\);

-- Location: LCCOMB_X33_Y17_N22
\MuxResSrc|out_mux[1]~723\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~723_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[1]~720_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[1]~720_combout\,
	datad => \MuxResSrc|out_mux[1]~722_combout\,
	combout => \MuxResSrc|out_mux[1]~723_combout\);

-- Location: LCCOMB_X33_Y17_N0
\MuxResSrc|out_mux[1]~726\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~726_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~723_combout\ & (\MuxResSrc|out_mux[1]~725_combout\)) # (!\MuxResSrc|out_mux[1]~723_combout\ & ((\MuxResSrc|out_mux[1]~718_combout\))))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[1]~723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[1]~725_combout\,
	datac => \MuxResSrc|out_mux[1]~718_combout\,
	datad => \MuxResSrc|out_mux[1]~723_combout\,
	combout => \MuxResSrc|out_mux[1]~726_combout\);

-- Location: LCCOMB_X33_Y17_N18
\MuxResSrc|out_mux[1]~727\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~727_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[1]~716_combout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\MuxResSrc|out_mux[1]~726_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[1]~716_combout\,
	datad => \MuxResSrc|out_mux[1]~726_combout\,
	combout => \MuxResSrc|out_mux[1]~727_combout\);

-- Location: LCFF_X31_Y15_N5
\my_data_memory|register[181][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][1]~regout\);

-- Location: LCFF_X29_Y17_N3
\my_data_memory|register[183][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][1]~regout\);

-- Location: LCFF_X28_Y17_N11
\my_data_memory|register[151][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][1]~regout\);

-- Location: LCFF_X29_Y20_N27
\my_data_memory|register[149][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][1]~regout\);

-- Location: LCCOMB_X29_Y20_N26
\MuxResSrc|out_mux[1]~728\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~728_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[151][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[149][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[151][1]~regout\,
	datac => \my_data_memory|register[149][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~728_combout\);

-- Location: LCCOMB_X29_Y17_N2
\MuxResSrc|out_mux[1]~729\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~729_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~728_combout\ & ((\my_data_memory|register[183][1]~regout\))) # (!\MuxResSrc|out_mux[1]~728_combout\ & (\my_data_memory|register[181][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[181][1]~regout\,
	datac => \my_data_memory|register[183][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~728_combout\,
	combout => \MuxResSrc|out_mux[1]~729_combout\);

-- Location: LCFF_X31_Y15_N31
\my_data_memory|register[165][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][1]~regout\);

-- Location: LCFF_X30_Y15_N15
\my_data_memory|register[167][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][1]~regout\);

-- Location: LCFF_X30_Y15_N19
\my_data_memory|register[135][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][1]~regout\);

-- Location: LCCOMB_X30_Y15_N28
\MuxResSrc|out_mux[1]~732\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~732_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[135][1]~regout\) # (\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[133][1]~regout\ & ((!\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[133][1]~regout\,
	datab => \my_data_memory|register[135][1]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~732_combout\);

-- Location: LCCOMB_X30_Y15_N14
\MuxResSrc|out_mux[1]~733\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~733_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~732_combout\ & ((\my_data_memory|register[167][1]~regout\))) # (!\MuxResSrc|out_mux[1]~732_combout\ & (\my_data_memory|register[165][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[165][1]~regout\,
	datac => \my_data_memory|register[167][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~732_combout\,
	combout => \MuxResSrc|out_mux[1]~733_combout\);

-- Location: LCFF_X30_Y13_N29
\my_data_memory|register[175][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][1]~regout\);

-- Location: LCFF_X33_Y26_N3
\my_data_memory|register[143][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][1]~regout\);

-- Location: LCFF_X31_Y13_N3
\my_data_memory|register[141][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][1]~regout\);

-- Location: LCCOMB_X31_Y13_N2
\MuxResSrc|out_mux[1]~730\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~730_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[143][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[141][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[143][1]~regout\,
	datac => \my_data_memory|register[141][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~730_combout\);

-- Location: LCCOMB_X30_Y13_N28
\MuxResSrc|out_mux[1]~731\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~731_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~730_combout\ & ((\my_data_memory|register[175][1]~regout\))) # (!\MuxResSrc|out_mux[1]~730_combout\ & (\my_data_memory|register[173][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[173][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[175][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~730_combout\,
	combout => \MuxResSrc|out_mux[1]~731_combout\);

-- Location: LCCOMB_X30_Y15_N16
\MuxResSrc|out_mux[1]~734\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~734_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[1]~731_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[1]~733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[1]~733_combout\,
	datad => \MuxResSrc|out_mux[1]~731_combout\,
	combout => \MuxResSrc|out_mux[1]~734_combout\);

-- Location: LCCOMB_X33_Y17_N20
\MuxResSrc|out_mux[1]~737\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~737_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~734_combout\ & (\MuxResSrc|out_mux[1]~736_combout\)) # (!\MuxResSrc|out_mux[1]~734_combout\ & ((\MuxResSrc|out_mux[1]~729_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[1]~734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~736_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[1]~729_combout\,
	datad => \MuxResSrc|out_mux[1]~734_combout\,
	combout => \MuxResSrc|out_mux[1]~737_combout\);

-- Location: LCFF_X31_Y19_N31
\my_data_memory|register[177][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][1]~regout\);

-- Location: LCFF_X29_Y17_N25
\my_data_memory|register[179][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][1]~regout\);

-- Location: LCFF_X28_Y18_N27
\my_data_memory|register[145][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[145][1]~regout\);

-- Location: LCFF_X28_Y18_N29
\my_data_memory|register[147][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][1]~regout\);

-- Location: LCCOMB_X28_Y18_N26
\MuxResSrc|out_mux[1]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~697_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~41_combout\) # ((\my_data_memory|register[147][1]~regout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~41_combout\ & (\my_data_memory|register[145][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[145][1]~regout\,
	datad => \my_data_memory|register[147][1]~regout\,
	combout => \MuxResSrc|out_mux[1]~697_combout\);

-- Location: LCCOMB_X29_Y17_N24
\MuxResSrc|out_mux[1]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~698_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~697_combout\ & ((\my_data_memory|register[179][1]~regout\))) # (!\MuxResSrc|out_mux[1]~697_combout\ & (\my_data_memory|register[177][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[177][1]~regout\,
	datac => \my_data_memory|register[179][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~697_combout\,
	combout => \MuxResSrc|out_mux[1]~698_combout\);

-- Location: LCFF_X29_Y14_N15
\my_data_memory|register[169][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][1]~regout\);

-- Location: LCFF_X28_Y14_N29
\my_data_memory|register[137][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][1]~regout\);

-- Location: LCCOMB_X29_Y14_N0
\MuxResSrc|out_mux[1]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~699_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[139][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[137][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[139][1]~regout\,
	datab => \my_data_memory|register[137][1]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~699_combout\);

-- Location: LCCOMB_X29_Y14_N14
\MuxResSrc|out_mux[1]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~700_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~699_combout\ & (\my_data_memory|register[171][1]~regout\)) # (!\MuxResSrc|out_mux[1]~699_combout\ & ((\my_data_memory|register[169][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[171][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[169][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~699_combout\,
	combout => \MuxResSrc|out_mux[1]~700_combout\);

-- Location: LCFF_X34_Y14_N11
\my_data_memory|register[161][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][1]~regout\);

-- Location: LCFF_X29_Y14_N3
\my_data_memory|register[163][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][1]~regout\);

-- Location: LCFF_X31_Y19_N5
\my_data_memory|register[129][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][1]~regout\);

-- Location: LCCOMB_X31_Y19_N4
\MuxResSrc|out_mux[1]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~701_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[131][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[129][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[131][1]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[129][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~701_combout\);

-- Location: LCCOMB_X29_Y14_N2
\MuxResSrc|out_mux[1]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~702_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~701_combout\ & ((\my_data_memory|register[163][1]~regout\))) # (!\MuxResSrc|out_mux[1]~701_combout\ & (\my_data_memory|register[161][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[161][1]~regout\,
	datac => \my_data_memory|register[163][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~701_combout\,
	combout => \MuxResSrc|out_mux[1]~702_combout\);

-- Location: LCCOMB_X29_Y14_N28
\MuxResSrc|out_mux[1]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~703_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[1]~700_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[1]~700_combout\,
	datad => \MuxResSrc|out_mux[1]~702_combout\,
	combout => \MuxResSrc|out_mux[1]~703_combout\);

-- Location: LCCOMB_X33_Y17_N12
\MuxResSrc|out_mux[1]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~706_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~703_combout\ & (\MuxResSrc|out_mux[1]~705_combout\)) # (!\MuxResSrc|out_mux[1]~703_combout\ & ((\MuxResSrc|out_mux[1]~698_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[1]~703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~705_combout\,
	datab => \MuxResSrc|out_mux[1]~698_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[1]~703_combout\,
	combout => \MuxResSrc|out_mux[1]~706_combout\);

-- Location: LCCOMB_X33_Y17_N2
\MuxResSrc|out_mux[1]~738\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~738_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~727_combout\ & (\MuxResSrc|out_mux[1]~737_combout\)) # (!\MuxResSrc|out_mux[1]~727_combout\ & ((\MuxResSrc|out_mux[1]~706_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[1]~727_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[1]~727_combout\,
	datac => \MuxResSrc|out_mux[1]~737_combout\,
	datad => \MuxResSrc|out_mux[1]~706_combout\,
	combout => \MuxResSrc|out_mux[1]~738_combout\);

-- Location: LCFF_X38_Y13_N27
\my_data_memory|register[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[47][1]~regout\);

-- Location: LCFF_X38_Y13_N15
\my_data_memory|register[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][1]~regout\);

-- Location: LCCOMB_X38_Y13_N28
\MuxResSrc|out_mux[1]~746\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~746_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[39][1]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[35][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[35][1]~regout\,
	datab => \my_data_memory|register[39][1]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[1]~746_combout\);

-- Location: LCCOMB_X38_Y13_N26
\MuxResSrc|out_mux[1]~747\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~747_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~746_combout\ & ((\my_data_memory|register[47][1]~regout\))) # (!\MuxResSrc|out_mux[1]~746_combout\ & (\my_data_memory|register[43][1]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[1]~746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[43][1]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[47][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~746_combout\,
	combout => \MuxResSrc|out_mux[1]~747_combout\);

-- Location: LCFF_X36_Y13_N25
\my_data_memory|register[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][1]~regout\);

-- Location: LCFF_X35_Y13_N15
\my_data_memory|register[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][1]~regout\);

-- Location: LCCOMB_X35_Y13_N14
\MuxResSrc|out_mux[1]~739\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~739_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[41][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[33][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[41][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[33][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~739_combout\);

-- Location: LCCOMB_X36_Y13_N24
\MuxResSrc|out_mux[1]~740\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~740_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~739_combout\ & ((\my_data_memory|register[45][1]~regout\))) # (!\MuxResSrc|out_mux[1]~739_combout\ & (\my_data_memory|register[37][1]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[37][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[45][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~739_combout\,
	combout => \MuxResSrc|out_mux[1]~740_combout\);

-- Location: LCFF_X37_Y15_N9
\my_data_memory|register[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][1]~regout\);

-- Location: LCCOMB_X36_Y15_N8
\my_data_memory|register[38][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[38][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[38][1]~feeder_combout\);

-- Location: LCFF_X36_Y15_N9
\my_data_memory|register[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[38][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][1]~regout\);

-- Location: LCFF_X34_Y13_N11
\my_data_memory|register[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][1]~regout\);

-- Location: LCCOMB_X34_Y13_N10
\MuxResSrc|out_mux[1]~741\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~741_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[38][1]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[34][1]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[38][1]~regout\,
	datac => \my_data_memory|register[34][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~741_combout\);

-- Location: LCCOMB_X37_Y15_N8
\MuxResSrc|out_mux[1]~742\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~742_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~741_combout\ & (\my_data_memory|register[46][1]~regout\)) # (!\MuxResSrc|out_mux[1]~741_combout\ & ((\my_data_memory|register[42][1]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[1]~741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[46][1]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[42][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~741_combout\,
	combout => \MuxResSrc|out_mux[1]~742_combout\);

-- Location: LCFF_X37_Y14_N15
\my_data_memory|register[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][1]~regout\);

-- Location: LCFF_X37_Y17_N7
\my_data_memory|register[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][1]~regout\);

-- Location: LCCOMB_X37_Y17_N6
\MuxResSrc|out_mux[1]~743\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~743_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[40][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[32][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[40][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[32][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~743_combout\);

-- Location: LCCOMB_X37_Y14_N14
\MuxResSrc|out_mux[1]~744\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~744_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~743_combout\ & ((\my_data_memory|register[44][1]~regout\))) # (!\MuxResSrc|out_mux[1]~743_combout\ & (\my_data_memory|register[36][1]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[36][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[44][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~743_combout\,
	combout => \MuxResSrc|out_mux[1]~744_combout\);

-- Location: LCCOMB_X37_Y15_N30
\MuxResSrc|out_mux[1]~745\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~745_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[1]~742_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[1]~744_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[1]~742_combout\,
	datad => \MuxResSrc|out_mux[1]~744_combout\,
	combout => \MuxResSrc|out_mux[1]~745_combout\);

-- Location: LCCOMB_X37_Y15_N4
\MuxResSrc|out_mux[1]~748\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~748_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~745_combout\ & (\MuxResSrc|out_mux[1]~747_combout\)) # (!\MuxResSrc|out_mux[1]~745_combout\ & ((\MuxResSrc|out_mux[1]~740_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[1]~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[1]~747_combout\,
	datac => \MuxResSrc|out_mux[1]~740_combout\,
	datad => \MuxResSrc|out_mux[1]~745_combout\,
	combout => \MuxResSrc|out_mux[1]~748_combout\);

-- Location: LCFF_X41_Y16_N19
\my_data_memory|register[59][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][1]~regout\);

-- Location: LCCOMB_X40_Y15_N18
\my_data_memory|Decoder0~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~181_combout\ = (\myULA|Add0~21_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~0_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~181_combout\);

-- Location: LCFF_X41_Y17_N7
\my_data_memory|register[63][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[63][1]~regout\);

-- Location: LCCOMB_X40_Y16_N28
\my_data_memory|register[51][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[51][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[51][1]~feeder_combout\);

-- Location: LCFF_X40_Y16_N29
\my_data_memory|register[51][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[51][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[51][1]~regout\);

-- Location: LCCOMB_X41_Y17_N28
\MuxResSrc|out_mux[1]~819\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~819_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[55][1]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[51][1]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[55][1]~regout\,
	datab => \my_data_memory|register[51][1]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~819_combout\);

-- Location: LCCOMB_X41_Y17_N6
\MuxResSrc|out_mux[1]~820\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~820_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~819_combout\ & ((\my_data_memory|register[63][1]~regout\))) # (!\MuxResSrc|out_mux[1]~819_combout\ & (\my_data_memory|register[59][1]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[1]~819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[59][1]~regout\,
	datac => \my_data_memory|register[63][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~819_combout\,
	combout => \MuxResSrc|out_mux[1]~820_combout\);

-- Location: LCCOMB_X43_Y24_N28
\my_data_memory|Decoder0~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~179_combout\ = (\my_data_memory|Decoder0~0_combout\ & (!\myULA|Add0~40_combout\ & (\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~67_combout\,
	combout => \my_data_memory|Decoder0~179_combout\);

-- Location: LCFF_X42_Y16_N23
\my_data_memory|register[62][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][1]~regout\);

-- Location: LCFF_X33_Y16_N27
\my_data_memory|register[50][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][1]~regout\);

-- Location: LCCOMB_X33_Y16_N26
\MuxResSrc|out_mux[1]~812\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~812_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[54][1]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[50][1]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[54][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[50][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~812_combout\);

-- Location: LCCOMB_X42_Y16_N22
\MuxResSrc|out_mux[1]~813\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~813_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~812_combout\ & ((\my_data_memory|register[62][1]~regout\))) # (!\MuxResSrc|out_mux[1]~812_combout\ & (\my_data_memory|register[58][1]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[1]~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[58][1]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[62][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~812_combout\,
	combout => \MuxResSrc|out_mux[1]~813_combout\);

-- Location: LCCOMB_X40_Y15_N4
\my_data_memory|register[61][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[61][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[61][1]~feeder_combout\);

-- Location: LCFF_X40_Y15_N5
\my_data_memory|register[61][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[61][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][1]~regout\);

-- Location: LCFF_X37_Y16_N29
\my_data_memory|register[53][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[53][1]~regout\);

-- Location: LCFF_X41_Y16_N9
\my_data_memory|register[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][1]~regout\);

-- Location: LCCOMB_X41_Y16_N8
\MuxResSrc|out_mux[1]~814\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~814_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[57][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[49][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[57][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[49][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~814_combout\);

-- Location: LCCOMB_X37_Y16_N28
\MuxResSrc|out_mux[1]~815\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~815_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~814_combout\ & (\my_data_memory|register[61][1]~regout\)) # (!\MuxResSrc|out_mux[1]~814_combout\ & ((\my_data_memory|register[53][1]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[61][1]~regout\,
	datac => \my_data_memory|register[53][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~814_combout\,
	combout => \MuxResSrc|out_mux[1]~815_combout\);

-- Location: LCCOMB_X37_Y23_N2
\MuxResSrc|out_mux[1]~818\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~818_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~815_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[1]~817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~817_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[1]~815_combout\,
	combout => \MuxResSrc|out_mux[1]~818_combout\);

-- Location: LCCOMB_X37_Y23_N12
\MuxResSrc|out_mux[1]~821\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~821_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~818_combout\ & (\MuxResSrc|out_mux[1]~820_combout\)) # (!\MuxResSrc|out_mux[1]~818_combout\ & ((\MuxResSrc|out_mux[1]~813_combout\))))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[1]~818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[1]~820_combout\,
	datac => \MuxResSrc|out_mux[1]~813_combout\,
	datad => \MuxResSrc|out_mux[1]~818_combout\,
	combout => \MuxResSrc|out_mux[1]~821_combout\);

-- Location: LCFF_X40_Y23_N3
\my_data_memory|register[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][1]~regout\);

-- Location: LCFF_X40_Y23_N21
\my_data_memory|register[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][1]~regout\);

-- Location: LCFF_X37_Y23_N21
\my_data_memory|register[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][1]~regout\);

-- Location: LCCOMB_X37_Y23_N20
\MuxResSrc|out_mux[1]~808\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~808_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[13][1]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[13][1]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[12][1]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[1]~808_combout\);

-- Location: LCCOMB_X40_Y23_N20
\MuxResSrc|out_mux[1]~809\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~809_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~808_combout\ & (\my_data_memory|register[15][1]~regout\)) # (!\MuxResSrc|out_mux[1]~808_combout\ & ((\my_data_memory|register[14][1]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[1]~808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[15][1]~regout\,
	datac => \my_data_memory|register[14][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~808_combout\,
	combout => \MuxResSrc|out_mux[1]~809_combout\);

-- Location: LCCOMB_X37_Y25_N18
\my_data_memory|register[11][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[11][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[11][1]~feeder_combout\);

-- Location: LCFF_X37_Y25_N19
\my_data_memory|register[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[11][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][1]~regout\);

-- Location: LCFF_X36_Y25_N19
\my_data_memory|register[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][1]~regout\);

-- Location: LCFF_X36_Y25_N1
\my_data_memory|register[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][1]~regout\);

-- Location: LCCOMB_X36_Y25_N0
\MuxResSrc|out_mux[1]~791\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~791_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[9][1]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[9][1]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[8][1]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[1]~791_combout\);

-- Location: LCCOMB_X36_Y25_N18
\MuxResSrc|out_mux[1]~792\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~792_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~791_combout\ & (\my_data_memory|register[11][1]~regout\)) # (!\MuxResSrc|out_mux[1]~791_combout\ & ((\my_data_memory|register[10][1]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[1]~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[11][1]~regout\,
	datac => \my_data_memory|register[10][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~791_combout\,
	combout => \MuxResSrc|out_mux[1]~792_combout\);

-- Location: LCFF_X36_Y26_N23
\my_data_memory|register[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][1]~regout\);

-- Location: LCFF_X36_Y26_N13
\my_data_memory|register[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][1]~regout\);

-- Location: LCCOMB_X36_Y26_N12
\MuxResSrc|out_mux[1]~793\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~793_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[22][1]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[18][1]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[22][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[18][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~793_combout\);

-- Location: LCCOMB_X36_Y26_N22
\MuxResSrc|out_mux[1]~794\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~794_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~793_combout\ & (\my_data_memory|register[30][1]~regout\)) # (!\MuxResSrc|out_mux[1]~793_combout\ & ((\my_data_memory|register[26][1]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[1]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[30][1]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[26][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~793_combout\,
	combout => \MuxResSrc|out_mux[1]~794_combout\);

-- Location: LCFF_X38_Y26_N31
\my_data_memory|register[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][1]~regout\);

-- Location: LCFF_X37_Y26_N17
\my_data_memory|register[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][1]~regout\);

-- Location: LCFF_X37_Y26_N31
\my_data_memory|register[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][1]~regout\);

-- Location: LCCOMB_X37_Y26_N30
\MuxResSrc|out_mux[1]~800\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~800_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[23][1]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[19][1]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[23][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[19][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~800_combout\);

-- Location: LCCOMB_X37_Y26_N16
\MuxResSrc|out_mux[1]~801\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~801_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~800_combout\ & (\my_data_memory|register[31][1]~regout\)) # (!\MuxResSrc|out_mux[1]~800_combout\ & ((\my_data_memory|register[27][1]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[1]~800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[31][1]~regout\,
	datac => \my_data_memory|register[27][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~800_combout\,
	combout => \MuxResSrc|out_mux[1]~801_combout\);

-- Location: LCFF_X38_Y24_N5
\my_data_memory|register[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][1]~regout\);

-- Location: LCFF_X35_Y23_N25
\my_data_memory|register[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][1]~regout\);

-- Location: LCFF_X34_Y26_N9
\my_data_memory|register[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][1]~regout\);

-- Location: LCCOMB_X34_Y26_N8
\MuxResSrc|out_mux[1]~797\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~797_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[24][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[16][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[24][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[16][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~797_combout\);

-- Location: LCCOMB_X35_Y23_N24
\MuxResSrc|out_mux[1]~798\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~798_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~797_combout\ & (\my_data_memory|register[28][1]~regout\)) # (!\MuxResSrc|out_mux[1]~797_combout\ & ((\my_data_memory|register[20][1]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[28][1]~regout\,
	datac => \my_data_memory|register[20][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~797_combout\,
	combout => \MuxResSrc|out_mux[1]~798_combout\);

-- Location: LCFF_X35_Y26_N19
\my_data_memory|register[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][1]~regout\);

-- Location: LCFF_X35_Y26_N1
\my_data_memory|register[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][1]~regout\);

-- Location: LCCOMB_X35_Y26_N0
\MuxResSrc|out_mux[1]~795\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~795_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[25][1]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[25][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[17][1]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[1]~795_combout\);

-- Location: LCCOMB_X35_Y26_N18
\MuxResSrc|out_mux[1]~796\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~796_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~795_combout\ & (\my_data_memory|register[29][1]~regout\)) # (!\MuxResSrc|out_mux[1]~795_combout\ & ((\my_data_memory|register[21][1]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[1]~795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[29][1]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[21][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~795_combout\,
	combout => \MuxResSrc|out_mux[1]~796_combout\);

-- Location: LCCOMB_X35_Y23_N22
\MuxResSrc|out_mux[1]~799\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~799_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[1]~796_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[1]~798_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[1]~798_combout\,
	datad => \MuxResSrc|out_mux[1]~796_combout\,
	combout => \MuxResSrc|out_mux[1]~799_combout\);

-- Location: LCCOMB_X35_Y23_N16
\MuxResSrc|out_mux[1]~802\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~802_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~799_combout\ & ((\MuxResSrc|out_mux[1]~801_combout\))) # (!\MuxResSrc|out_mux[1]~799_combout\ & (\MuxResSrc|out_mux[1]~794_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[1]~799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[1]~794_combout\,
	datac => \MuxResSrc|out_mux[1]~801_combout\,
	datad => \MuxResSrc|out_mux[1]~799_combout\,
	combout => \MuxResSrc|out_mux[1]~802_combout\);

-- Location: LCFF_X35_Y23_N11
\my_data_memory|register[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][1]~regout\);

-- Location: LCFF_X35_Y27_N7
\my_data_memory|register[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][1]~regout\);

-- Location: LCFF_X34_Y28_N23
\my_data_memory|register[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][1]~regout\);

-- Location: LCFF_X34_Y28_N5
\my_data_memory|register[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][1]~regout\);

-- Location: LCFF_X35_Y28_N25
\my_data_memory|register[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][1]~regout\);

-- Location: LCFF_X35_Y28_N19
\my_data_memory|register[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][1]~regout\);

-- Location: LCCOMB_X35_Y28_N18
\MuxResSrc|out_mux[1]~803\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~803_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[5][1]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[4][1]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[5][1]~regout\,
	datac => \my_data_memory|register[4][1]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[1]~803_combout\);

-- Location: LCCOMB_X34_Y28_N4
\MuxResSrc|out_mux[1]~804\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~804_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[1]~803_combout\ & ((\my_data_memory|register[7][1]~regout\))) # (!\MuxResSrc|out_mux[1]~803_combout\ & (\my_data_memory|register[6][1]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[1]~803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[6][1]~regout\,
	datac => \my_data_memory|register[7][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~803_combout\,
	combout => \MuxResSrc|out_mux[1]~804_combout\);

-- Location: LCCOMB_X35_Y27_N6
\MuxResSrc|out_mux[1]~805\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~805_combout\ = (\MuxResSrc|out_mux[6]~127_combout\ & ((\MuxResSrc|out_mux[6]~128_combout\ & ((\MuxResSrc|out_mux[1]~804_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\my_data_memory|register[1][1]~regout\)))) # 
-- (!\MuxResSrc|out_mux[6]~127_combout\ & (\MuxResSrc|out_mux[6]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~127_combout\,
	datab => \MuxResSrc|out_mux[6]~128_combout\,
	datac => \my_data_memory|register[1][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~804_combout\,
	combout => \MuxResSrc|out_mux[1]~805_combout\);

-- Location: LCCOMB_X35_Y23_N10
\MuxResSrc|out_mux[1]~806\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~806_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[1]~805_combout\ & (\my_data_memory|register[3][1]~regout\)) # (!\MuxResSrc|out_mux[1]~805_combout\ & ((\my_data_memory|register[2][1]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[1]~805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[3][1]~regout\,
	datab => \MuxResSrc|out_mux[6]~124_combout\,
	datac => \my_data_memory|register[2][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~805_combout\,
	combout => \MuxResSrc|out_mux[1]~806_combout\);

-- Location: LCCOMB_X35_Y23_N28
\MuxResSrc|out_mux[1]~807\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~807_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[6]~112_combout\) # ((\MuxResSrc|out_mux[1]~802_combout\)))) # (!\MuxResSrc|out_mux[6]~123_combout\ & (!\MuxResSrc|out_mux[6]~112_combout\ & 
-- ((\MuxResSrc|out_mux[1]~806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[6]~112_combout\,
	datac => \MuxResSrc|out_mux[1]~802_combout\,
	datad => \MuxResSrc|out_mux[1]~806_combout\,
	combout => \MuxResSrc|out_mux[1]~807_combout\);

-- Location: LCCOMB_X33_Y19_N20
\MuxResSrc|out_mux[1]~810\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~810_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[1]~807_combout\ & (\MuxResSrc|out_mux[1]~809_combout\)) # (!\MuxResSrc|out_mux[1]~807_combout\ & ((\MuxResSrc|out_mux[1]~792_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~112_combout\ & (((\MuxResSrc|out_mux[1]~807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~112_combout\,
	datab => \MuxResSrc|out_mux[1]~809_combout\,
	datac => \MuxResSrc|out_mux[1]~792_combout\,
	datad => \MuxResSrc|out_mux[1]~807_combout\,
	combout => \MuxResSrc|out_mux[1]~810_combout\);

-- Location: LCFF_X32_Y20_N19
\my_data_memory|register[101][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][1]~regout\);

-- Location: LCFF_X32_Y20_N1
\my_data_memory|register[69][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][1]~regout\);

-- Location: LCCOMB_X32_Y20_N0
\MuxResSrc|out_mux[1]~776\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~776_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[85][1]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[69][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[85][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[69][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~776_combout\);

-- Location: LCCOMB_X32_Y20_N18
\MuxResSrc|out_mux[1]~777\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~777_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~776_combout\ & (\my_data_memory|register[117][1]~regout\)) # (!\MuxResSrc|out_mux[1]~776_combout\ & ((\my_data_memory|register[101][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[117][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[101][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~776_combout\,
	combout => \MuxResSrc|out_mux[1]~777_combout\);

-- Location: LCFF_X32_Y24_N11
\my_data_memory|register[113][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][1]~regout\);

-- Location: LCCOMB_X38_Y20_N10
\my_data_memory|Decoder0~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~247_combout\ = (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~213_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|Decoder0~213_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~45_combout\,
	combout => \my_data_memory|Decoder0~247_combout\);

-- Location: LCFF_X37_Y20_N23
\my_data_memory|register[97][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][1]~regout\);

-- Location: LCFF_X38_Y20_N21
\my_data_memory|register[65][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][1]~regout\);

-- Location: LCCOMB_X38_Y20_N20
\MuxResSrc|out_mux[1]~771\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~771_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[81][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[65][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[81][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[65][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~771_combout\);

-- Location: LCCOMB_X37_Y20_N22
\MuxResSrc|out_mux[1]~772\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~772_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~771_combout\ & (\my_data_memory|register[113][1]~regout\)) # (!\MuxResSrc|out_mux[1]~771_combout\ & ((\my_data_memory|register[97][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[113][1]~regout\,
	datac => \my_data_memory|register[97][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~771_combout\,
	combout => \MuxResSrc|out_mux[1]~772_combout\);

-- Location: LCFF_X33_Y27_N9
\my_data_memory|register[80][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][1]~regout\);

-- Location: LCFF_X33_Y19_N19
\my_data_memory|register[112][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][1]~regout\);

-- Location: LCFF_X33_Y19_N13
\my_data_memory|register[64][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][1]~regout\);

-- Location: LCCOMB_X33_Y19_N12
\MuxResSrc|out_mux[1]~773\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~773_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[96][1]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[64][1]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[96][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[64][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~773_combout\);

-- Location: LCCOMB_X33_Y19_N18
\MuxResSrc|out_mux[1]~774\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~774_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~773_combout\ & ((\my_data_memory|register[112][1]~regout\))) # (!\MuxResSrc|out_mux[1]~773_combout\ & (\my_data_memory|register[80][1]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[80][1]~regout\,
	datac => \my_data_memory|register[112][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~773_combout\,
	combout => \MuxResSrc|out_mux[1]~774_combout\);

-- Location: LCCOMB_X33_Y19_N24
\MuxResSrc|out_mux[1]~775\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~775_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[1]~772_combout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\MuxResSrc|out_mux[1]~774_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[1]~772_combout\,
	datad => \MuxResSrc|out_mux[1]~774_combout\,
	combout => \MuxResSrc|out_mux[1]~775_combout\);

-- Location: LCCOMB_X29_Y23_N24
\my_data_memory|register[116][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[116][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[116][1]~feeder_combout\);

-- Location: LCFF_X29_Y23_N25
\my_data_memory|register[116][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[116][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[116][1]~regout\);

-- Location: LCFF_X31_Y23_N19
\my_data_memory|register[84][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[84][1]~regout\);

-- Location: LCCOMB_X30_Y20_N8
\my_data_memory|register[100][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[100][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[100][1]~feeder_combout\);

-- Location: LCFF_X30_Y20_N9
\my_data_memory|register[100][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[100][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][1]~regout\);

-- Location: LCFF_X31_Y23_N13
\my_data_memory|register[68][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][1]~regout\);

-- Location: LCCOMB_X31_Y23_N12
\MuxResSrc|out_mux[1]~769\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~769_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[100][1]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[68][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[100][1]~regout\,
	datac => \my_data_memory|register[68][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~769_combout\);

-- Location: LCCOMB_X31_Y23_N18
\MuxResSrc|out_mux[1]~770\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~770_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~769_combout\ & (\my_data_memory|register[116][1]~regout\)) # (!\MuxResSrc|out_mux[1]~769_combout\ & ((\my_data_memory|register[84][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[116][1]~regout\,
	datac => \my_data_memory|register[84][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~769_combout\,
	combout => \MuxResSrc|out_mux[1]~770_combout\);

-- Location: LCCOMB_X33_Y19_N22
\MuxResSrc|out_mux[1]~778\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~778_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~775_combout\ & (\MuxResSrc|out_mux[1]~777_combout\)) # (!\MuxResSrc|out_mux[1]~775_combout\ & ((\MuxResSrc|out_mux[1]~770_combout\))))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[1]~775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[1]~777_combout\,
	datac => \MuxResSrc|out_mux[1]~775_combout\,
	datad => \MuxResSrc|out_mux[1]~770_combout\,
	combout => \MuxResSrc|out_mux[1]~778_combout\);

-- Location: LCFF_X32_Y21_N27
\my_data_memory|register[99][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][1]~regout\);

-- Location: LCCOMB_X30_Y25_N20
\my_data_memory|Decoder0~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~242_combout\ = (\my_parall_in|Equal0~0_combout\ & (\my_data_memory|Decoder0~6_combout\ & !\myULA|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_in|Equal0~0_combout\,
	datab => \my_data_memory|Decoder0~6_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_data_memory|Decoder0~242_combout\);

-- Location: LCFF_X33_Y25_N11
\my_data_memory|register[115][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][1]~regout\);

-- Location: LCFF_X33_Y25_N29
\my_data_memory|register[67][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][1]~regout\);

-- Location: LCCOMB_X33_Y25_N28
\MuxResSrc|out_mux[1]~759\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~759_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[83][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[67][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[83][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[67][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~759_combout\);

-- Location: LCCOMB_X33_Y25_N10
\MuxResSrc|out_mux[1]~760\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~760_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~759_combout\ & ((\my_data_memory|register[115][1]~regout\))) # (!\MuxResSrc|out_mux[1]~759_combout\ & (\my_data_memory|register[99][1]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[99][1]~regout\,
	datac => \my_data_memory|register[115][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~759_combout\,
	combout => \MuxResSrc|out_mux[1]~760_combout\);

-- Location: LCFF_X34_Y24_N9
\my_data_memory|register[82][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][1]~regout\);

-- Location: LCFF_X34_Y24_N11
\my_data_memory|register[66][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][1]~regout\);

-- Location: LCCOMB_X30_Y21_N30
\my_data_memory|register[98][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[98][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[98][1]~feeder_combout\);

-- Location: LCFF_X30_Y21_N31
\my_data_memory|register[98][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[98][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][1]~regout\);

-- Location: LCCOMB_X34_Y24_N10
\MuxResSrc|out_mux[1]~763\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~763_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\my_data_memory|register[98][1]~regout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|register[66][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[66][1]~regout\,
	datad => \my_data_memory|register[98][1]~regout\,
	combout => \MuxResSrc|out_mux[1]~763_combout\);

-- Location: LCCOMB_X34_Y24_N8
\MuxResSrc|out_mux[1]~764\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~764_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~763_combout\ & (\my_data_memory|register[114][1]~regout\)) # (!\MuxResSrc|out_mux[1]~763_combout\ & ((\my_data_memory|register[82][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[114][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[82][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~763_combout\,
	combout => \MuxResSrc|out_mux[1]~764_combout\);

-- Location: LCFF_X31_Y20_N9
\my_data_memory|register[86][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][1]~regout\);

-- Location: LCFF_X31_Y20_N3
\my_data_memory|register[70][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[70][1]~regout\);

-- Location: LCCOMB_X31_Y20_N2
\MuxResSrc|out_mux[1]~761\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~761_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[102][1]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[70][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[102][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[70][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~761_combout\);

-- Location: LCCOMB_X31_Y20_N8
\MuxResSrc|out_mux[1]~762\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~762_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~761_combout\ & (\my_data_memory|register[118][1]~regout\)) # (!\MuxResSrc|out_mux[1]~761_combout\ & ((\my_data_memory|register[86][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[118][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[86][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~761_combout\,
	combout => \MuxResSrc|out_mux[1]~762_combout\);

-- Location: LCCOMB_X34_Y24_N16
\MuxResSrc|out_mux[1]~765\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~765_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[1]~762_combout\))) # (!\myULA|Add0~37_combout\ & 
-- (\MuxResSrc|out_mux[1]~764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[1]~764_combout\,
	datad => \MuxResSrc|out_mux[1]~762_combout\,
	combout => \MuxResSrc|out_mux[1]~765_combout\);

-- Location: LCFF_X29_Y24_N3
\my_data_memory|register[103][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][1]~regout\);

-- Location: LCFF_X29_Y24_N29
\my_data_memory|register[71][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][1]~regout\);

-- Location: LCCOMB_X29_Y24_N28
\MuxResSrc|out_mux[1]~766\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~766_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[87][1]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[71][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[87][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[71][1]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[1]~766_combout\);

-- Location: LCCOMB_X29_Y24_N2
\MuxResSrc|out_mux[1]~767\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~767_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~766_combout\ & (\my_data_memory|register[119][1]~regout\)) # (!\MuxResSrc|out_mux[1]~766_combout\ & ((\my_data_memory|register[103][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[119][1]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[103][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~766_combout\,
	combout => \MuxResSrc|out_mux[1]~767_combout\);

-- Location: LCCOMB_X34_Y24_N6
\MuxResSrc|out_mux[1]~768\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~768_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~765_combout\ & ((\MuxResSrc|out_mux[1]~767_combout\))) # (!\MuxResSrc|out_mux[1]~765_combout\ & (\MuxResSrc|out_mux[1]~760_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[1]~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[1]~760_combout\,
	datac => \MuxResSrc|out_mux[1]~765_combout\,
	datad => \MuxResSrc|out_mux[1]~767_combout\,
	combout => \MuxResSrc|out_mux[1]~768_combout\);

-- Location: LCCOMB_X33_Y19_N16
\MuxResSrc|out_mux[1]~779\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~779_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\) # (\MuxResSrc|out_mux[1]~768_combout\)))) # (!\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[1]~778_combout\ & (!\myULA|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[1]~778_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[1]~768_combout\,
	combout => \MuxResSrc|out_mux[1]~779_combout\);

-- Location: LCCOMB_X28_Y21_N6
\my_data_memory|Decoder0~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~263_combout\ = (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~67_combout\ & (!\myULA|Add0~40_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \my_data_memory|Decoder0~67_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~263_combout\);

-- Location: LCFF_X32_Y25_N7
\my_data_memory|register[94][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[94][1]~regout\);

-- Location: LCFF_X32_Y25_N29
\my_data_memory|register[78][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][1]~regout\);

-- Location: LCCOMB_X32_Y25_N28
\MuxResSrc|out_mux[1]~782\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~782_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[110][1]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[78][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[110][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[78][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~782_combout\);

-- Location: LCCOMB_X32_Y25_N6
\MuxResSrc|out_mux[1]~783\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~783_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~782_combout\ & (\my_data_memory|register[126][1]~regout\)) # (!\MuxResSrc|out_mux[1]~782_combout\ & ((\my_data_memory|register[94][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[126][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[94][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~782_combout\,
	combout => \MuxResSrc|out_mux[1]~783_combout\);

-- Location: LCFF_X31_Y24_N19
\my_data_memory|register[90][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][1]~regout\);

-- Location: LCFF_X31_Y24_N13
\my_data_memory|register[74][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][1]~regout\);

-- Location: LCCOMB_X31_Y24_N12
\MuxResSrc|out_mux[1]~784\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~784_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[106][1]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[74][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[106][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[74][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~784_combout\);

-- Location: LCCOMB_X31_Y24_N18
\MuxResSrc|out_mux[1]~785\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~785_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[1]~784_combout\ & (\my_data_memory|register[122][1]~regout\)) # (!\MuxResSrc|out_mux[1]~784_combout\ & ((\my_data_memory|register[90][1]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[1]~784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[122][1]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[90][1]~regout\,
	datad => \MuxResSrc|out_mux[1]~784_combout\,
	combout => \MuxResSrc|out_mux[1]~785_combout\);

-- Location: LCCOMB_X32_Y23_N8
\MuxResSrc|out_mux[1]~786\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~786_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~37_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[1]~783_combout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\MuxResSrc|out_mux[1]~785_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[1]~783_combout\,
	datad => \MuxResSrc|out_mux[1]~785_combout\,
	combout => \MuxResSrc|out_mux[1]~786_combout\);

-- Location: LCCOMB_X29_Y22_N12
\my_data_memory|register[111][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[111][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[111][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N2
\my_data_memory|Decoder0~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~274_combout\ = (\my_data_memory|Decoder0~213_combout\ & (!\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~274_combout\);

-- Location: LCFF_X29_Y22_N13
\my_data_memory|register[111][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[111][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][1]~regout\);

-- Location: LCCOMB_X27_Y26_N22
\my_data_memory|register[95][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[95][1]~feeder_combout\ = \myReg|Mux14~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux14~combout\,
	combout => \my_data_memory|register[95][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y26_N16
\my_data_memory|Decoder0~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~275_combout\ = (\myULA|Add0~30_combout\ & (!\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & \my_data_memory|Decoder0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~30_combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_data_memory|Decoder0~1_combout\,
	datad => \my_data_memory|Decoder0~73_combout\,
	combout => \my_data_memory|Decoder0~275_combout\);

-- Location: LCFF_X27_Y26_N23
\my_data_memory|register[95][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[95][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][1]~regout\);

-- Location: LCFF_X27_Y26_N5
\my_data_memory|register[79][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][1]~regout\);

-- Location: LCCOMB_X27_Y26_N4
\MuxResSrc|out_mux[1]~787\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~787_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[95][1]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[79][1]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[95][1]~regout\,
	datac => \my_data_memory|register[79][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~787_combout\);

-- Location: LCCOMB_X28_Y23_N26
\MuxResSrc|out_mux[1]~788\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~788_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[1]~787_combout\ & (\my_data_memory|register[127][1]~regout\)) # (!\MuxResSrc|out_mux[1]~787_combout\ & ((\my_data_memory|register[111][1]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[1]~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[127][1]~regout\,
	datab => \my_data_memory|register[111][1]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[1]~787_combout\,
	combout => \MuxResSrc|out_mux[1]~788_combout\);

-- Location: LCFF_X30_Y25_N25
\my_data_memory|register[123][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][1]~regout\);

-- Location: LCCOMB_X38_Y25_N26
\my_data_memory|Decoder0~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~267_combout\ = (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~71_combout\ & (\myULA|Add0~41_combout\ & \my_data_memory|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|Decoder0~71_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|Decoder0~213_combout\,
	combout => \my_data_memory|Decoder0~267_combout\);

-- Location: LCFF_X38_Y25_N3
\my_data_memory|register[107][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][1]~regout\);

-- Location: LCCOMB_X38_Y25_N2
\MuxResSrc|out_mux[1]~781\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~781_combout\ = (\MuxResSrc|out_mux[1]~780_combout\ & ((\my_data_memory|register[123][1]~regout\) # ((!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[1]~780_combout\ & (((\my_data_memory|register[107][1]~regout\ & 
-- \myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~780_combout\,
	datab => \my_data_memory|register[123][1]~regout\,
	datac => \my_data_memory|register[107][1]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[1]~781_combout\);

-- Location: LCCOMB_X32_Y23_N10
\MuxResSrc|out_mux[1]~789\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~789_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[1]~786_combout\ & (\MuxResSrc|out_mux[1]~788_combout\)) # (!\MuxResSrc|out_mux[1]~786_combout\ & ((\MuxResSrc|out_mux[1]~781_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[1]~786_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[1]~786_combout\,
	datac => \MuxResSrc|out_mux[1]~788_combout\,
	datad => \MuxResSrc|out_mux[1]~781_combout\,
	combout => \MuxResSrc|out_mux[1]~789_combout\);

-- Location: LCCOMB_X33_Y19_N6
\MuxResSrc|out_mux[1]~790\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~790_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[1]~779_combout\ & ((\MuxResSrc|out_mux[1]~789_combout\))) # (!\MuxResSrc|out_mux[1]~779_combout\ & (\MuxResSrc|out_mux[1]~758_combout\)))) # (!\myULA|Add0~33_combout\ & 
-- (((\MuxResSrc|out_mux[1]~779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~758_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[1]~779_combout\,
	datad => \MuxResSrc|out_mux[1]~789_combout\,
	combout => \MuxResSrc|out_mux[1]~790_combout\);

-- Location: LCCOMB_X33_Y19_N10
\MuxResSrc|out_mux[1]~811\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~811_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\MuxResSrc|out_mux[6]~98_combout\)) # (!\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[6]~98_combout\ & ((\MuxResSrc|out_mux[1]~790_combout\))) # 
-- (!\MuxResSrc|out_mux[6]~98_combout\ & (\MuxResSrc|out_mux[1]~810_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[1]~810_combout\,
	datad => \MuxResSrc|out_mux[1]~790_combout\,
	combout => \MuxResSrc|out_mux[1]~811_combout\);

-- Location: LCCOMB_X33_Y19_N28
\MuxResSrc|out_mux[1]~822\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~822_combout\ = (\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[1]~811_combout\ & ((\MuxResSrc|out_mux[1]~821_combout\))) # (!\MuxResSrc|out_mux[1]~811_combout\ & (\MuxResSrc|out_mux[1]~748_combout\)))) # 
-- (!\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[1]~811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[1]~748_combout\,
	datac => \MuxResSrc|out_mux[1]~821_combout\,
	datad => \MuxResSrc|out_mux[1]~811_combout\,
	combout => \MuxResSrc|out_mux[1]~822_combout\);

-- Location: LCCOMB_X33_Y19_N14
\MuxResSrc|out_mux[1]~823\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~823_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\SW~combout\(1)) # ((\MuxResSrc|out_mux[6]~1381_combout\)))) # (!\MuxResSrc|out_mux[6]~44_combout\ & (((!\MuxResSrc|out_mux[6]~1381_combout\ & 
-- \MuxResSrc|out_mux[1]~822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(1),
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[6]~1381_combout\,
	datad => \MuxResSrc|out_mux[1]~822_combout\,
	combout => \MuxResSrc|out_mux[1]~823_combout\);

-- Location: LCCOMB_X34_Y19_N30
\MuxResSrc|out_mux[1]~866\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~866_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[1]~823_combout\ & (\MuxResSrc|out_mux[1]~865_combout\)) # (!\MuxResSrc|out_mux[1]~823_combout\ & ((\MuxResSrc|out_mux[1]~738_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~1381_combout\ & (((\MuxResSrc|out_mux[1]~823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[1]~865_combout\,
	datab => \MuxResSrc|out_mux[6]~1381_combout\,
	datac => \MuxResSrc|out_mux[1]~738_combout\,
	datad => \MuxResSrc|out_mux[1]~823_combout\,
	combout => \MuxResSrc|out_mux[1]~866_combout\);

-- Location: LCCOMB_X34_Y19_N20
\MuxResSrc|out_mux[1]~867\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[1]~867_combout\ = (\my_unit_control|ResultSrc$latch~combout\ & (((\MuxResSrc|out_mux[1]~866_combout\)))) # (!\my_unit_control|ResultSrc$latch~combout\ & ((\my_unit_control|RegWrite~combout\ & (\myULA|Add0~35_combout\)) # 
-- (!\my_unit_control|RegWrite~combout\ & ((\MuxResSrc|out_mux[1]~866_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ResultSrc$latch~combout\,
	datab => \my_unit_control|RegWrite~combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[1]~866_combout\,
	combout => \MuxResSrc|out_mux[1]~867_combout\);

-- Location: LCFF_X34_Y19_N27
\myReg|register[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[1]~867_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][1]~regout\);

-- Location: LCFF_X35_Y19_N5
\myReg|register[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[1]~867_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][1]~regout\);

-- Location: LCFF_X34_Y18_N19
\myReg|register[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[1]~867_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][1]~regout\);

-- Location: LCFF_X34_Y18_N1
\myReg|register[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[1]~867_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][1]~regout\);

-- Location: LCCOMB_X34_Y17_N18
\myReg|register[4][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|register[4][1]~feeder_combout\ = \MuxResSrc|out_mux[1]~867_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxResSrc|out_mux[1]~867_combout\,
	combout => \myReg|register[4][1]~feeder_combout\);

-- Location: LCFF_X34_Y17_N19
\myReg|register[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|register[4][1]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][1]~regout\);

-- Location: LCCOMB_X34_Y17_N0
\myReg|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux14~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & (((!\my_instruction_memory|WideOr1~1_combout\)))) # (!\my_instruction_memory|RD[20]~8_combout\ & ((\my_instruction_memory|WideOr1~1_combout\ & ((\myReg|register[4][1]~regout\))) # 
-- (!\my_instruction_memory|WideOr1~1_combout\ & (\myReg|register[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][1]~regout\,
	datab => \myReg|register[4][1]~regout\,
	datac => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myReg|Mux14~0_combout\);

-- Location: LCCOMB_X34_Y18_N0
\myReg|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux14~1_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & ((\myReg|Mux14~0_combout\ & (\myReg|register[7][1]~regout\)) # (!\myReg|Mux14~0_combout\ & ((\myReg|register[5][1]~regout\))))) # (!\my_instruction_memory|RD[20]~8_combout\ & 
-- (((\myReg|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[7][1]~regout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \myReg|register[5][1]~regout\,
	datad => \myReg|Mux14~0_combout\,
	combout => \myReg|Mux14~1_combout\);

-- Location: LCCOMB_X34_Y18_N18
\myReg|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux14~2_combout\ = (\myReg|Mux9~1_combout\ & ((\myReg|Mux9~2_combout\ & ((\myReg|Mux14~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|register[1][1]~regout\)))) # (!\myReg|Mux9~1_combout\ & (\myReg|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~1_combout\,
	datab => \myReg|Mux9~2_combout\,
	datac => \myReg|register[1][1]~regout\,
	datad => \myReg|Mux14~1_combout\,
	combout => \myReg|Mux14~2_combout\);

-- Location: LCCOMB_X35_Y19_N14
\myReg|Mux14\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux14~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux14~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux14~2_combout\ & (\myReg|register[3][1]~regout\)) # (!\myReg|Mux14~2_combout\ & ((\myReg|register[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~0_combout\,
	datab => \myReg|register[3][1]~regout\,
	datac => \myReg|register[2][1]~regout\,
	datad => \myReg|Mux14~2_combout\,
	combout => \myReg|Mux14~combout\);

-- Location: LCCOMB_X35_Y20_N28
\myULA|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~4_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & (\MuxImmSrc|Mux6~0_combout\)) # (!\my_unit_control|ULASrc~combout\ & ((\myReg|Mux14~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \MuxImmSrc|Mux6~0_combout\,
	datad => \myReg|Mux14~combout\,
	combout => \myULA|Add0~4_combout\);

-- Location: LCCOMB_X35_Y19_N12
\MuxULASrc|out_mux[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[1]~5_combout\ = (\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux6~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux14~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datab => \myReg|Mux14~combout\,
	datad => \MuxImmSrc|Mux6~0_combout\,
	combout => \MuxULASrc|out_mux[1]~5_combout\);

-- Location: LCCOMB_X35_Y19_N10
\myULA|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~34_combout\ = (\my_unit_control|ULAControl\(1) & ((\myReg|Mux6~1_combout\ & ((\my_unit_control|ULAControl\(0)) # (\MuxULASrc|out_mux[1]~5_combout\))) # (!\myReg|Mux6~1_combout\ & (\my_unit_control|ULAControl\(0) & 
-- \MuxULASrc|out_mux[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux6~1_combout\,
	datab => \my_unit_control|ULAControl\(1),
	datac => \my_unit_control|ULAControl\(0),
	datad => \MuxULASrc|out_mux[1]~5_combout\,
	combout => \myULA|Add0~34_combout\);

-- Location: LCCOMB_X35_Y20_N2
\myULA|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~35_combout\ = (\myULA|Add0~34_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~10_combout\,
	datad => \myULA|Add0~34_combout\,
	combout => \myULA|Add0~35_combout\);

-- Location: LCCOMB_X46_Y20_N10
\my_data_memory|register[211][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[211][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[211][2]~feeder_combout\);

-- Location: LCCOMB_X44_Y20_N2
\my_data_memory|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~7_combout\ = (\myULA|Add0~40_combout\ & (\my_data_memory|Decoder0~1_combout\ & (\myULA|Add0~30_combout\ & \my_data_memory|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \my_data_memory|Decoder0~1_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_data_memory|Decoder0~6_combout\,
	combout => \my_data_memory|Decoder0~7_combout\);

-- Location: LCFF_X46_Y20_N11
\my_data_memory|register[211][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[211][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[211][2]~regout\);

-- Location: LCFF_X45_Y23_N25
\my_data_memory|register[217][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[217][2]~regout\);

-- Location: LCFF_X41_Y23_N29
\my_data_memory|register[209][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[209][2]~regout\);

-- Location: LCCOMB_X41_Y23_N28
\MuxResSrc|out_mux[2]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~653_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[217][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[209][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[217][2]~regout\,
	datac => \my_data_memory|register[209][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~653_combout\);

-- Location: LCCOMB_X41_Y21_N14
\MuxResSrc|out_mux[2]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~654_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~653_combout\ & (\my_data_memory|register[219][2]~regout\)) # (!\MuxResSrc|out_mux[2]~653_combout\ & ((\my_data_memory|register[211][2]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[219][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[211][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~653_combout\,
	combout => \MuxResSrc|out_mux[2]~654_combout\);

-- Location: LCFF_X41_Y20_N3
\my_data_memory|register[243][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][2]~regout\);

-- Location: LCFF_X43_Y19_N25
\my_data_memory|register[251][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[251][2]~regout\);

-- Location: LCCOMB_X43_Y23_N10
\my_data_memory|register[249][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[249][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[249][2]~feeder_combout\);

-- Location: LCFF_X43_Y23_N11
\my_data_memory|register[249][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[249][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[249][2]~regout\);

-- Location: LCCOMB_X42_Y26_N4
\my_data_memory|Decoder0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~62_combout\ = (\my_data_memory|Decoder0~45_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~45_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~62_combout\);

-- Location: LCFF_X42_Y26_N19
\my_data_memory|register[241][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][2]~regout\);

-- Location: LCCOMB_X42_Y26_N18
\MuxResSrc|out_mux[2]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~660_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[249][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[241][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[249][2]~regout\,
	datac => \my_data_memory|register[241][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~660_combout\);

-- Location: LCCOMB_X43_Y19_N24
\MuxResSrc|out_mux[2]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~661_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~660_combout\ & ((\my_data_memory|register[251][2]~regout\))) # (!\MuxResSrc|out_mux[2]~660_combout\ & (\my_data_memory|register[243][2]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[243][2]~regout\,
	datac => \my_data_memory|register[251][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~660_combout\,
	combout => \MuxResSrc|out_mux[2]~661_combout\);

-- Location: LCFF_X44_Y19_N31
\my_data_memory|register[203][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][2]~regout\);

-- Location: LCFF_X40_Y20_N23
\my_data_memory|register[193][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][2]~regout\);

-- Location: LCCOMB_X40_Y20_N22
\MuxResSrc|out_mux[2]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~657_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[195][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[193][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[195][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[193][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~657_combout\);

-- Location: LCCOMB_X44_Y19_N30
\MuxResSrc|out_mux[2]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~658_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~657_combout\ & ((\my_data_memory|register[203][2]~regout\))) # (!\MuxResSrc|out_mux[2]~657_combout\ & (\my_data_memory|register[201][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[201][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[203][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~657_combout\,
	combout => \MuxResSrc|out_mux[2]~658_combout\);

-- Location: LCCOMB_X40_Y18_N0
\MuxResSrc|out_mux[2]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~659_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[2]~656_combout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\MuxResSrc|out_mux[2]~658_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~656_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[2]~658_combout\,
	combout => \MuxResSrc|out_mux[2]~659_combout\);

-- Location: LCCOMB_X40_Y18_N14
\MuxResSrc|out_mux[2]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~662_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~659_combout\ & ((\MuxResSrc|out_mux[2]~661_combout\))) # (!\MuxResSrc|out_mux[2]~659_combout\ & (\MuxResSrc|out_mux[2]~654_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[2]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[2]~654_combout\,
	datac => \MuxResSrc|out_mux[2]~661_combout\,
	datad => \MuxResSrc|out_mux[2]~659_combout\,
	combout => \MuxResSrc|out_mux[2]~662_combout\);

-- Location: LCFF_X44_Y17_N1
\my_data_memory|register[247][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][2]~regout\);

-- Location: LCFF_X37_Y21_N11
\my_data_memory|register[231][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[231][2]~regout\);

-- Location: LCCOMB_X44_Y17_N2
\MuxResSrc|out_mux[2]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~691_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[239][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[231][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[239][2]~regout\,
	datab => \my_data_memory|register[231][2]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~691_combout\);

-- Location: LCCOMB_X44_Y17_N0
\MuxResSrc|out_mux[2]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~692_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~691_combout\ & (\my_data_memory|register[255][2]~regout\)) # (!\MuxResSrc|out_mux[2]~691_combout\ & ((\my_data_memory|register[247][2]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[255][2]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[247][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~691_combout\,
	combout => \MuxResSrc|out_mux[2]~692_combout\);

-- Location: LCFF_X41_Y22_N13
\my_data_memory|register[253][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][2]~regout\);

-- Location: LCCOMB_X40_Y21_N10
\my_data_memory|register[229][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[229][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[229][2]~feeder_combout\);

-- Location: LCFF_X40_Y21_N11
\my_data_memory|register[229][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[229][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[229][2]~regout\);

-- Location: LCCOMB_X40_Y22_N14
\MuxResSrc|out_mux[2]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~684_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[237][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[229][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[237][2]~regout\,
	datab => \my_data_memory|register[229][2]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~684_combout\);

-- Location: LCCOMB_X41_Y22_N12
\MuxResSrc|out_mux[2]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~685_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~684_combout\ & ((\my_data_memory|register[253][2]~regout\))) # (!\MuxResSrc|out_mux[2]~684_combout\ & (\my_data_memory|register[245][2]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[245][2]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[253][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~684_combout\,
	combout => \MuxResSrc|out_mux[2]~685_combout\);

-- Location: LCFF_X41_Y19_N3
\my_data_memory|register[197][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][2]~regout\);

-- Location: LCCOMB_X38_Y22_N2
\MuxResSrc|out_mux[2]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~688_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[205][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[197][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[205][2]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[197][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~688_combout\);

-- Location: LCFF_X38_Y22_N21
\my_data_memory|register[221][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][2]~regout\);

-- Location: LCCOMB_X38_Y22_N20
\MuxResSrc|out_mux[2]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~689_combout\ = (\MuxResSrc|out_mux[2]~688_combout\ & (((\my_data_memory|register[221][2]~regout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[2]~688_combout\ & (\my_data_memory|register[213][2]~regout\ & 
-- ((\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[213][2]~regout\,
	datab => \MuxResSrc|out_mux[2]~688_combout\,
	datac => \my_data_memory|register[221][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~689_combout\);

-- Location: LCFF_X45_Y20_N19
\my_data_memory|register[215][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[215][2]~regout\);

-- Location: LCFF_X44_Y19_N29
\my_data_memory|register[223][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][2]~regout\);

-- Location: LCCOMB_X44_Y19_N28
\MuxResSrc|out_mux[2]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~687_combout\ = (\MuxResSrc|out_mux[2]~686_combout\ & (((\my_data_memory|register[223][2]~regout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[2]~686_combout\ & (\my_data_memory|register[215][2]~regout\ & 
-- ((\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~686_combout\,
	datab => \my_data_memory|register[215][2]~regout\,
	datac => \my_data_memory|register[223][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~687_combout\);

-- Location: LCCOMB_X40_Y22_N8
\MuxResSrc|out_mux[2]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~690_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~687_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[2]~689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[2]~689_combout\,
	datad => \MuxResSrc|out_mux[2]~687_combout\,
	combout => \MuxResSrc|out_mux[2]~690_combout\);

-- Location: LCCOMB_X40_Y18_N24
\MuxResSrc|out_mux[2]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~693_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~690_combout\ & (\MuxResSrc|out_mux[2]~692_combout\)) # (!\MuxResSrc|out_mux[2]~690_combout\ & ((\MuxResSrc|out_mux[2]~685_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[2]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[2]~692_combout\,
	datac => \MuxResSrc|out_mux[2]~685_combout\,
	datad => \MuxResSrc|out_mux[2]~690_combout\,
	combout => \MuxResSrc|out_mux[2]~693_combout\);

-- Location: LCFF_X41_Y21_N23
\my_data_memory|register[242][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][2]~regout\);

-- Location: LCFF_X43_Y19_N31
\my_data_memory|register[250][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[250][2]~regout\);

-- Location: LCCOMB_X43_Y19_N30
\MuxResSrc|out_mux[2]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~681_combout\ = (\MuxResSrc|out_mux[2]~680_combout\ & (((\my_data_memory|register[250][2]~regout\) # (!\myULA|Add0~35_combout\)))) # (!\MuxResSrc|out_mux[2]~680_combout\ & (\my_data_memory|register[242][2]~regout\ & 
-- ((\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~680_combout\,
	datab => \my_data_memory|register[242][2]~regout\,
	datac => \my_data_memory|register[250][2]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[2]~681_combout\);

-- Location: LCFF_X43_Y20_N27
\my_data_memory|register[234][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[234][2]~regout\);

-- Location: LCFF_X43_Y20_N13
\my_data_memory|register[224][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[224][2]~regout\);

-- Location: LCCOMB_X43_Y20_N12
\MuxResSrc|out_mux[2]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~673_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[226][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[224][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[226][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[224][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~673_combout\);

-- Location: LCCOMB_X43_Y20_N26
\MuxResSrc|out_mux[2]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~674_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~673_combout\ & ((\my_data_memory|register[234][2]~regout\))) # (!\MuxResSrc|out_mux[2]~673_combout\ & (\my_data_memory|register[232][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[232][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[234][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~673_combout\,
	combout => \MuxResSrc|out_mux[2]~674_combout\);

-- Location: LCFF_X40_Y18_N21
\my_data_memory|register[200][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[200][2]~regout\);

-- Location: LCFF_X40_Y20_N9
\my_data_memory|register[192][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][2]~regout\);

-- Location: LCCOMB_X40_Y20_N8
\MuxResSrc|out_mux[2]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~677_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[194][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[192][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[194][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[192][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~677_combout\);

-- Location: LCCOMB_X40_Y18_N20
\MuxResSrc|out_mux[2]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~678_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~677_combout\ & (\my_data_memory|register[202][2]~regout\)) # (!\MuxResSrc|out_mux[2]~677_combout\ & ((\my_data_memory|register[200][2]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[202][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[200][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~677_combout\,
	combout => \MuxResSrc|out_mux[2]~678_combout\);

-- Location: LCFF_X40_Y19_N27
\my_data_memory|register[210][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[210][2]~regout\);

-- Location: LCFF_X38_Y19_N3
\my_data_memory|register[216][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][2]~regout\);

-- Location: LCFF_X41_Y23_N31
\my_data_memory|register[208][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][2]~regout\);

-- Location: LCCOMB_X41_Y23_N30
\MuxResSrc|out_mux[2]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~675_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[216][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[208][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[216][2]~regout\,
	datac => \my_data_memory|register[208][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~675_combout\);

-- Location: LCCOMB_X40_Y19_N26
\MuxResSrc|out_mux[2]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~676_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~675_combout\ & (\my_data_memory|register[218][2]~regout\)) # (!\MuxResSrc|out_mux[2]~675_combout\ & ((\my_data_memory|register[210][2]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[218][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[210][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~675_combout\,
	combout => \MuxResSrc|out_mux[2]~676_combout\);

-- Location: LCCOMB_X40_Y18_N2
\MuxResSrc|out_mux[2]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~679_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~676_combout\))) # (!\myULA|Add0~21_combout\ & 
-- (\MuxResSrc|out_mux[2]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~678_combout\,
	datad => \MuxResSrc|out_mux[2]~676_combout\,
	combout => \MuxResSrc|out_mux[2]~679_combout\);

-- Location: LCCOMB_X40_Y18_N8
\MuxResSrc|out_mux[2]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~682_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~679_combout\ & (\MuxResSrc|out_mux[2]~681_combout\)) # (!\MuxResSrc|out_mux[2]~679_combout\ & ((\MuxResSrc|out_mux[2]~674_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[2]~679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[2]~681_combout\,
	datac => \MuxResSrc|out_mux[2]~674_combout\,
	datad => \MuxResSrc|out_mux[2]~679_combout\,
	combout => \MuxResSrc|out_mux[2]~682_combout\);

-- Location: LCCOMB_X44_Y21_N22
\my_data_memory|register[254][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[254][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[254][2]~feeder_combout\);

-- Location: LCFF_X44_Y21_N23
\my_data_memory|register[254][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[254][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[254][2]~regout\);

-- Location: LCCOMB_X41_Y21_N10
\my_data_memory|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~21_combout\ = (\my_data_memory|Decoder0~3_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~21_combout\);

-- Location: LCFF_X41_Y21_N1
\my_data_memory|register[246][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][2]~regout\);

-- Location: LCFF_X41_Y24_N29
\my_data_memory|register[244][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][2]~regout\);

-- Location: LCCOMB_X41_Y24_N28
\MuxResSrc|out_mux[2]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~670_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[252][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[244][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[252][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[244][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~670_combout\);

-- Location: LCCOMB_X41_Y21_N0
\MuxResSrc|out_mux[2]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~671_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~670_combout\ & (\my_data_memory|register[254][2]~regout\)) # (!\MuxResSrc|out_mux[2]~670_combout\ & ((\my_data_memory|register[246][2]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[254][2]~regout\,
	datac => \my_data_memory|register[246][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~670_combout\,
	combout => \MuxResSrc|out_mux[2]~671_combout\);

-- Location: LCFF_X42_Y18_N27
\my_data_memory|register[238][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[238][2]~regout\);

-- Location: LCFF_X42_Y20_N17
\my_data_memory|register[230][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[230][2]~regout\);

-- Location: LCCOMB_X42_Y18_N30
\my_data_memory|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~48_combout\ = (!\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\ & (\my_data_memory|Decoder0~47_combout\ & \my_data_memory|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|Decoder0~47_combout\,
	datad => \my_data_memory|Decoder0~11_combout\,
	combout => \my_data_memory|Decoder0~48_combout\);

-- Location: LCFF_X42_Y18_N1
\my_data_memory|register[228][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[228][2]~regout\);

-- Location: LCCOMB_X42_Y18_N0
\MuxResSrc|out_mux[2]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~663_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[230][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[228][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[230][2]~regout\,
	datac => \my_data_memory|register[228][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~663_combout\);

-- Location: LCCOMB_X42_Y18_N26
\MuxResSrc|out_mux[2]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~664_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~663_combout\ & ((\my_data_memory|register[238][2]~regout\))) # (!\MuxResSrc|out_mux[2]~663_combout\ & (\my_data_memory|register[236][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[236][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[238][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~663_combout\,
	combout => \MuxResSrc|out_mux[2]~664_combout\);

-- Location: LCFF_X42_Y17_N3
\my_data_memory|register[214][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[214][2]~regout\);

-- Location: LCFF_X42_Y17_N29
\my_data_memory|register[212][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][2]~regout\);

-- Location: LCCOMB_X42_Y17_N28
\MuxResSrc|out_mux[2]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~665_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[220][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[212][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[220][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[212][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~665_combout\);

-- Location: LCCOMB_X42_Y17_N2
\MuxResSrc|out_mux[2]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~666_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~665_combout\ & (\my_data_memory|register[222][2]~regout\)) # (!\MuxResSrc|out_mux[2]~665_combout\ & ((\my_data_memory|register[214][2]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[222][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[214][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~665_combout\,
	combout => \MuxResSrc|out_mux[2]~666_combout\);

-- Location: LCCOMB_X42_Y24_N26
\my_data_memory|register[206][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[206][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[206][2]~feeder_combout\);

-- Location: LCFF_X42_Y24_N27
\my_data_memory|register[206][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[206][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][2]~regout\);

-- Location: LCFF_X42_Y19_N17
\my_data_memory|register[204][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][2]~regout\);

-- Location: LCFF_X41_Y19_N13
\my_data_memory|register[196][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][2]~regout\);

-- Location: LCCOMB_X41_Y19_N12
\MuxResSrc|out_mux[2]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~667_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[198][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[196][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[198][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[196][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~667_combout\);

-- Location: LCCOMB_X42_Y19_N16
\MuxResSrc|out_mux[2]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~668_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~667_combout\ & (\my_data_memory|register[206][2]~regout\)) # (!\MuxResSrc|out_mux[2]~667_combout\ & ((\my_data_memory|register[204][2]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[206][2]~regout\,
	datac => \my_data_memory|register[204][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~667_combout\,
	combout => \MuxResSrc|out_mux[2]~668_combout\);

-- Location: LCCOMB_X41_Y18_N22
\MuxResSrc|out_mux[2]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~669_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[2]~666_combout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\MuxResSrc|out_mux[2]~668_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~666_combout\,
	datad => \MuxResSrc|out_mux[2]~668_combout\,
	combout => \MuxResSrc|out_mux[2]~669_combout\);

-- Location: LCCOMB_X41_Y18_N4
\MuxResSrc|out_mux[2]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~672_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~669_combout\ & (\MuxResSrc|out_mux[2]~671_combout\)) # (!\MuxResSrc|out_mux[2]~669_combout\ & ((\MuxResSrc|out_mux[2]~664_combout\))))) # (!\myULA|Add0~41_combout\ & 
-- (((\MuxResSrc|out_mux[2]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[2]~671_combout\,
	datac => \MuxResSrc|out_mux[2]~664_combout\,
	datad => \MuxResSrc|out_mux[2]~669_combout\,
	combout => \MuxResSrc|out_mux[2]~672_combout\);

-- Location: LCCOMB_X40_Y18_N18
\MuxResSrc|out_mux[2]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~683_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\) # ((\MuxResSrc|out_mux[2]~672_combout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[2]~682_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[2]~682_combout\,
	datad => \MuxResSrc|out_mux[2]~672_combout\,
	combout => \MuxResSrc|out_mux[2]~683_combout\);

-- Location: LCCOMB_X40_Y18_N22
\MuxResSrc|out_mux[2]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~694_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~683_combout\ & ((\MuxResSrc|out_mux[2]~693_combout\))) # (!\MuxResSrc|out_mux[2]~683_combout\ & (\MuxResSrc|out_mux[2]~662_combout\)))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[2]~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[2]~662_combout\,
	datac => \MuxResSrc|out_mux[2]~693_combout\,
	datad => \MuxResSrc|out_mux[2]~683_combout\,
	combout => \MuxResSrc|out_mux[2]~694_combout\);

-- Location: LCFF_X27_Y18_N7
\my_data_memory|register[167][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][2]~regout\);

-- Location: LCCOMB_X28_Y14_N10
\my_data_memory|register[163][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[163][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[163][2]~feeder_combout\);

-- Location: LCFF_X28_Y14_N11
\my_data_memory|register[163][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[163][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][2]~regout\);

-- Location: LCCOMB_X27_Y18_N12
\MuxResSrc|out_mux[2]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~528_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[163][2]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[162][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[162][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[163][2]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[2]~528_combout\);

-- Location: LCCOMB_X27_Y18_N6
\MuxResSrc|out_mux[2]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~529_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~528_combout\ & ((\my_data_memory|register[167][2]~regout\))) # (!\MuxResSrc|out_mux[2]~528_combout\ & (\my_data_memory|register[166][2]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[166][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[167][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~528_combout\,
	combout => \MuxResSrc|out_mux[2]~529_combout\);

-- Location: LCFF_X34_Y16_N21
\my_data_memory|register[134][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][2]~regout\);

-- Location: LCFF_X27_Y20_N19
\my_data_memory|register[135][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][2]~regout\);

-- Location: LCCOMB_X37_Y27_N12
\my_data_memory|register[131][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[131][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[131][2]~feeder_combout\);

-- Location: LCFF_X37_Y27_N13
\my_data_memory|register[131][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[131][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][2]~regout\);

-- Location: LCFF_X27_Y20_N29
\my_data_memory|register[130][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][2]~regout\);

-- Location: LCCOMB_X27_Y20_N28
\MuxResSrc|out_mux[2]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~530_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[131][2]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[130][2]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[131][2]~regout\,
	datac => \my_data_memory|register[130][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~530_combout\);

-- Location: LCCOMB_X27_Y20_N18
\MuxResSrc|out_mux[2]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~531_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~530_combout\ & ((\my_data_memory|register[135][2]~regout\))) # (!\MuxResSrc|out_mux[2]~530_combout\ & (\my_data_memory|register[134][2]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[134][2]~regout\,
	datac => \my_data_memory|register[135][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~530_combout\,
	combout => \MuxResSrc|out_mux[2]~531_combout\);

-- Location: LCCOMB_X28_Y18_N2
\MuxResSrc|out_mux[2]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~532_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[2]~529_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~529_combout\,
	datad => \MuxResSrc|out_mux[2]~531_combout\,
	combout => \MuxResSrc|out_mux[2]~532_combout\);

-- Location: LCFF_X29_Y17_N5
\my_data_memory|register[179][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][2]~regout\);

-- Location: LCFF_X29_Y15_N13
\my_data_memory|register[182][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][2]~regout\);

-- Location: LCFF_X29_Y16_N13
\my_data_memory|register[178][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][2]~regout\);

-- Location: LCCOMB_X29_Y16_N12
\MuxResSrc|out_mux[2]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~533_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[182][2]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[178][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[182][2]~regout\,
	datac => \my_data_memory|register[178][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~533_combout\);

-- Location: LCCOMB_X29_Y17_N4
\MuxResSrc|out_mux[2]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~534_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~533_combout\ & (\my_data_memory|register[183][2]~regout\)) # (!\MuxResSrc|out_mux[2]~533_combout\ & ((\my_data_memory|register[179][2]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[2]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[183][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[179][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~533_combout\,
	combout => \MuxResSrc|out_mux[2]~534_combout\);

-- Location: LCCOMB_X28_Y18_N24
\MuxResSrc|out_mux[2]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~535_combout\ = (\MuxResSrc|out_mux[2]~532_combout\ & (((\MuxResSrc|out_mux[2]~534_combout\) # (!\myULA|Add0~21_combout\)))) # (!\MuxResSrc|out_mux[2]~532_combout\ & (\MuxResSrc|out_mux[2]~527_combout\ & (\myULA|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~527_combout\,
	datab => \MuxResSrc|out_mux[2]~532_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[2]~534_combout\,
	combout => \MuxResSrc|out_mux[2]~535_combout\);

-- Location: LCFF_X33_Y14_N3
\my_data_memory|register[142][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[142][2]~regout\);

-- Location: LCCOMB_X33_Y14_N2
\MuxResSrc|out_mux[2]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~557_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[158][2]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[142][2]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[158][2]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[142][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~557_combout\);

-- Location: LCCOMB_X32_Y14_N20
\my_data_memory|register[174][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[174][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[174][2]~feeder_combout\);

-- Location: LCFF_X32_Y14_N21
\my_data_memory|register[174][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[174][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][2]~regout\);

-- Location: LCCOMB_X33_Y14_N12
\MuxResSrc|out_mux[2]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~558_combout\ = (\MuxResSrc|out_mux[2]~557_combout\ & ((\my_data_memory|register[190][2]~regout\) # ((!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[2]~557_combout\ & (((\my_data_memory|register[174][2]~regout\ & 
-- \myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[190][2]~regout\,
	datab => \MuxResSrc|out_mux[2]~557_combout\,
	datac => \my_data_memory|register[174][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~558_combout\);

-- Location: LCFF_X27_Y19_N15
\my_data_memory|register[187][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][2]~regout\);

-- Location: LCFF_X27_Y19_N1
\my_data_memory|register[139][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[139][2]~regout\);

-- Location: LCCOMB_X27_Y19_N0
\MuxResSrc|out_mux[2]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~559_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[171][2]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[139][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[171][2]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[139][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~559_combout\);

-- Location: LCCOMB_X27_Y19_N14
\MuxResSrc|out_mux[2]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~560_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~559_combout\ & ((\my_data_memory|register[187][2]~regout\))) # (!\MuxResSrc|out_mux[2]~559_combout\ & (\my_data_memory|register[155][2]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[155][2]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[187][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~559_combout\,
	combout => \MuxResSrc|out_mux[2]~560_combout\);

-- Location: LCFF_X34_Y16_N11
\my_data_memory|register[170][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][2]~regout\);

-- Location: LCFF_X29_Y16_N29
\my_data_memory|register[186][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][2]~regout\);

-- Location: LCFF_X28_Y19_N5
\my_data_memory|register[138][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][2]~regout\);

-- Location: LCCOMB_X29_Y16_N18
\MuxResSrc|out_mux[2]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~561_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[154][2]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[138][2]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[154][2]~regout\,
	datab => \my_data_memory|register[138][2]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~561_combout\);

-- Location: LCCOMB_X29_Y16_N28
\MuxResSrc|out_mux[2]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~562_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~561_combout\ & ((\my_data_memory|register[186][2]~regout\))) # (!\MuxResSrc|out_mux[2]~561_combout\ & (\my_data_memory|register[170][2]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[2]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[170][2]~regout\,
	datac => \my_data_memory|register[186][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~561_combout\,
	combout => \MuxResSrc|out_mux[2]~562_combout\);

-- Location: LCCOMB_X31_Y18_N0
\MuxResSrc|out_mux[2]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~563_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[2]~560_combout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\MuxResSrc|out_mux[2]~562_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[2]~560_combout\,
	datac => \myULA|Add0~39_combout\,
	datad => \MuxResSrc|out_mux[2]~562_combout\,
	combout => \MuxResSrc|out_mux[2]~563_combout\);

-- Location: LCCOMB_X30_Y13_N30
\my_data_memory|register[191][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[191][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[191][2]~feeder_combout\);

-- Location: LCFF_X30_Y13_N31
\my_data_memory|register[191][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[191][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][2]~regout\);

-- Location: LCCOMB_X32_Y14_N26
\my_data_memory|register[159][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[159][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[159][2]~feeder_combout\);

-- Location: LCFF_X32_Y14_N27
\my_data_memory|register[159][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[159][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][2]~regout\);

-- Location: LCFF_X38_Y17_N7
\my_data_memory|register[143][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[143][2]~regout\);

-- Location: LCCOMB_X38_Y17_N6
\MuxResSrc|out_mux[2]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~564_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[175][2]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[143][2]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[175][2]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[143][2]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[2]~564_combout\);

-- Location: LCCOMB_X31_Y16_N4
\MuxResSrc|out_mux[2]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~565_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~564_combout\ & (\my_data_memory|register[191][2]~regout\)) # (!\MuxResSrc|out_mux[2]~564_combout\ & ((\my_data_memory|register[159][2]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[2]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[191][2]~regout\,
	datac => \my_data_memory|register[159][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~564_combout\,
	combout => \MuxResSrc|out_mux[2]~565_combout\);

-- Location: LCCOMB_X32_Y18_N14
\MuxResSrc|out_mux[2]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~566_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~563_combout\ & ((\MuxResSrc|out_mux[2]~565_combout\))) # (!\MuxResSrc|out_mux[2]~563_combout\ & (\MuxResSrc|out_mux[2]~558_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[2]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[2]~558_combout\,
	datac => \MuxResSrc|out_mux[2]~563_combout\,
	datad => \MuxResSrc|out_mux[2]~565_combout\,
	combout => \MuxResSrc|out_mux[2]~566_combout\);

-- Location: LCCOMB_X30_Y18_N30
\my_data_memory|register[185][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[185][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[185][2]~feeder_combout\);

-- Location: LCFF_X30_Y18_N31
\my_data_memory|register[185][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[185][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][2]~regout\);

-- Location: LCFF_X30_Y16_N3
\my_data_memory|register[189][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][2]~regout\);

-- Location: LCFF_X32_Y16_N23
\my_data_memory|register[184][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][2]~regout\);

-- Location: LCFF_X27_Y17_N23
\my_data_memory|register[188][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[188][2]~regout\);

-- Location: LCCOMB_X32_Y16_N22
\MuxResSrc|out_mux[2]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~543_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\) # ((\my_data_memory|register[188][2]~regout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~39_combout\ & (\my_data_memory|register[184][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[184][2]~regout\,
	datad => \my_data_memory|register[188][2]~regout\,
	combout => \MuxResSrc|out_mux[2]~543_combout\);

-- Location: LCCOMB_X30_Y16_N2
\MuxResSrc|out_mux[2]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~544_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~543_combout\ & ((\my_data_memory|register[189][2]~regout\))) # (!\MuxResSrc|out_mux[2]~543_combout\ & (\my_data_memory|register[185][2]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[2]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[185][2]~regout\,
	datac => \my_data_memory|register[189][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~543_combout\,
	combout => \MuxResSrc|out_mux[2]~544_combout\);

-- Location: LCFF_X30_Y14_N21
\my_data_memory|register[172][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][2]~regout\);

-- Location: LCFF_X30_Y14_N11
\my_data_memory|register[168][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][2]~regout\);

-- Location: LCCOMB_X30_Y14_N10
\MuxResSrc|out_mux[2]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~538_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[169][2]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[168][2]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[169][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[168][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~538_combout\);

-- Location: LCCOMB_X30_Y14_N20
\MuxResSrc|out_mux[2]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~539_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~538_combout\ & (\my_data_memory|register[173][2]~regout\)) # (!\MuxResSrc|out_mux[2]~538_combout\ & ((\my_data_memory|register[172][2]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[173][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[172][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~538_combout\,
	combout => \MuxResSrc|out_mux[2]~539_combout\);

-- Location: LCCOMB_X31_Y13_N26
\my_data_memory|register[141][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[141][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[141][2]~feeder_combout\);

-- Location: LCFF_X31_Y13_N27
\my_data_memory|register[141][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[141][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[141][2]~regout\);

-- Location: LCFF_X32_Y16_N31
\my_data_memory|register[136][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][2]~regout\);

-- Location: LCCOMB_X31_Y17_N26
\my_data_memory|register[137][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[137][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[137][2]~feeder_combout\);

-- Location: LCFF_X31_Y17_N27
\my_data_memory|register[137][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[137][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][2]~regout\);

-- Location: LCCOMB_X32_Y16_N30
\MuxResSrc|out_mux[2]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~540_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[137][2]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[136][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[136][2]~regout\,
	datad => \my_data_memory|register[137][2]~regout\,
	combout => \MuxResSrc|out_mux[2]~540_combout\);

-- Location: LCCOMB_X32_Y16_N8
\MuxResSrc|out_mux[2]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~541_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~540_combout\ & ((\my_data_memory|register[141][2]~regout\))) # (!\MuxResSrc|out_mux[2]~540_combout\ & (\my_data_memory|register[140][2]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[140][2]~regout\,
	datab => \my_data_memory|register[141][2]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[2]~540_combout\,
	combout => \MuxResSrc|out_mux[2]~541_combout\);

-- Location: LCCOMB_X31_Y18_N6
\MuxResSrc|out_mux[2]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~542_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[2]~539_combout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\MuxResSrc|out_mux[2]~541_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[2]~539_combout\,
	datad => \MuxResSrc|out_mux[2]~541_combout\,
	combout => \MuxResSrc|out_mux[2]~542_combout\);

-- Location: LCCOMB_X31_Y18_N8
\MuxResSrc|out_mux[2]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~545_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~542_combout\ & ((\MuxResSrc|out_mux[2]~544_combout\))) # (!\MuxResSrc|out_mux[2]~542_combout\ & (\MuxResSrc|out_mux[2]~537_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[2]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~537_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~544_combout\,
	datad => \MuxResSrc|out_mux[2]~542_combout\,
	combout => \MuxResSrc|out_mux[2]~545_combout\);

-- Location: LCFF_X29_Y20_N25
\my_data_memory|register[149][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][2]~regout\);

-- Location: LCFF_X29_Y20_N3
\my_data_memory|register[144][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][2]~regout\);

-- Location: LCCOMB_X29_Y20_N2
\MuxResSrc|out_mux[2]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~546_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[148][2]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[144][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[148][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[144][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~546_combout\);

-- Location: LCCOMB_X29_Y20_N24
\MuxResSrc|out_mux[2]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~547_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~546_combout\ & ((\my_data_memory|register[149][2]~regout\))) # (!\MuxResSrc|out_mux[2]~546_combout\ & (\my_data_memory|register[145][2]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[2]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[145][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[149][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~546_combout\,
	combout => \MuxResSrc|out_mux[2]~547_combout\);

-- Location: LCFF_X31_Y15_N3
\my_data_memory|register[181][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][2]~regout\);

-- Location: LCFF_X31_Y16_N3
\my_data_memory|register[176][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][2]~regout\);

-- Location: LCCOMB_X31_Y16_N2
\MuxResSrc|out_mux[2]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~553_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[180][2]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[176][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[180][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[176][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~553_combout\);

-- Location: LCCOMB_X31_Y15_N2
\MuxResSrc|out_mux[2]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~554_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~553_combout\ & ((\my_data_memory|register[181][2]~regout\))) # (!\MuxResSrc|out_mux[2]~553_combout\ & (\my_data_memory|register[177][2]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[2]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[177][2]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[181][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~553_combout\,
	combout => \MuxResSrc|out_mux[2]~554_combout\);

-- Location: LCCOMB_X30_Y17_N10
\my_data_memory|register[133][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[133][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[133][2]~feeder_combout\);

-- Location: LCFF_X30_Y17_N11
\my_data_memory|register[133][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[133][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][2]~regout\);

-- Location: LCFF_X31_Y18_N17
\my_data_memory|register[132][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][2]~regout\);

-- Location: LCFF_X34_Y21_N9
\my_data_memory|register[128][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][2]~regout\);

-- Location: LCCOMB_X34_Y21_N8
\MuxResSrc|out_mux[2]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~550_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[129][2]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[128][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[129][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[128][2]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[2]~550_combout\);

-- Location: LCCOMB_X31_Y18_N16
\MuxResSrc|out_mux[2]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~551_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~550_combout\ & (\my_data_memory|register[133][2]~regout\)) # (!\MuxResSrc|out_mux[2]~550_combout\ & ((\my_data_memory|register[132][2]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[133][2]~regout\,
	datac => \my_data_memory|register[132][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~550_combout\,
	combout => \MuxResSrc|out_mux[2]~551_combout\);

-- Location: LCFF_X31_Y15_N13
\my_data_memory|register[165][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[165][2]~regout\);

-- Location: LCFF_X31_Y18_N27
\my_data_memory|register[164][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][2]~regout\);

-- Location: LCFF_X34_Y14_N21
\my_data_memory|register[161][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][2]~regout\);

-- Location: LCFF_X35_Y14_N21
\my_data_memory|register[160][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][2]~regout\);

-- Location: LCCOMB_X35_Y14_N20
\MuxResSrc|out_mux[2]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~548_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[161][2]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[160][2]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[161][2]~regout\,
	datac => \my_data_memory|register[160][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~548_combout\);

-- Location: LCCOMB_X31_Y18_N26
\MuxResSrc|out_mux[2]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~549_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~548_combout\ & (\my_data_memory|register[165][2]~regout\)) # (!\MuxResSrc|out_mux[2]~548_combout\ & ((\my_data_memory|register[164][2]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[165][2]~regout\,
	datac => \my_data_memory|register[164][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~548_combout\,
	combout => \MuxResSrc|out_mux[2]~549_combout\);

-- Location: LCCOMB_X31_Y18_N10
\MuxResSrc|out_mux[2]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~552_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[2]~549_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[2]~551_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~551_combout\,
	datad => \MuxResSrc|out_mux[2]~549_combout\,
	combout => \MuxResSrc|out_mux[2]~552_combout\);

-- Location: LCCOMB_X31_Y18_N28
\MuxResSrc|out_mux[2]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~555_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~552_combout\ & ((\MuxResSrc|out_mux[2]~554_combout\))) # (!\MuxResSrc|out_mux[2]~552_combout\ & (\MuxResSrc|out_mux[2]~547_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[2]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[2]~547_combout\,
	datac => \MuxResSrc|out_mux[2]~554_combout\,
	datad => \MuxResSrc|out_mux[2]~552_combout\,
	combout => \MuxResSrc|out_mux[2]~555_combout\);

-- Location: LCCOMB_X31_Y18_N2
\MuxResSrc|out_mux[2]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~556_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[2]~545_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[2]~545_combout\,
	datad => \MuxResSrc|out_mux[2]~555_combout\,
	combout => \MuxResSrc|out_mux[2]~556_combout\);

-- Location: LCCOMB_X32_Y18_N8
\MuxResSrc|out_mux[2]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~567_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~556_combout\ & ((\MuxResSrc|out_mux[2]~566_combout\))) # (!\MuxResSrc|out_mux[2]~556_combout\ & (\MuxResSrc|out_mux[2]~535_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[2]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[2]~535_combout\,
	datac => \MuxResSrc|out_mux[2]~566_combout\,
	datad => \MuxResSrc|out_mux[2]~556_combout\,
	combout => \MuxResSrc|out_mux[2]~567_combout\);

-- Location: LCFF_X40_Y15_N9
\my_data_memory|register[61][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][2]~regout\);

-- Location: LCFF_X34_Y20_N9
\my_data_memory|register[55][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[55][2]~regout\);

-- Location: LCCOMB_X38_Y15_N8
\MuxResSrc|out_mux[2]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~648_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[55][2]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[53][2]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[53][2]~regout\,
	datab => \my_data_memory|register[55][2]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~648_combout\);

-- Location: LCCOMB_X38_Y15_N22
\MuxResSrc|out_mux[2]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~649_combout\ = (\MuxResSrc|out_mux[2]~648_combout\ & ((\my_data_memory|register[63][2]~regout\) # ((!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[2]~648_combout\ & (((\my_data_memory|register[61][2]~regout\ & 
-- \myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[63][2]~regout\,
	datab => \my_data_memory|register[61][2]~regout\,
	datac => \MuxResSrc|out_mux[2]~648_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~649_combout\);

-- Location: LCCOMB_X42_Y16_N14
\my_data_memory|register[62][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[62][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[62][2]~feeder_combout\);

-- Location: LCFF_X42_Y16_N15
\my_data_memory|register[62][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[62][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[62][2]~regout\);

-- Location: LCFF_X38_Y14_N9
\my_data_memory|register[60][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[60][2]~regout\);

-- Location: LCFF_X37_Y16_N21
\my_data_memory|register[52][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][2]~regout\);

-- Location: LCCOMB_X37_Y16_N20
\MuxResSrc|out_mux[2]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~641_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[60][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[52][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[60][2]~regout\,
	datac => \my_data_memory|register[52][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~641_combout\);

-- Location: LCCOMB_X36_Y16_N16
\MuxResSrc|out_mux[2]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~642_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~641_combout\ & ((\my_data_memory|register[62][2]~regout\))) # (!\MuxResSrc|out_mux[2]~641_combout\ & (\my_data_memory|register[54][2]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[54][2]~regout\,
	datab => \my_data_memory|register[62][2]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[2]~641_combout\,
	combout => \MuxResSrc|out_mux[2]~642_combout\);

-- Location: LCFF_X38_Y14_N7
\my_data_memory|register[56][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][2]~regout\);

-- Location: LCFF_X33_Y16_N23
\my_data_memory|register[50][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][2]~regout\);

-- Location: LCCOMB_X37_Y15_N20
\MuxResSrc|out_mux[2]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~645_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[50][2]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[48][2]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[48][2]~regout\,
	datab => \my_data_memory|register[50][2]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~645_combout\);

-- Location: LCCOMB_X37_Y15_N10
\MuxResSrc|out_mux[2]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~646_combout\ = (\MuxResSrc|out_mux[2]~645_combout\ & ((\my_data_memory|register[58][2]~regout\) # ((!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[2]~645_combout\ & (((\my_data_memory|register[56][2]~regout\ & 
-- \myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[58][2]~regout\,
	datab => \my_data_memory|register[56][2]~regout\,
	datac => \MuxResSrc|out_mux[2]~645_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~646_combout\);

-- Location: LCCOMB_X42_Y15_N2
\my_data_memory|register[57][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[57][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[57][2]~feeder_combout\);

-- Location: LCFF_X42_Y15_N3
\my_data_memory|register[57][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[57][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[57][2]~regout\);

-- Location: LCFF_X41_Y16_N27
\my_data_memory|register[59][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[59][2]~regout\);

-- Location: LCFF_X41_Y16_N29
\my_data_memory|register[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][2]~regout\);

-- Location: LCCOMB_X41_Y16_N28
\MuxResSrc|out_mux[2]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~643_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[51][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[49][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[51][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[49][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~643_combout\);

-- Location: LCCOMB_X41_Y16_N26
\MuxResSrc|out_mux[2]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~644_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~643_combout\ & ((\my_data_memory|register[59][2]~regout\))) # (!\MuxResSrc|out_mux[2]~643_combout\ & (\my_data_memory|register[57][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[57][2]~regout\,
	datac => \my_data_memory|register[59][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~643_combout\,
	combout => \MuxResSrc|out_mux[2]~644_combout\);

-- Location: LCCOMB_X36_Y15_N0
\MuxResSrc|out_mux[2]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~647_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\) # (\MuxResSrc|out_mux[2]~644_combout\)))) # (!\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[2]~646_combout\ & (!\myULA|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[2]~646_combout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[2]~644_combout\,
	combout => \MuxResSrc|out_mux[2]~647_combout\);

-- Location: LCCOMB_X36_Y15_N22
\MuxResSrc|out_mux[2]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~650_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~647_combout\ & (\MuxResSrc|out_mux[2]~649_combout\)) # (!\MuxResSrc|out_mux[2]~647_combout\ & ((\MuxResSrc|out_mux[2]~642_combout\))))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[2]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[2]~649_combout\,
	datac => \MuxResSrc|out_mux[2]~642_combout\,
	datad => \MuxResSrc|out_mux[2]~647_combout\,
	combout => \MuxResSrc|out_mux[2]~650_combout\);

-- Location: LCFF_X27_Y22_N23
\my_data_memory|register[117][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][2]~regout\);

-- Location: LCCOMB_X33_Y22_N0
\my_data_memory|register[87][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[87][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[87][2]~feeder_combout\);

-- Location: LCFF_X33_Y22_N1
\my_data_memory|register[87][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[87][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[87][2]~regout\);

-- Location: LCFF_X32_Y24_N9
\my_data_memory|register[85][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][2]~regout\);

-- Location: LCCOMB_X32_Y24_N8
\MuxResSrc|out_mux[2]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~599_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[87][2]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[85][2]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[87][2]~regout\,
	datac => \my_data_memory|register[85][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~599_combout\);

-- Location: LCCOMB_X29_Y22_N14
\MuxResSrc|out_mux[2]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~600_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~599_combout\ & (\my_data_memory|register[119][2]~regout\)) # (!\MuxResSrc|out_mux[2]~599_combout\ & ((\my_data_memory|register[117][2]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[2]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[119][2]~regout\,
	datab => \my_data_memory|register[117][2]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[2]~599_combout\,
	combout => \MuxResSrc|out_mux[2]~600_combout\);

-- Location: LCCOMB_X29_Y24_N4
\my_data_memory|register[103][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[103][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[103][2]~feeder_combout\);

-- Location: LCFF_X29_Y24_N5
\my_data_memory|register[103][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[103][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][2]~regout\);

-- Location: LCCOMB_X33_Y22_N30
\my_data_memory|register[71][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[71][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[71][2]~feeder_combout\);

-- Location: LCFF_X33_Y22_N31
\my_data_memory|register[71][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[71][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][2]~regout\);

-- Location: LCFF_X32_Y22_N21
\my_data_memory|register[69][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][2]~regout\);

-- Location: LCCOMB_X32_Y22_N20
\MuxResSrc|out_mux[2]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~603_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[71][2]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[69][2]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[71][2]~regout\,
	datac => \my_data_memory|register[69][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~603_combout\);

-- Location: LCCOMB_X32_Y22_N26
\MuxResSrc|out_mux[2]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~604_combout\ = (\MuxResSrc|out_mux[2]~603_combout\ & (((\my_data_memory|register[103][2]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[2]~603_combout\ & (\my_data_memory|register[101][2]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[101][2]~regout\,
	datab => \my_data_memory|register[103][2]~regout\,
	datac => \MuxResSrc|out_mux[2]~603_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~604_combout\);

-- Location: LCFF_X29_Y22_N1
\my_data_memory|register[111][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][2]~regout\);

-- Location: LCFF_X30_Y26_N23
\my_data_memory|register[77][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[77][2]~regout\);

-- Location: LCCOMB_X30_Y26_N22
\MuxResSrc|out_mux[2]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~601_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[79][2]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[77][2]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[79][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[77][2]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[2]~601_combout\);

-- Location: LCCOMB_X29_Y22_N0
\MuxResSrc|out_mux[2]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~602_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~601_combout\ & ((\my_data_memory|register[111][2]~regout\))) # (!\MuxResSrc|out_mux[2]~601_combout\ & (\my_data_memory|register[109][2]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[2]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[109][2]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[111][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~601_combout\,
	combout => \MuxResSrc|out_mux[2]~602_combout\);

-- Location: LCCOMB_X29_Y22_N22
\MuxResSrc|out_mux[2]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~605_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[2]~602_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[2]~604_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~604_combout\,
	datad => \MuxResSrc|out_mux[2]~602_combout\,
	combout => \MuxResSrc|out_mux[2]~605_combout\);

-- Location: LCCOMB_X29_Y22_N26
\MuxResSrc|out_mux[2]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~608_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~605_combout\ & (\MuxResSrc|out_mux[2]~607_combout\)) # (!\MuxResSrc|out_mux[2]~605_combout\ & ((\MuxResSrc|out_mux[2]~600_combout\))))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[2]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~607_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~600_combout\,
	datad => \MuxResSrc|out_mux[2]~605_combout\,
	combout => \MuxResSrc|out_mux[2]~608_combout\);

-- Location: LCFF_X31_Y21_N13
\my_data_memory|register[75][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[75][2]~regout\);

-- Location: LCFF_X33_Y25_N31
\my_data_memory|register[67][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][2]~regout\);

-- Location: LCCOMB_X31_Y21_N10
\MuxResSrc|out_mux[2]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~582_combout\ = (\myULA|Add0~35_combout\ & (((\my_data_memory|register[67][2]~regout\) # (\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (\my_data_memory|register[65][2]~regout\ & ((!\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[65][2]~regout\,
	datab => \my_data_memory|register[67][2]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~582_combout\);

-- Location: LCCOMB_X31_Y21_N12
\MuxResSrc|out_mux[2]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~583_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~582_combout\ & ((\my_data_memory|register[75][2]~regout\))) # (!\MuxResSrc|out_mux[2]~582_combout\ & (\my_data_memory|register[73][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[73][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[75][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~582_combout\,
	combout => \MuxResSrc|out_mux[2]~583_combout\);

-- Location: LCFF_X31_Y21_N5
\my_data_memory|register[105][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][2]~regout\);

-- Location: LCFF_X32_Y21_N3
\my_data_memory|register[99][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[99][2]~regout\);

-- Location: LCFF_X32_Y21_N25
\my_data_memory|register[97][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][2]~regout\);

-- Location: LCCOMB_X32_Y21_N24
\MuxResSrc|out_mux[2]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~580_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[99][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[97][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[99][2]~regout\,
	datac => \my_data_memory|register[97][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~580_combout\);

-- Location: LCCOMB_X31_Y21_N4
\MuxResSrc|out_mux[2]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~581_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~580_combout\ & (\my_data_memory|register[107][2]~regout\)) # (!\MuxResSrc|out_mux[2]~580_combout\ & ((\my_data_memory|register[105][2]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[107][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[105][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~580_combout\,
	combout => \MuxResSrc|out_mux[2]~581_combout\);

-- Location: LCCOMB_X31_Y22_N18
\MuxResSrc|out_mux[2]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~584_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[2]~581_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[2]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[2]~583_combout\,
	datad => \MuxResSrc|out_mux[2]~581_combout\,
	combout => \MuxResSrc|out_mux[2]~584_combout\);

-- Location: LCFF_X28_Y23_N17
\my_data_memory|register[91][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][2]~regout\);

-- Location: LCCOMB_X42_Y16_N0
\my_data_memory|register[89][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[89][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[89][2]~feeder_combout\);

-- Location: LCFF_X42_Y16_N1
\my_data_memory|register[89][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[89][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][2]~regout\);

-- Location: LCFF_X28_Y23_N11
\my_data_memory|register[81][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][2]~regout\);

-- Location: LCCOMB_X28_Y23_N10
\MuxResSrc|out_mux[2]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~578_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[89][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[81][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[89][2]~regout\,
	datac => \my_data_memory|register[81][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~578_combout\);

-- Location: LCCOMB_X28_Y23_N16
\MuxResSrc|out_mux[2]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~579_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~578_combout\ & ((\my_data_memory|register[91][2]~regout\))) # (!\MuxResSrc|out_mux[2]~578_combout\ & (\my_data_memory|register[83][2]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[83][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[91][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~578_combout\,
	combout => \MuxResSrc|out_mux[2]~579_combout\);

-- Location: LCFF_X30_Y25_N3
\my_data_memory|register[123][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][2]~regout\);

-- Location: LCFF_X27_Y23_N23
\my_data_memory|register[121][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][2]~regout\);

-- Location: LCFF_X32_Y24_N31
\my_data_memory|register[113][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][2]~regout\);

-- Location: LCCOMB_X32_Y24_N30
\MuxResSrc|out_mux[2]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~585_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[121][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[113][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[121][2]~regout\,
	datac => \my_data_memory|register[113][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~585_combout\);

-- Location: LCCOMB_X30_Y25_N2
\MuxResSrc|out_mux[2]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~586_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~585_combout\ & ((\my_data_memory|register[123][2]~regout\))) # (!\MuxResSrc|out_mux[2]~585_combout\ & (\my_data_memory|register[115][2]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[115][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[123][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~585_combout\,
	combout => \MuxResSrc|out_mux[2]~586_combout\);

-- Location: LCCOMB_X31_Y22_N24
\MuxResSrc|out_mux[2]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~587_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~584_combout\ & ((\MuxResSrc|out_mux[2]~586_combout\))) # (!\MuxResSrc|out_mux[2]~584_combout\ & (\MuxResSrc|out_mux[2]~579_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (\MuxResSrc|out_mux[2]~584_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[2]~584_combout\,
	datac => \MuxResSrc|out_mux[2]~579_combout\,
	datad => \MuxResSrc|out_mux[2]~586_combout\,
	combout => \MuxResSrc|out_mux[2]~587_combout\);

-- Location: LCFF_X31_Y24_N29
\my_data_memory|register[90][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][2]~regout\);

-- Location: LCFF_X31_Y22_N31
\my_data_memory|register[88][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][2]~regout\);

-- Location: LCFF_X32_Y27_N19
\my_data_memory|register[80][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][2]~regout\);

-- Location: LCCOMB_X32_Y27_N18
\MuxResSrc|out_mux[2]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~588_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[82][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[80][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[82][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[80][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~588_combout\);

-- Location: LCCOMB_X31_Y22_N30
\MuxResSrc|out_mux[2]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~589_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~588_combout\ & (\my_data_memory|register[90][2]~regout\)) # (!\MuxResSrc|out_mux[2]~588_combout\ & ((\my_data_memory|register[88][2]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[90][2]~regout\,
	datac => \my_data_memory|register[88][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~588_combout\,
	combout => \MuxResSrc|out_mux[2]~589_combout\);

-- Location: LCFF_X31_Y22_N21
\my_data_memory|register[122][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][2]~regout\);

-- Location: LCFF_X29_Y23_N3
\my_data_memory|register[112][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][2]~regout\);

-- Location: LCCOMB_X29_Y23_N2
\MuxResSrc|out_mux[2]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~595_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[120][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[112][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[120][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[112][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~595_combout\);

-- Location: LCCOMB_X31_Y22_N20
\MuxResSrc|out_mux[2]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~596_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~595_combout\ & ((\my_data_memory|register[122][2]~regout\))) # (!\MuxResSrc|out_mux[2]~595_combout\ & (\my_data_memory|register[114][2]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[114][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[122][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~595_combout\,
	combout => \MuxResSrc|out_mux[2]~596_combout\);

-- Location: LCFF_X31_Y24_N15
\my_data_memory|register[74][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][2]~regout\);

-- Location: LCCOMB_X34_Y24_N18
\my_data_memory|register[66][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[66][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[66][2]~feeder_combout\);

-- Location: LCFF_X34_Y24_N19
\my_data_memory|register[66][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[66][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][2]~regout\);

-- Location: LCFF_X33_Y24_N27
\my_data_memory|register[64][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][2]~regout\);

-- Location: LCCOMB_X33_Y24_N26
\MuxResSrc|out_mux[2]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~592_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[66][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[64][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[66][2]~regout\,
	datac => \my_data_memory|register[64][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~592_combout\);

-- Location: LCCOMB_X31_Y24_N14
\MuxResSrc|out_mux[2]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~593_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~592_combout\ & ((\my_data_memory|register[74][2]~regout\))) # (!\MuxResSrc|out_mux[2]~592_combout\ & (\my_data_memory|register[72][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[72][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[74][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~592_combout\,
	combout => \MuxResSrc|out_mux[2]~593_combout\);

-- Location: LCFF_X30_Y24_N15
\my_data_memory|register[104][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][2]~regout\);

-- Location: LCCOMB_X30_Y21_N26
\my_data_memory|register[98][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[98][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[98][2]~feeder_combout\);

-- Location: LCFF_X30_Y21_N27
\my_data_memory|register[98][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[98][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][2]~regout\);

-- Location: LCFF_X30_Y20_N3
\my_data_memory|register[96][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][2]~regout\);

-- Location: LCCOMB_X30_Y20_N2
\MuxResSrc|out_mux[2]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~590_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[98][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[96][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[98][2]~regout\,
	datac => \my_data_memory|register[96][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~590_combout\);

-- Location: LCCOMB_X30_Y24_N14
\MuxResSrc|out_mux[2]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~591_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~590_combout\ & (\my_data_memory|register[106][2]~regout\)) # (!\MuxResSrc|out_mux[2]~590_combout\ & ((\my_data_memory|register[104][2]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[106][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[104][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~590_combout\,
	combout => \MuxResSrc|out_mux[2]~591_combout\);

-- Location: LCCOMB_X31_Y24_N8
\MuxResSrc|out_mux[2]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~594_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[2]~591_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[2]~593_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[2]~593_combout\,
	datad => \MuxResSrc|out_mux[2]~591_combout\,
	combout => \MuxResSrc|out_mux[2]~594_combout\);

-- Location: LCCOMB_X31_Y22_N14
\MuxResSrc|out_mux[2]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~597_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[2]~594_combout\ & ((\MuxResSrc|out_mux[2]~596_combout\))) # (!\MuxResSrc|out_mux[2]~594_combout\ & (\MuxResSrc|out_mux[2]~589_combout\)))) # (!\myULA|Add0~21_combout\ & 
-- (((\MuxResSrc|out_mux[2]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[2]~589_combout\,
	datac => \MuxResSrc|out_mux[2]~596_combout\,
	datad => \MuxResSrc|out_mux[2]~594_combout\,
	combout => \MuxResSrc|out_mux[2]~597_combout\);

-- Location: LCCOMB_X32_Y18_N30
\MuxResSrc|out_mux[2]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~598_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[2]~587_combout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\MuxResSrc|out_mux[2]~597_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[2]~587_combout\,
	datad => \MuxResSrc|out_mux[2]~597_combout\,
	combout => \MuxResSrc|out_mux[2]~598_combout\);

-- Location: LCCOMB_X32_Y18_N20
\MuxResSrc|out_mux[2]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~609_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~598_combout\ & ((\MuxResSrc|out_mux[2]~608_combout\))) # (!\MuxResSrc|out_mux[2]~598_combout\ & (\MuxResSrc|out_mux[2]~577_combout\)))) # (!\myULA|Add0~37_combout\ & 
-- (((\MuxResSrc|out_mux[2]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~577_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[2]~608_combout\,
	datad => \MuxResSrc|out_mux[2]~598_combout\,
	combout => \MuxResSrc|out_mux[2]~609_combout\);

-- Location: LCCOMB_X37_Y13_N28
\my_data_memory|Decoder0~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~153_combout\ = (!\myULA|Add0~40_combout\ & (!\myULA|Add0~21_combout\ & (\my_data_memory|Decoder0~0_combout\ & \my_data_memory|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|Decoder0~0_combout\,
	datad => \my_data_memory|Decoder0~71_combout\,
	combout => \my_data_memory|Decoder0~153_combout\);

-- Location: LCFF_X37_Y13_N23
\my_data_memory|register[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[43][2]~regout\);

-- Location: LCFF_X38_Y13_N31
\my_data_memory|register[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][2]~regout\);

-- Location: LCCOMB_X37_Y13_N4
\MuxResSrc|out_mux[2]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~617_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~37_combout\ & ((\my_data_memory|register[39][2]~regout\))) # (!\myULA|Add0~37_combout\ & 
-- (\my_data_memory|register[35][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[35][2]~regout\,
	datab => \my_data_memory|register[39][2]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~617_combout\);

-- Location: LCCOMB_X37_Y13_N18
\MuxResSrc|out_mux[2]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~618_combout\ = (\MuxResSrc|out_mux[2]~617_combout\ & ((\my_data_memory|register[47][2]~regout\) # ((!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[2]~617_combout\ & (((\my_data_memory|register[43][2]~regout\ & 
-- \myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[47][2]~regout\,
	datab => \my_data_memory|register[43][2]~regout\,
	datac => \MuxResSrc|out_mux[2]~617_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~618_combout\);

-- Location: LCFF_X37_Y14_N27
\my_data_memory|register[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[44][2]~regout\);

-- Location: LCFF_X36_Y14_N21
\my_data_memory|register[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[36][2]~regout\);

-- Location: LCFF_X37_Y17_N21
\my_data_memory|register[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][2]~regout\);

-- Location: LCCOMB_X37_Y17_N20
\MuxResSrc|out_mux[2]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~614_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[40][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[32][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[40][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[32][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~614_combout\);

-- Location: LCCOMB_X36_Y14_N20
\MuxResSrc|out_mux[2]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~615_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~614_combout\ & (\my_data_memory|register[44][2]~regout\)) # (!\MuxResSrc|out_mux[2]~614_combout\ & ((\my_data_memory|register[36][2]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[44][2]~regout\,
	datac => \my_data_memory|register[36][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~614_combout\,
	combout => \MuxResSrc|out_mux[2]~615_combout\);

-- Location: LCFF_X36_Y13_N1
\my_data_memory|register[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][2]~regout\);

-- Location: LCCOMB_X34_Y22_N10
\my_data_memory|register[41][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[41][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[41][2]~feeder_combout\);

-- Location: LCFF_X34_Y22_N11
\my_data_memory|register[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[41][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][2]~regout\);

-- Location: LCFF_X35_Y15_N5
\my_data_memory|register[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][2]~regout\);

-- Location: LCCOMB_X35_Y15_N4
\MuxResSrc|out_mux[2]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~612_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[41][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[33][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[41][2]~regout\,
	datac => \my_data_memory|register[33][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~612_combout\);

-- Location: LCCOMB_X36_Y13_N0
\MuxResSrc|out_mux[2]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~613_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~612_combout\ & ((\my_data_memory|register[45][2]~regout\))) # (!\MuxResSrc|out_mux[2]~612_combout\ & (\my_data_memory|register[37][2]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[37][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[45][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~612_combout\,
	combout => \MuxResSrc|out_mux[2]~613_combout\);

-- Location: LCCOMB_X36_Y14_N22
\MuxResSrc|out_mux[2]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~616_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~613_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[2]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[2]~615_combout\,
	datad => \MuxResSrc|out_mux[2]~613_combout\,
	combout => \MuxResSrc|out_mux[2]~616_combout\);

-- Location: LCCOMB_X36_Y14_N8
\MuxResSrc|out_mux[2]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~619_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~616_combout\ & ((\MuxResSrc|out_mux[2]~618_combout\))) # (!\MuxResSrc|out_mux[2]~616_combout\ & (\MuxResSrc|out_mux[2]~611_combout\)))) # (!\myULA|Add0~35_combout\ & 
-- (((\MuxResSrc|out_mux[2]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~611_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[2]~618_combout\,
	datad => \MuxResSrc|out_mux[2]~616_combout\,
	combout => \MuxResSrc|out_mux[2]~619_combout\);

-- Location: LCFF_X40_Y23_N23
\my_data_memory|register[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][2]~regout\);

-- Location: LCFF_X40_Y23_N17
\my_data_memory|register[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][2]~regout\);

-- Location: LCCOMB_X37_Y27_N26
\my_data_memory|register[13][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[13][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[13][2]~feeder_combout\);

-- Location: LCFF_X37_Y27_N27
\my_data_memory|register[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[13][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][2]~regout\);

-- Location: LCFF_X37_Y23_N7
\my_data_memory|register[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[12][2]~regout\);

-- Location: LCCOMB_X37_Y23_N6
\MuxResSrc|out_mux[2]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~637_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[13][2]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[12][2]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[13][2]~regout\,
	datac => \my_data_memory|register[12][2]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[2]~637_combout\);

-- Location: LCCOMB_X40_Y23_N16
\MuxResSrc|out_mux[2]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~638_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~637_combout\ & (\my_data_memory|register[15][2]~regout\)) # (!\MuxResSrc|out_mux[2]~637_combout\ & ((\my_data_memory|register[14][2]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[15][2]~regout\,
	datac => \my_data_memory|register[14][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~637_combout\,
	combout => \MuxResSrc|out_mux[2]~638_combout\);

-- Location: LCFF_X38_Y26_N3
\my_data_memory|register[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][2]~regout\);

-- Location: LCCOMB_X37_Y24_N20
\my_data_memory|register[23][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[23][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[23][2]~feeder_combout\);

-- Location: LCFF_X37_Y24_N21
\my_data_memory|register[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[23][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][2]~regout\);

-- Location: LCFF_X37_Y26_N11
\my_data_memory|register[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][2]~regout\);

-- Location: LCCOMB_X37_Y26_N10
\MuxResSrc|out_mux[2]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~627_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[23][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[19][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[23][2]~regout\,
	datac => \my_data_memory|register[19][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~627_combout\);

-- Location: LCCOMB_X38_Y26_N2
\MuxResSrc|out_mux[2]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~628_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[2]~627_combout\ & ((\my_data_memory|register[31][2]~regout\))) # (!\MuxResSrc|out_mux[2]~627_combout\ & (\my_data_memory|register[27][2]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[2]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[27][2]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[31][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~627_combout\,
	combout => \MuxResSrc|out_mux[2]~628_combout\);

-- Location: LCFF_X36_Y16_N19
\my_data_memory|register[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][2]~regout\);

-- Location: LCFF_X35_Y26_N29
\my_data_memory|register[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][2]~regout\);

-- Location: LCCOMB_X35_Y26_N28
\MuxResSrc|out_mux[2]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~620_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[25][2]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[25][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[17][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~620_combout\);

-- Location: LCCOMB_X36_Y16_N18
\MuxResSrc|out_mux[2]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~621_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~620_combout\ & ((\my_data_memory|register[29][2]~regout\))) # (!\MuxResSrc|out_mux[2]~620_combout\ & (\my_data_memory|register[21][2]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[21][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[29][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~620_combout\,
	combout => \MuxResSrc|out_mux[2]~621_combout\);

-- Location: LCFF_X38_Y24_N11
\my_data_memory|register[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[28][2]~regout\);

-- Location: LCFF_X34_Y23_N3
\my_data_memory|register[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][2]~regout\);

-- Location: LCFF_X36_Y24_N7
\my_data_memory|register[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][2]~regout\);

-- Location: LCCOMB_X36_Y24_N6
\MuxResSrc|out_mux[2]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~624_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[24][2]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[16][2]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[24][2]~regout\,
	datac => \my_data_memory|register[16][2]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[2]~624_combout\);

-- Location: LCCOMB_X38_Y24_N10
\MuxResSrc|out_mux[2]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~625_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[2]~624_combout\ & ((\my_data_memory|register[28][2]~regout\))) # (!\MuxResSrc|out_mux[2]~624_combout\ & (\my_data_memory|register[20][2]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[2]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[20][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[28][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~624_combout\,
	combout => \MuxResSrc|out_mux[2]~625_combout\);

-- Location: LCFF_X36_Y26_N5
\my_data_memory|register[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][2]~regout\);

-- Location: LCCOMB_X36_Y26_N4
\MuxResSrc|out_mux[2]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~622_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[22][2]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[18][2]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[22][2]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[18][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~622_combout\);

-- Location: LCFF_X36_Y26_N31
\my_data_memory|register[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][2]~regout\);

-- Location: LCCOMB_X36_Y26_N30
\MuxResSrc|out_mux[2]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~623_combout\ = (\MuxResSrc|out_mux[2]~622_combout\ & ((\my_data_memory|register[30][2]~regout\) # ((!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[2]~622_combout\ & (((\my_data_memory|register[26][2]~regout\ & 
-- \myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[30][2]~regout\,
	datab => \MuxResSrc|out_mux[2]~622_combout\,
	datac => \my_data_memory|register[26][2]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[2]~623_combout\);

-- Location: LCCOMB_X32_Y18_N22
\MuxResSrc|out_mux[2]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~626_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\) # ((\MuxResSrc|out_mux[2]~623_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[2]~625_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[2]~625_combout\,
	datad => \MuxResSrc|out_mux[2]~623_combout\,
	combout => \MuxResSrc|out_mux[2]~626_combout\);

-- Location: LCCOMB_X32_Y18_N4
\MuxResSrc|out_mux[2]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~629_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[2]~626_combout\ & (\MuxResSrc|out_mux[2]~628_combout\)) # (!\MuxResSrc|out_mux[2]~626_combout\ & ((\MuxResSrc|out_mux[2]~621_combout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\MuxResSrc|out_mux[2]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[2]~628_combout\,
	datac => \MuxResSrc|out_mux[2]~621_combout\,
	datad => \MuxResSrc|out_mux[2]~626_combout\,
	combout => \MuxResSrc|out_mux[2]~629_combout\);

-- Location: LCCOMB_X30_Y27_N4
\my_data_memory|register[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[3][2]~feeder_combout\);

-- Location: LCFF_X30_Y27_N5
\my_data_memory|register[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][2]~regout\);

-- Location: LCFF_X34_Y27_N17
\my_data_memory|register[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][2]~regout\);

-- Location: LCFF_X34_Y27_N3
\my_data_memory|register[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][2]~regout\);

-- Location: LCFF_X34_Y28_N29
\my_data_memory|register[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][2]~regout\);

-- Location: LCFF_X34_Y28_N11
\my_data_memory|register[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][2]~regout\);

-- Location: LCFF_X35_Y28_N31
\my_data_memory|register[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux13~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][2]~regout\);

-- Location: LCCOMB_X35_Y28_N30
\MuxResSrc|out_mux[2]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~632_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[5][2]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[5][2]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[4][2]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[2]~632_combout\);

-- Location: LCCOMB_X34_Y28_N10
\MuxResSrc|out_mux[2]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~633_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[2]~632_combout\ & (\my_data_memory|register[7][2]~regout\)) # (!\MuxResSrc|out_mux[2]~632_combout\ & ((\my_data_memory|register[6][2]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[2]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[7][2]~regout\,
	datac => \my_data_memory|register[6][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~632_combout\,
	combout => \MuxResSrc|out_mux[2]~633_combout\);

-- Location: LCCOMB_X34_Y27_N2
\MuxResSrc|out_mux[2]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~634_combout\ = (\MuxResSrc|out_mux[6]~128_combout\ & (((\MuxResSrc|out_mux[2]~633_combout\)) # (!\MuxResSrc|out_mux[6]~127_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\MuxResSrc|out_mux[6]~127_combout\ & 
-- (\my_data_memory|register[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~128_combout\,
	datab => \MuxResSrc|out_mux[6]~127_combout\,
	datac => \my_data_memory|register[1][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~633_combout\,
	combout => \MuxResSrc|out_mux[2]~634_combout\);

-- Location: LCCOMB_X34_Y27_N16
\MuxResSrc|out_mux[2]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~635_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[2]~634_combout\ & (\my_data_memory|register[3][2]~regout\)) # (!\MuxResSrc|out_mux[2]~634_combout\ & ((\my_data_memory|register[2][2]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[2]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~124_combout\,
	datab => \my_data_memory|register[3][2]~regout\,
	datac => \my_data_memory|register[2][2]~regout\,
	datad => \MuxResSrc|out_mux[2]~634_combout\,
	combout => \MuxResSrc|out_mux[2]~635_combout\);

-- Location: LCCOMB_X33_Y26_N20
\MuxResSrc|out_mux[2]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~636_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[2]~631_combout\) # ((\MuxResSrc|out_mux[6]~123_combout\)))) # (!\MuxResSrc|out_mux[6]~112_combout\ & (((!\MuxResSrc|out_mux[6]~123_combout\ & 
-- \MuxResSrc|out_mux[2]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[2]~631_combout\,
	datab => \MuxResSrc|out_mux[6]~112_combout\,
	datac => \MuxResSrc|out_mux[6]~123_combout\,
	datad => \MuxResSrc|out_mux[2]~635_combout\,
	combout => \MuxResSrc|out_mux[2]~636_combout\);

-- Location: LCCOMB_X32_Y18_N26
\MuxResSrc|out_mux[2]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~639_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[2]~636_combout\ & (\MuxResSrc|out_mux[2]~638_combout\)) # (!\MuxResSrc|out_mux[2]~636_combout\ & ((\MuxResSrc|out_mux[2]~629_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~123_combout\ & (((\MuxResSrc|out_mux[2]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[2]~638_combout\,
	datac => \MuxResSrc|out_mux[2]~629_combout\,
	datad => \MuxResSrc|out_mux[2]~636_combout\,
	combout => \MuxResSrc|out_mux[2]~639_combout\);

-- Location: LCCOMB_X32_Y18_N0
\MuxResSrc|out_mux[2]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~640_combout\ = (\MuxResSrc|out_mux[6]~98_combout\ & (\my_data_memory|Decoder0~0_combout\)) # (!\MuxResSrc|out_mux[6]~98_combout\ & ((\my_data_memory|Decoder0~0_combout\ & (\MuxResSrc|out_mux[2]~619_combout\)) # 
-- (!\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[2]~639_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~98_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \MuxResSrc|out_mux[2]~619_combout\,
	datad => \MuxResSrc|out_mux[2]~639_combout\,
	combout => \MuxResSrc|out_mux[2]~640_combout\);

-- Location: LCCOMB_X32_Y18_N18
\MuxResSrc|out_mux[2]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~651_combout\ = (\MuxResSrc|out_mux[6]~98_combout\ & ((\MuxResSrc|out_mux[2]~640_combout\ & (\MuxResSrc|out_mux[2]~650_combout\)) # (!\MuxResSrc|out_mux[2]~640_combout\ & ((\MuxResSrc|out_mux[2]~609_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~98_combout\ & (((\MuxResSrc|out_mux[2]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~98_combout\,
	datab => \MuxResSrc|out_mux[2]~650_combout\,
	datac => \MuxResSrc|out_mux[2]~609_combout\,
	datad => \MuxResSrc|out_mux[2]~640_combout\,
	combout => \MuxResSrc|out_mux[2]~651_combout\);

-- Location: LCCOMB_X32_Y18_N28
\MuxResSrc|out_mux[2]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~652_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[6]~44_combout\) # ((\MuxResSrc|out_mux[2]~567_combout\)))) # (!\MuxResSrc|out_mux[6]~1381_combout\ & (!\MuxResSrc|out_mux[6]~44_combout\ & 
-- ((\MuxResSrc|out_mux[2]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1381_combout\,
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[2]~567_combout\,
	datad => \MuxResSrc|out_mux[2]~651_combout\,
	combout => \MuxResSrc|out_mux[2]~652_combout\);

-- Location: LCCOMB_X32_Y18_N6
\MuxResSrc|out_mux[2]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~695_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[2]~652_combout\ & ((\MuxResSrc|out_mux[2]~694_combout\))) # (!\MuxResSrc|out_mux[2]~652_combout\ & (\SW~combout\(2))))) # (!\MuxResSrc|out_mux[6]~44_combout\ & 
-- (((\MuxResSrc|out_mux[2]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(2),
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[2]~694_combout\,
	datad => \MuxResSrc|out_mux[2]~652_combout\,
	combout => \MuxResSrc|out_mux[2]~695_combout\);

-- Location: LCCOMB_X32_Y18_N16
\MuxResSrc|out_mux[2]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[2]~696_combout\ = (\my_unit_control|ResultSrc$latch~combout\ & (((\MuxResSrc|out_mux[2]~695_combout\)))) # (!\my_unit_control|ResultSrc$latch~combout\ & ((\my_unit_control|RegWrite~combout\ & (\myULA|Add0~37_combout\)) # 
-- (!\my_unit_control|RegWrite~combout\ & ((\MuxResSrc|out_mux[2]~695_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ResultSrc$latch~combout\,
	datab => \my_unit_control|RegWrite~combout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[2]~695_combout\,
	combout => \MuxResSrc|out_mux[2]~696_combout\);

-- Location: LCFF_X35_Y19_N31
\myReg|register[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][2]~regout\);

-- Location: LCCOMB_X35_Y19_N30
\myReg|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux5~1_combout\ = (\myReg|Mux5~0_combout\) # ((\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[2][2]~regout\ & !\my_instruction_memory|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux5~0_combout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|register[2][2]~regout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux5~1_combout\);

-- Location: LCCOMB_X34_Y20_N24
\MuxULASrc|out_mux[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[2]~6_combout\ = (\my_unit_control|ULASrc~combout\ & ((\MuxImmSrc|Mux5~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux13~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULASrc~combout\,
	datac => \myReg|Mux13~combout\,
	datad => \MuxImmSrc|Mux5~0_combout\,
	combout => \MuxULASrc|out_mux[2]~6_combout\);

-- Location: LCCOMB_X34_Y20_N6
\myULA|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~36_combout\ = (\my_unit_control|ULAControl\(1) & ((\my_unit_control|ULAControl\(0) & ((\myReg|Mux5~1_combout\) # (\MuxULASrc|out_mux[2]~6_combout\))) # (!\my_unit_control|ULAControl\(0) & (\myReg|Mux5~1_combout\ & 
-- \MuxULASrc|out_mux[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(0),
	datab => \myReg|Mux5~1_combout\,
	datac => \MuxULASrc|out_mux[2]~6_combout\,
	datad => \my_unit_control|ULAControl\(1),
	combout => \myULA|Add0~36_combout\);

-- Location: LCCOMB_X35_Y20_N24
\myULA|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~37_combout\ = (\myULA|Add0~36_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~36_combout\,
	datad => \myULA|Add0~12_combout\,
	combout => \myULA|Add0~37_combout\);

-- Location: LCCOMB_X35_Y24_N12
\my_parall_in|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_parall_in|Equal0~1_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~40_combout\ & \my_parall_in|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~40_combout\,
	datad => \my_parall_in|Equal0~0_combout\,
	combout => \my_parall_in|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y24_N10
\my_parall_in|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_parall_in|Equal0~2_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~37_combout\ & (\myULA|Add0~33_combout\ & \my_parall_in|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \myULA|Add0~33_combout\,
	datad => \my_parall_in|Equal0~1_combout\,
	combout => \my_parall_in|Equal0~2_combout\);

-- Location: LCCOMB_X35_Y24_N6
\MuxResSrc|out_mux[6]~1381\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1381_combout\ = (!\my_parall_in|Equal0~2_combout\ & ((\myULA|Add0~31_combout\) # ((\myULA|Add0~27_combout\ & !\my_unit_control|ULAControl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~27_combout\,
	datab => \myULA|Add0~31_combout\,
	datac => \my_unit_control|ULAControl\(1),
	datad => \my_parall_in|Equal0~2_combout\,
	combout => \MuxResSrc|out_mux[6]~1381_combout\);

-- Location: LCFF_X37_Y22_N15
\myReg|register[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][7]~regout\);

-- Location: LCFF_X35_Y21_N17
\myReg|register[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[1][7]~regout\);

-- Location: LCFF_X36_Y22_N1
\myReg|register[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][7]~regout\);

-- Location: LCFF_X36_Y24_N19
\myReg|register[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][7]~regout\);

-- Location: LCCOMB_X33_Y20_N12
\myReg|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux8~1_combout\ = (\myReg|Mux8~0_combout\ & (((\myReg|register[7][7]~regout\)) # (!\my_instruction_memory|RD[20]~8_combout\))) # (!\myReg|Mux8~0_combout\ & (\my_instruction_memory|RD[20]~8_combout\ & (\myReg|register[5][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux8~0_combout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datac => \myReg|register[5][7]~regout\,
	datad => \myReg|register[7][7]~regout\,
	combout => \myReg|Mux8~1_combout\);

-- Location: LCCOMB_X33_Y20_N2
\myReg|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux8~2_combout\ = (\myReg|Mux9~1_combout\ & ((\myReg|Mux9~2_combout\ & ((\myReg|Mux8~1_combout\))) # (!\myReg|Mux9~2_combout\ & (\myReg|register[1][7]~regout\)))) # (!\myReg|Mux9~1_combout\ & (\myReg|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux9~1_combout\,
	datab => \myReg|Mux9~2_combout\,
	datac => \myReg|register[1][7]~regout\,
	datad => \myReg|Mux8~1_combout\,
	combout => \myReg|Mux8~2_combout\);

-- Location: LCCOMB_X33_Y20_N0
\myReg|Mux8\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux8~combout\ = (\myReg|Mux9~0_combout\ & (((\myReg|Mux8~2_combout\)))) # (!\myReg|Mux9~0_combout\ & ((\myReg|Mux8~2_combout\ & (\myReg|register[3][7]~regout\)) # (!\myReg|Mux8~2_combout\ & ((\myReg|register[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][7]~regout\,
	datab => \myReg|register[2][7]~regout\,
	datac => \myReg|Mux9~0_combout\,
	datad => \myReg|Mux8~2_combout\,
	combout => \myReg|Mux8~combout\);

-- Location: LCCOMB_X29_Y14_N4
\my_data_memory|register[163][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[163][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[163][7]~feeder_combout\);

-- Location: LCFF_X29_Y14_N5
\my_data_memory|register[163][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[163][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[163][7]~regout\);

-- Location: LCCOMB_X40_Y14_N22
\my_data_memory|register[169][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[169][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[169][7]~feeder_combout\);

-- Location: LCFF_X40_Y14_N23
\my_data_memory|register[169][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[169][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][7]~regout\);

-- Location: LCFF_X34_Y14_N1
\my_data_memory|register[161][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[161][7]~regout\);

-- Location: LCCOMB_X34_Y14_N0
\MuxResSrc|out_mux[7]~1041\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1041_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[169][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[161][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[169][7]~regout\,
	datac => \my_data_memory|register[161][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1041_combout\);

-- Location: LCCOMB_X38_Y17_N16
\MuxResSrc|out_mux[7]~1042\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1042_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1041_combout\ & (\my_data_memory|register[171][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1041_combout\ & ((\my_data_memory|register[163][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[171][7]~regout\,
	datab => \my_data_memory|register[163][7]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[7]~1041_combout\,
	combout => \MuxResSrc|out_mux[7]~1042_combout\);

-- Location: LCFF_X37_Y27_N17
\my_data_memory|register[131][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[131][7]~regout\);

-- Location: LCFF_X31_Y19_N17
\my_data_memory|register[129][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[129][7]~regout\);

-- Location: LCCOMB_X31_Y19_N16
\MuxResSrc|out_mux[7]~1043\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1043_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[137][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[129][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[137][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[129][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1043_combout\);

-- Location: LCCOMB_X38_Y17_N10
\MuxResSrc|out_mux[7]~1044\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1044_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1043_combout\ & (\my_data_memory|register[139][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1043_combout\ & ((\my_data_memory|register[131][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[139][7]~regout\,
	datab => \my_data_memory|register[131][7]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[7]~1043_combout\,
	combout => \MuxResSrc|out_mux[7]~1044_combout\);

-- Location: LCCOMB_X38_Y17_N4
\MuxResSrc|out_mux[7]~1045\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1045_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[7]~1042_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[7]~1042_combout\,
	datad => \MuxResSrc|out_mux[7]~1044_combout\,
	combout => \MuxResSrc|out_mux[7]~1045_combout\);

-- Location: LCFF_X27_Y18_N23
\my_data_memory|register[155][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[155][7]~regout\);

-- Location: LCFF_X30_Y18_N27
\my_data_memory|register[153][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][7]~regout\);

-- Location: LCCOMB_X28_Y18_N18
\my_data_memory|register[147][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[147][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[147][7]~feeder_combout\);

-- Location: LCFF_X28_Y18_N19
\my_data_memory|register[147][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[147][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[147][7]~regout\);

-- Location: LCCOMB_X30_Y18_N12
\MuxResSrc|out_mux[7]~1039\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1039_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & ((\my_data_memory|register[147][7]~regout\))) # (!\myULA|Add0~35_combout\ & 
-- (\my_data_memory|register[145][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[145][7]~regout\,
	datab => \my_data_memory|register[147][7]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[7]~1039_combout\);

-- Location: LCCOMB_X30_Y18_N26
\MuxResSrc|out_mux[7]~1040\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1040_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1039_combout\ & (\my_data_memory|register[155][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1039_combout\ & ((\my_data_memory|register[153][7]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[155][7]~regout\,
	datac => \my_data_memory|register[153][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1039_combout\,
	combout => \MuxResSrc|out_mux[7]~1040_combout\);

-- Location: LCCOMB_X38_Y17_N2
\MuxResSrc|out_mux[7]~1048\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1048_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1045_combout\ & (\MuxResSrc|out_mux[7]~1047_combout\)) # (!\MuxResSrc|out_mux[7]~1045_combout\ & ((\MuxResSrc|out_mux[7]~1040_combout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1047_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[7]~1045_combout\,
	datad => \MuxResSrc|out_mux[7]~1040_combout\,
	combout => \MuxResSrc|out_mux[7]~1048_combout\);

-- Location: LCFF_X28_Y19_N25
\my_data_memory|register[154][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][7]~regout\);

-- Location: LCCOMB_X28_Y17_N16
\my_data_memory|register[146][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[146][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[146][7]~feeder_combout\);

-- Location: LCFF_X28_Y17_N17
\my_data_memory|register[146][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[146][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][7]~regout\);

-- Location: LCFF_X29_Y20_N23
\my_data_memory|register[144][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][7]~regout\);

-- Location: LCCOMB_X29_Y20_N22
\MuxResSrc|out_mux[7]~1059\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1059_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[146][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[144][7]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[146][7]~regout\,
	datac => \my_data_memory|register[144][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1059_combout\);

-- Location: LCCOMB_X28_Y19_N24
\MuxResSrc|out_mux[7]~1060\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1060_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1059_combout\ & ((\my_data_memory|register[154][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1059_combout\ & (\my_data_memory|register[152][7]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[152][7]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[154][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1059_combout\,
	combout => \MuxResSrc|out_mux[7]~1060_combout\);

-- Location: LCFF_X34_Y21_N15
\my_data_memory|register[138][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][7]~regout\);

-- Location: LCFF_X34_Y21_N1
\my_data_memory|register[128][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][7]~regout\);

-- Location: LCCOMB_X34_Y21_N0
\MuxResSrc|out_mux[7]~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1063_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[136][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[128][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[136][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[128][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1063_combout\);

-- Location: LCCOMB_X34_Y21_N14
\MuxResSrc|out_mux[7]~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1064_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1063_combout\ & ((\my_data_memory|register[138][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1063_combout\ & (\my_data_memory|register[130][7]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[130][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[138][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1063_combout\,
	combout => \MuxResSrc|out_mux[7]~1064_combout\);

-- Location: LCFF_X35_Y14_N17
\my_data_memory|register[170][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][7]~regout\);

-- Location: LCFF_X33_Y13_N25
\my_data_memory|register[162][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[162][7]~regout\);

-- Location: LCCOMB_X32_Y13_N24
\my_data_memory|register[168][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[168][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[168][7]~feeder_combout\);

-- Location: LCFF_X32_Y13_N25
\my_data_memory|register[168][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[168][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][7]~regout\);

-- Location: LCFF_X33_Y13_N3
\my_data_memory|register[160][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[160][7]~regout\);

-- Location: LCCOMB_X33_Y13_N2
\MuxResSrc|out_mux[7]~1061\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1061_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[168][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[160][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[168][7]~regout\,
	datac => \my_data_memory|register[160][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1061_combout\);

-- Location: LCCOMB_X33_Y13_N24
\MuxResSrc|out_mux[7]~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1062_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1061_combout\ & (\my_data_memory|register[170][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1061_combout\ & ((\my_data_memory|register[162][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[170][7]~regout\,
	datac => \my_data_memory|register[162][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1061_combout\,
	combout => \MuxResSrc|out_mux[7]~1062_combout\);

-- Location: LCCOMB_X34_Y21_N20
\MuxResSrc|out_mux[7]~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1065_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1062_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[7]~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[7]~1064_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[7]~1062_combout\,
	combout => \MuxResSrc|out_mux[7]~1065_combout\);

-- Location: LCCOMB_X29_Y16_N4
\my_data_memory|register[186][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[186][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[186][7]~feeder_combout\);

-- Location: LCFF_X29_Y16_N5
\my_data_memory|register[186][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[186][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][7]~regout\);

-- Location: LCFF_X32_Y16_N27
\my_data_memory|register[184][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[184][7]~regout\);

-- Location: LCFF_X31_Y16_N19
\my_data_memory|register[176][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][7]~regout\);

-- Location: LCCOMB_X31_Y16_N18
\MuxResSrc|out_mux[7]~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1066_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[178][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[176][7]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[178][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[176][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1066_combout\);

-- Location: LCCOMB_X32_Y16_N26
\MuxResSrc|out_mux[7]~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1067_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1066_combout\ & (\my_data_memory|register[186][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1066_combout\ & ((\my_data_memory|register[184][7]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[186][7]~regout\,
	datac => \my_data_memory|register[184][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1066_combout\,
	combout => \MuxResSrc|out_mux[7]~1067_combout\);

-- Location: LCCOMB_X34_Y21_N22
\MuxResSrc|out_mux[7]~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1068_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1065_combout\ & ((\MuxResSrc|out_mux[7]~1067_combout\))) # (!\MuxResSrc|out_mux[7]~1065_combout\ & (\MuxResSrc|out_mux[7]~1060_combout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[7]~1060_combout\,
	datac => \MuxResSrc|out_mux[7]~1065_combout\,
	datad => \MuxResSrc|out_mux[7]~1067_combout\,
	combout => \MuxResSrc|out_mux[7]~1068_combout\);

-- Location: LCFF_X33_Y17_N9
\my_data_memory|register[134][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[134][7]~regout\);

-- Location: LCFF_X31_Y13_N15
\my_data_memory|register[140][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][7]~regout\);

-- Location: LCFF_X34_Y15_N1
\my_data_memory|register[132][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[132][7]~regout\);

-- Location: LCCOMB_X34_Y15_N0
\MuxResSrc|out_mux[7]~1053\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1053_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[140][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[132][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[140][7]~regout\,
	datac => \my_data_memory|register[132][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1053_combout\);

-- Location: LCCOMB_X33_Y17_N8
\MuxResSrc|out_mux[7]~1054\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1054_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1053_combout\ & (\my_data_memory|register[142][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1053_combout\ & ((\my_data_memory|register[134][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[142][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[134][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1053_combout\,
	combout => \MuxResSrc|out_mux[7]~1054_combout\);

-- Location: LCFF_X32_Y14_N29
\my_data_memory|register[174][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][7]~regout\);

-- Location: LCFF_X31_Y18_N15
\my_data_memory|register[164][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[164][7]~regout\);

-- Location: LCCOMB_X31_Y18_N14
\MuxResSrc|out_mux[7]~1051\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1051_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[172][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[164][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[172][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[164][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1051_combout\);

-- Location: LCCOMB_X32_Y14_N28
\MuxResSrc|out_mux[7]~1052\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1052_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1051_combout\ & ((\my_data_memory|register[174][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1051_combout\ & (\my_data_memory|register[166][7]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[166][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[174][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1051_combout\,
	combout => \MuxResSrc|out_mux[7]~1052_combout\);

-- Location: LCCOMB_X33_Y17_N14
\MuxResSrc|out_mux[7]~1055\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1055_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1052_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[7]~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[7]~1054_combout\,
	datad => \MuxResSrc|out_mux[7]~1052_combout\,
	combout => \MuxResSrc|out_mux[7]~1055_combout\);

-- Location: LCFF_X32_Y15_N29
\my_data_memory|register[156][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][7]~regout\);

-- Location: LCFF_X32_Y17_N3
\my_data_memory|register[148][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[148][7]~regout\);

-- Location: LCCOMB_X32_Y17_N2
\MuxResSrc|out_mux[7]~1049\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1049_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[150][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[148][7]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[150][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[148][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1049_combout\);

-- Location: LCCOMB_X32_Y15_N28
\MuxResSrc|out_mux[7]~1050\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1050_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1049_combout\ & (\my_data_memory|register[158][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1049_combout\ & ((\my_data_memory|register[156][7]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[158][7]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[156][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1049_combout\,
	combout => \MuxResSrc|out_mux[7]~1050_combout\);

-- Location: LCCOMB_X33_Y17_N4
\MuxResSrc|out_mux[7]~1058\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1058_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1055_combout\ & (\MuxResSrc|out_mux[7]~1057_combout\)) # (!\MuxResSrc|out_mux[7]~1055_combout\ & ((\MuxResSrc|out_mux[7]~1050_combout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1057_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[7]~1055_combout\,
	datad => \MuxResSrc|out_mux[7]~1050_combout\,
	combout => \MuxResSrc|out_mux[7]~1058_combout\);

-- Location: LCCOMB_X34_Y21_N4
\MuxResSrc|out_mux[7]~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1069_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1058_combout\))) # (!\myULA|Add0~37_combout\ & 
-- (\MuxResSrc|out_mux[7]~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[7]~1068_combout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[7]~1058_combout\,
	combout => \MuxResSrc|out_mux[7]~1069_combout\);

-- Location: LCCOMB_X29_Y17_N14
\my_data_memory|register[183][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[183][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[183][7]~feeder_combout\);

-- Location: LCFF_X29_Y17_N15
\my_data_memory|register[183][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[183][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][7]~regout\);

-- Location: LCFF_X30_Y15_N21
\my_data_memory|register[167][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[167][7]~regout\);

-- Location: LCFF_X30_Y15_N31
\my_data_memory|register[135][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][7]~regout\);

-- Location: LCCOMB_X30_Y15_N30
\MuxResSrc|out_mux[7]~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1070_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[151][7]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[135][7]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[151][7]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[135][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1070_combout\);

-- Location: LCCOMB_X30_Y15_N20
\MuxResSrc|out_mux[7]~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1071_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1070_combout\ & (\my_data_memory|register[183][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1070_combout\ & ((\my_data_memory|register[167][7]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[183][7]~regout\,
	datac => \my_data_memory|register[167][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1070_combout\,
	combout => \MuxResSrc|out_mux[7]~1071_combout\);

-- Location: LCCOMB_X28_Y15_N24
\my_data_memory|register[175][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[175][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[175][7]~feeder_combout\);

-- Location: LCFF_X28_Y15_N25
\my_data_memory|register[175][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[175][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][7]~regout\);

-- Location: LCFF_X32_Y14_N3
\my_data_memory|register[159][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[159][7]~regout\);

-- Location: LCCOMB_X34_Y15_N6
\MuxResSrc|out_mux[7]~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1077_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[159][7]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[143][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[143][7]~regout\,
	datab => \my_data_memory|register[159][7]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[7]~1077_combout\);

-- Location: LCCOMB_X34_Y15_N20
\MuxResSrc|out_mux[7]~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1078_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1077_combout\ & (\my_data_memory|register[191][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1077_combout\ & ((\my_data_memory|register[175][7]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[191][7]~regout\,
	datab => \my_data_memory|register[175][7]~regout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[7]~1077_combout\,
	combout => \MuxResSrc|out_mux[7]~1078_combout\);

-- Location: LCCOMB_X30_Y16_N30
\my_data_memory|register[189][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[189][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[189][7]~feeder_combout\);

-- Location: LCFF_X30_Y16_N31
\my_data_memory|register[189][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[189][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][7]~regout\);

-- Location: LCFF_X31_Y14_N29
\my_data_memory|register[157][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[157][7]~regout\);

-- Location: LCCOMB_X30_Y16_N0
\my_data_memory|register[173][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[173][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[173][7]~feeder_combout\);

-- Location: LCFF_X30_Y16_N1
\my_data_memory|register[173][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[173][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[173][7]~regout\);

-- Location: LCCOMB_X31_Y14_N26
\MuxResSrc|out_mux[7]~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1072_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\my_data_memory|register[173][7]~regout\))) # (!\myULA|Add0~41_combout\ & 
-- (\my_data_memory|register[141][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[141][7]~regout\,
	datab => \my_data_memory|register[173][7]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1072_combout\);

-- Location: LCCOMB_X31_Y14_N28
\MuxResSrc|out_mux[7]~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1073_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1072_combout\ & (\my_data_memory|register[189][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1072_combout\ & ((\my_data_memory|register[157][7]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[189][7]~regout\,
	datac => \my_data_memory|register[157][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1072_combout\,
	combout => \MuxResSrc|out_mux[7]~1073_combout\);

-- Location: LCCOMB_X31_Y15_N6
\my_data_memory|register[181][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[181][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[181][7]~feeder_combout\);

-- Location: LCFF_X31_Y15_N7
\my_data_memory|register[181][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[181][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[181][7]~regout\);

-- Location: LCFF_X38_Y17_N13
\my_data_memory|register[133][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][7]~regout\);

-- Location: LCCOMB_X38_Y17_N12
\MuxResSrc|out_mux[7]~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1074_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[165][7]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[133][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[165][7]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[133][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1074_combout\);

-- Location: LCCOMB_X35_Y14_N6
\MuxResSrc|out_mux[7]~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1075_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1074_combout\ & ((\my_data_memory|register[181][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1074_combout\ & (\my_data_memory|register[149][7]~regout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[149][7]~regout\,
	datab => \my_data_memory|register[181][7]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \MuxResSrc|out_mux[7]~1074_combout\,
	combout => \MuxResSrc|out_mux[7]~1075_combout\);

-- Location: LCCOMB_X35_Y14_N4
\MuxResSrc|out_mux[7]~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1076_combout\ = (\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\) # ((\MuxResSrc|out_mux[7]~1073_combout\)))) # (!\myULA|Add0~33_combout\ & (!\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[7]~1073_combout\,
	datad => \MuxResSrc|out_mux[7]~1075_combout\,
	combout => \MuxResSrc|out_mux[7]~1076_combout\);

-- Location: LCCOMB_X34_Y15_N2
\MuxResSrc|out_mux[7]~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1079_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1076_combout\ & ((\MuxResSrc|out_mux[7]~1078_combout\))) # (!\MuxResSrc|out_mux[7]~1076_combout\ & (\MuxResSrc|out_mux[7]~1071_combout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[7]~1071_combout\,
	datac => \MuxResSrc|out_mux[7]~1078_combout\,
	datad => \MuxResSrc|out_mux[7]~1076_combout\,
	combout => \MuxResSrc|out_mux[7]~1079_combout\);

-- Location: LCCOMB_X34_Y21_N6
\MuxResSrc|out_mux[7]~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1080_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1069_combout\ & ((\MuxResSrc|out_mux[7]~1079_combout\))) # (!\MuxResSrc|out_mux[7]~1069_combout\ & (\MuxResSrc|out_mux[7]~1048_combout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[7]~1048_combout\,
	datac => \MuxResSrc|out_mux[7]~1069_combout\,
	datad => \MuxResSrc|out_mux[7]~1079_combout\,
	combout => \MuxResSrc|out_mux[7]~1080_combout\);

-- Location: LCFF_X38_Y13_N13
\my_data_memory|register[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][7]~regout\);

-- Location: LCFF_X36_Y13_N19
\my_data_memory|register[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][7]~regout\);

-- Location: LCCOMB_X36_Y13_N18
\MuxResSrc|out_mux[7]~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1088_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[45][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[37][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[45][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[37][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1088_combout\);

-- Location: LCCOMB_X36_Y13_N16
\MuxResSrc|out_mux[7]~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1089_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1088_combout\ & (\my_data_memory|register[47][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1088_combout\ & ((\my_data_memory|register[39][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[47][7]~regout\,
	datab => \my_data_memory|register[39][7]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[7]~1088_combout\,
	combout => \MuxResSrc|out_mux[7]~1089_combout\);

-- Location: LCFF_X35_Y15_N7
\my_data_memory|register[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][7]~regout\);

-- Location: LCCOMB_X34_Y22_N4
\my_data_memory|register[41][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[41][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[41][7]~feeder_combout\);

-- Location: LCFF_X34_Y22_N5
\my_data_memory|register[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[41][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][7]~regout\);

-- Location: LCFF_X35_Y15_N1
\my_data_memory|register[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][7]~regout\);

-- Location: LCCOMB_X35_Y15_N0
\MuxResSrc|out_mux[7]~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1083_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[41][7]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[33][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[41][7]~regout\,
	datac => \my_data_memory|register[33][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1083_combout\);

-- Location: LCCOMB_X35_Y15_N6
\MuxResSrc|out_mux[7]~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1084_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1083_combout\ & (\my_data_memory|register[43][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1083_combout\ & ((\my_data_memory|register[35][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[43][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[35][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1083_combout\,
	combout => \MuxResSrc|out_mux[7]~1084_combout\);

-- Location: LCFF_X37_Y15_N3
\my_data_memory|register[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[42][7]~regout\);

-- Location: LCFF_X37_Y17_N19
\my_data_memory|register[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][7]~regout\);

-- Location: LCFF_X37_Y17_N13
\my_data_memory|register[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][7]~regout\);

-- Location: LCCOMB_X37_Y17_N12
\MuxResSrc|out_mux[7]~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1085_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[34][7]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[32][7]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[34][7]~regout\,
	datac => \my_data_memory|register[32][7]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[7]~1085_combout\);

-- Location: LCCOMB_X37_Y15_N2
\MuxResSrc|out_mux[7]~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1086_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1085_combout\ & ((\my_data_memory|register[42][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1085_combout\ & (\my_data_memory|register[40][7]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[40][7]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[42][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1085_combout\,
	combout => \MuxResSrc|out_mux[7]~1086_combout\);

-- Location: LCCOMB_X36_Y15_N20
\MuxResSrc|out_mux[7]~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1087_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[7]~1084_combout\)))) # (!\myULA|Add0~39_combout\ & (!\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[7]~1084_combout\,
	datad => \MuxResSrc|out_mux[7]~1086_combout\,
	combout => \MuxResSrc|out_mux[7]~1087_combout\);

-- Location: LCCOMB_X35_Y14_N10
\MuxResSrc|out_mux[7]~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1090_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1087_combout\ & ((\MuxResSrc|out_mux[7]~1089_combout\))) # (!\MuxResSrc|out_mux[7]~1087_combout\ & (\MuxResSrc|out_mux[7]~1082_combout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1082_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[7]~1089_combout\,
	datad => \MuxResSrc|out_mux[7]~1087_combout\,
	combout => \MuxResSrc|out_mux[7]~1090_combout\);

-- Location: LCFF_X40_Y15_N7
\my_data_memory|register[61][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[61][7]~regout\);

-- Location: LCCOMB_X40_Y14_N0
\my_data_memory|register[56][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[56][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[56][7]~feeder_combout\);

-- Location: LCFF_X40_Y14_N1
\my_data_memory|register[56][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[56][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[56][7]~regout\);

-- Location: LCCOMB_X40_Y15_N28
\MuxResSrc|out_mux[7]~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1154_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[60][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[56][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[60][7]~regout\,
	datab => \my_data_memory|register[56][7]~regout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1154_combout\);

-- Location: LCCOMB_X40_Y15_N6
\MuxResSrc|out_mux[7]~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1155_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1154_combout\ & ((\my_data_memory|register[61][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1154_combout\ & (\my_data_memory|register[57][7]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[57][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[61][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1154_combout\,
	combout => \MuxResSrc|out_mux[7]~1155_combout\);

-- Location: LCFF_X33_Y16_N21
\my_data_memory|register[54][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[54][7]~regout\);

-- Location: LCFF_X33_Y16_N31
\my_data_memory|register[50][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[50][7]~regout\);

-- Location: LCCOMB_X33_Y16_N30
\MuxResSrc|out_mux[7]~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1156_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[51][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[50][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[51][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[50][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1156_combout\);

-- Location: LCCOMB_X33_Y16_N20
\MuxResSrc|out_mux[7]~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1157_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1156_combout\ & (\my_data_memory|register[55][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1156_combout\ & ((\my_data_memory|register[54][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[55][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[54][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1156_combout\,
	combout => \MuxResSrc|out_mux[7]~1157_combout\);

-- Location: LCFF_X41_Y16_N11
\my_data_memory|register[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[49][7]~regout\);

-- Location: LCFF_X37_Y16_N13
\my_data_memory|register[52][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[52][7]~regout\);

-- Location: LCFF_X38_Y16_N19
\my_data_memory|register[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[48][7]~regout\);

-- Location: LCCOMB_X38_Y16_N18
\MuxResSrc|out_mux[7]~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1158_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[52][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[48][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[52][7]~regout\,
	datac => \my_data_memory|register[48][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1158_combout\);

-- Location: LCCOMB_X41_Y16_N10
\MuxResSrc|out_mux[7]~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1159_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1158_combout\ & (\my_data_memory|register[53][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1158_combout\ & ((\my_data_memory|register[49][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[53][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[49][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1158_combout\,
	combout => \MuxResSrc|out_mux[7]~1159_combout\);

-- Location: LCCOMB_X41_Y19_N30
\MuxResSrc|out_mux[7]~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1160_combout\ = (\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\) # ((\MuxResSrc|out_mux[7]~1157_combout\)))) # (!\myULA|Add0~35_combout\ & (!\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[7]~1157_combout\,
	datad => \MuxResSrc|out_mux[7]~1159_combout\,
	combout => \MuxResSrc|out_mux[7]~1160_combout\);

-- Location: LCCOMB_X41_Y19_N4
\MuxResSrc|out_mux[7]~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1163_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1160_combout\ & (\MuxResSrc|out_mux[7]~1162_combout\)) # (!\MuxResSrc|out_mux[7]~1160_combout\ & ((\MuxResSrc|out_mux[7]~1155_combout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[7]~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1162_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[7]~1155_combout\,
	datad => \MuxResSrc|out_mux[7]~1160_combout\,
	combout => \MuxResSrc|out_mux[7]~1163_combout\);

-- Location: LCFF_X40_Y23_N9
\my_data_memory|register[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][7]~regout\);

-- Location: LCFF_X40_Y23_N5
\my_data_memory|register[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][7]~regout\);

-- Location: LCFF_X37_Y27_N7
\my_data_memory|register[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[13][7]~regout\);

-- Location: LCCOMB_X40_Y23_N18
\MuxResSrc|out_mux[7]~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1150_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[13][7]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[12][7]~regout\,
	datab => \my_data_memory|register[13][7]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1150_combout\);

-- Location: LCCOMB_X40_Y23_N4
\MuxResSrc|out_mux[7]~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1151_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1150_combout\ & ((\my_data_memory|register[15][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1150_combout\ & (\my_data_memory|register[14][7]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[14][7]~regout\,
	datac => \my_data_memory|register[15][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1150_combout\,
	combout => \MuxResSrc|out_mux[7]~1151_combout\);

-- Location: LCFF_X35_Y24_N17
\my_data_memory|register[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[20][7]~regout\);

-- Location: LCFF_X34_Y26_N23
\my_data_memory|register[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][7]~regout\);

-- Location: LCFF_X35_Y26_N23
\my_data_memory|register[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][7]~regout\);

-- Location: LCFF_X35_Y26_N5
\my_data_memory|register[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][7]~regout\);

-- Location: LCCOMB_X35_Y26_N4
\MuxResSrc|out_mux[7]~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1139_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[21][7]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[17][7]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[21][7]~regout\,
	datac => \my_data_memory|register[17][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1139_combout\);

-- Location: LCCOMB_X34_Y26_N22
\MuxResSrc|out_mux[7]~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1140_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1139_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1139_combout\ & (\my_data_memory|register[20][7]~regout\)) # 
-- (!\MuxResSrc|out_mux[7]~1139_combout\ & ((\my_data_memory|register[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[20][7]~regout\,
	datac => \my_data_memory|register[16][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1139_combout\,
	combout => \MuxResSrc|out_mux[7]~1140_combout\);

-- Location: LCFF_X34_Y23_N13
\my_data_memory|register[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[24][7]~regout\);

-- Location: LCFF_X43_Y26_N25
\my_data_memory|register[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[29][7]~regout\);

-- Location: LCFF_X34_Y23_N19
\my_data_memory|register[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[25][7]~regout\);

-- Location: LCCOMB_X34_Y23_N18
\MuxResSrc|out_mux[7]~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1137_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[29][7]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[25][7]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[29][7]~regout\,
	datac => \my_data_memory|register[25][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1137_combout\);

-- Location: LCCOMB_X34_Y23_N12
\MuxResSrc|out_mux[7]~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1138_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1137_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1137_combout\ & (\my_data_memory|register[28][7]~regout\)) # 
-- (!\MuxResSrc|out_mux[7]~1137_combout\ & ((\my_data_memory|register[24][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[28][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[24][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1137_combout\,
	combout => \MuxResSrc|out_mux[7]~1138_combout\);

-- Location: LCCOMB_X34_Y26_N20
\MuxResSrc|out_mux[7]~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1141_combout\ = (\myULA|Add0~33_combout\ & (((\myULA|Add0~35_combout\) # (\MuxResSrc|out_mux[7]~1138_combout\)))) # (!\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[7]~1140_combout\ & (!\myULA|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[7]~1140_combout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[7]~1138_combout\,
	combout => \MuxResSrc|out_mux[7]~1141_combout\);

-- Location: LCFF_X37_Y24_N3
\my_data_memory|register[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][7]~regout\);

-- Location: LCFF_X37_Y26_N27
\my_data_memory|register[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][7]~regout\);

-- Location: LCCOMB_X37_Y28_N12
\my_data_memory|register[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[22][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[22][7]~feeder_combout\);

-- Location: LCFF_X37_Y28_N13
\my_data_memory|register[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[22][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[22][7]~regout\);

-- Location: LCFF_X37_Y24_N1
\my_data_memory|register[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[18][7]~regout\);

-- Location: LCCOMB_X37_Y24_N0
\MuxResSrc|out_mux[7]~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1135_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[22][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[22][7]~regout\,
	datac => \my_data_memory|register[18][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1135_combout\);

-- Location: LCCOMB_X37_Y26_N26
\MuxResSrc|out_mux[7]~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1136_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1135_combout\ & (\my_data_memory|register[23][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1135_combout\ & ((\my_data_memory|register[19][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[23][7]~regout\,
	datac => \my_data_memory|register[19][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1135_combout\,
	combout => \MuxResSrc|out_mux[7]~1136_combout\);

-- Location: LCCOMB_X34_Y26_N14
\MuxResSrc|out_mux[7]~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1144_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1141_combout\ & (\MuxResSrc|out_mux[7]~1143_combout\)) # (!\MuxResSrc|out_mux[7]~1141_combout\ & ((\MuxResSrc|out_mux[7]~1136_combout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1143_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[7]~1141_combout\,
	datad => \MuxResSrc|out_mux[7]~1136_combout\,
	combout => \MuxResSrc|out_mux[7]~1144_combout\);

-- Location: LCCOMB_X30_Y27_N24
\my_data_memory|register[3][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[3][7]~feeder_combout\);

-- Location: LCFF_X30_Y27_N25
\my_data_memory|register[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][7]~regout\);

-- Location: LCFF_X34_Y27_N21
\my_data_memory|register[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[2][7]~regout\);

-- Location: LCFF_X34_Y27_N19
\my_data_memory|register[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][7]~regout\);

-- Location: LCFF_X34_Y28_N13
\my_data_memory|register[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][7]~regout\);

-- Location: LCFF_X34_Y28_N15
\my_data_memory|register[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[6][7]~regout\);

-- Location: LCFF_X35_Y28_N5
\my_data_memory|register[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][7]~regout\);

-- Location: LCFF_X35_Y28_N3
\my_data_memory|register[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][7]~regout\);

-- Location: LCCOMB_X35_Y28_N2
\MuxResSrc|out_mux[7]~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1145_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[5][7]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[4][7]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[5][7]~regout\,
	datac => \my_data_memory|register[4][7]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[7]~1145_combout\);

-- Location: LCCOMB_X34_Y28_N14
\MuxResSrc|out_mux[7]~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1146_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1145_combout\ & (\my_data_memory|register[7][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1145_combout\ & ((\my_data_memory|register[6][7]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[7][7]~regout\,
	datac => \my_data_memory|register[6][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1145_combout\,
	combout => \MuxResSrc|out_mux[7]~1146_combout\);

-- Location: LCCOMB_X34_Y27_N18
\MuxResSrc|out_mux[7]~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1147_combout\ = (\MuxResSrc|out_mux[6]~128_combout\ & (((\MuxResSrc|out_mux[7]~1146_combout\)) # (!\MuxResSrc|out_mux[6]~127_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\MuxResSrc|out_mux[6]~127_combout\ & 
-- (\my_data_memory|register[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~128_combout\,
	datab => \MuxResSrc|out_mux[6]~127_combout\,
	datac => \my_data_memory|register[1][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1146_combout\,
	combout => \MuxResSrc|out_mux[7]~1147_combout\);

-- Location: LCCOMB_X34_Y27_N20
\MuxResSrc|out_mux[7]~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1148_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[7]~1147_combout\ & (\my_data_memory|register[3][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1147_combout\ & ((\my_data_memory|register[2][7]~regout\))))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[7]~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~124_combout\,
	datab => \my_data_memory|register[3][7]~regout\,
	datac => \my_data_memory|register[2][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1147_combout\,
	combout => \MuxResSrc|out_mux[7]~1148_combout\);

-- Location: LCCOMB_X34_Y26_N16
\MuxResSrc|out_mux[7]~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1149_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[6]~112_combout\) # ((\MuxResSrc|out_mux[7]~1144_combout\)))) # (!\MuxResSrc|out_mux[6]~123_combout\ & (!\MuxResSrc|out_mux[6]~112_combout\ & 
-- ((\MuxResSrc|out_mux[7]~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[6]~112_combout\,
	datac => \MuxResSrc|out_mux[7]~1144_combout\,
	datad => \MuxResSrc|out_mux[7]~1148_combout\,
	combout => \MuxResSrc|out_mux[7]~1149_combout\);

-- Location: LCFF_X37_Y25_N7
\my_data_memory|register[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[11][7]~regout\);

-- Location: LCFF_X37_Y25_N17
\my_data_memory|register[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][7]~regout\);

-- Location: LCFF_X36_Y25_N23
\my_data_memory|register[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][7]~regout\);

-- Location: LCCOMB_X36_Y25_N22
\MuxResSrc|out_mux[7]~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1133_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[10][7]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[8][7]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[10][7]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[8][7]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1133_combout\);

-- Location: LCCOMB_X37_Y25_N16
\MuxResSrc|out_mux[7]~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1134_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1133_combout\ & (\my_data_memory|register[11][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1133_combout\ & ((\my_data_memory|register[9][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[11][7]~regout\,
	datac => \my_data_memory|register[9][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1133_combout\,
	combout => \MuxResSrc|out_mux[7]~1134_combout\);

-- Location: LCCOMB_X34_Y25_N4
\MuxResSrc|out_mux[7]~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1152_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[7]~1149_combout\ & (\MuxResSrc|out_mux[7]~1151_combout\)) # (!\MuxResSrc|out_mux[7]~1149_combout\ & ((\MuxResSrc|out_mux[7]~1134_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~112_combout\ & (((\MuxResSrc|out_mux[7]~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~112_combout\,
	datab => \MuxResSrc|out_mux[7]~1151_combout\,
	datac => \MuxResSrc|out_mux[7]~1149_combout\,
	datad => \MuxResSrc|out_mux[7]~1134_combout\,
	combout => \MuxResSrc|out_mux[7]~1152_combout\);

-- Location: LCCOMB_X28_Y25_N16
\my_data_memory|register[126][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[126][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[126][7]~feeder_combout\);

-- Location: LCFF_X28_Y25_N17
\my_data_memory|register[126][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[126][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][7]~regout\);

-- Location: LCFF_X31_Y22_N27
\my_data_memory|register[122][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][7]~regout\);

-- Location: LCCOMB_X31_Y22_N26
\MuxResSrc|out_mux[7]~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1129_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[123][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[122][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[123][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[122][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1129_combout\);

-- Location: LCCOMB_X29_Y25_N18
\MuxResSrc|out_mux[7]~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1130_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1129_combout\ & (\my_data_memory|register[127][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1129_combout\ & ((\my_data_memory|register[126][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[127][7]~regout\,
	datab => \my_data_memory|register[126][7]~regout\,
	datac => \myULA|Add0~37_combout\,
	datad => \MuxResSrc|out_mux[7]~1129_combout\,
	combout => \MuxResSrc|out_mux[7]~1130_combout\);

-- Location: LCCOMB_X33_Y26_N28
\my_data_memory|register[95][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[95][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[95][7]~feeder_combout\);

-- Location: LCFF_X33_Y26_N29
\my_data_memory|register[95][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[95][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[95][7]~regout\);

-- Location: LCFF_X29_Y27_N7
\my_data_memory|register[91][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[91][7]~regout\);

-- Location: LCFF_X32_Y27_N7
\my_data_memory|register[90][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][7]~regout\);

-- Location: LCCOMB_X32_Y27_N6
\MuxResSrc|out_mux[7]~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1122_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[91][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[90][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[91][7]~regout\,
	datac => \my_data_memory|register[90][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1122_combout\);

-- Location: LCCOMB_X33_Y25_N8
\MuxResSrc|out_mux[7]~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1123_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1122_combout\ & ((\my_data_memory|register[95][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1122_combout\ & (\my_data_memory|register[94][7]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[94][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[95][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1122_combout\,
	combout => \MuxResSrc|out_mux[7]~1123_combout\);

-- Location: LCCOMB_X27_Y26_N12
\my_data_memory|register[79][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[79][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[79][7]~feeder_combout\);

-- Location: LCFF_X27_Y26_N13
\my_data_memory|register[79][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[79][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[79][7]~regout\);

-- Location: LCFF_X32_Y25_N21
\my_data_memory|register[78][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[78][7]~regout\);

-- Location: LCFF_X31_Y25_N23
\my_data_memory|register[74][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][7]~regout\);

-- Location: LCCOMB_X31_Y25_N22
\MuxResSrc|out_mux[7]~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1126_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[75][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[74][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[75][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[74][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1126_combout\);

-- Location: LCCOMB_X32_Y25_N20
\MuxResSrc|out_mux[7]~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1127_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1126_combout\ & (\my_data_memory|register[79][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1126_combout\ & ((\my_data_memory|register[78][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[79][7]~regout\,
	datac => \my_data_memory|register[78][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1126_combout\,
	combout => \MuxResSrc|out_mux[7]~1127_combout\);

-- Location: LCFF_X29_Y22_N3
\my_data_memory|register[110][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][7]~regout\);

-- Location: LCFF_X29_Y22_N9
\my_data_memory|register[111][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[111][7]~regout\);

-- Location: LCCOMB_X29_Y24_N8
\my_data_memory|Decoder0~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~271_combout\ = (\my_data_memory|Decoder0~213_combout\ & (\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & \my_data_memory|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~213_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \myULA|Add0~21_combout\,
	datad => \my_data_memory|Decoder0~65_combout\,
	combout => \my_data_memory|Decoder0~271_combout\);

-- Location: LCFF_X30_Y21_N5
\my_data_memory|register[106][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[106][7]~regout\);

-- Location: LCCOMB_X30_Y21_N4
\MuxResSrc|out_mux[7]~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1124_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[107][7]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[106][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[107][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[106][7]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1124_combout\);

-- Location: LCCOMB_X29_Y22_N8
\MuxResSrc|out_mux[7]~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1125_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1124_combout\ & ((\my_data_memory|register[111][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1124_combout\ & (\my_data_memory|register[110][7]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[110][7]~regout\,
	datac => \my_data_memory|register[111][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1124_combout\,
	combout => \MuxResSrc|out_mux[7]~1125_combout\);

-- Location: LCCOMB_X33_Y25_N18
\MuxResSrc|out_mux[7]~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1128_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1125_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[7]~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[7]~1127_combout\,
	datad => \MuxResSrc|out_mux[7]~1125_combout\,
	combout => \MuxResSrc|out_mux[7]~1128_combout\);

-- Location: LCCOMB_X33_Y25_N24
\MuxResSrc|out_mux[7]~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1131_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1128_combout\ & (\MuxResSrc|out_mux[7]~1130_combout\)) # (!\MuxResSrc|out_mux[7]~1128_combout\ & ((\MuxResSrc|out_mux[7]~1123_combout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[7]~1130_combout\,
	datac => \MuxResSrc|out_mux[7]~1123_combout\,
	datad => \MuxResSrc|out_mux[7]~1128_combout\,
	combout => \MuxResSrc|out_mux[7]~1131_combout\);

-- Location: LCFF_X32_Y24_N19
\my_data_memory|register[85][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[85][7]~regout\);

-- Location: LCFF_X32_Y27_N17
\my_data_memory|register[80][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][7]~regout\);

-- Location: LCCOMB_X32_Y27_N16
\MuxResSrc|out_mux[7]~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1111_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[81][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[80][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[81][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[80][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1111_combout\);

-- Location: LCCOMB_X32_Y24_N18
\MuxResSrc|out_mux[7]~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1112_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1111_combout\ & ((\my_data_memory|register[85][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1111_combout\ & (\my_data_memory|register[84][7]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[84][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[85][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1111_combout\,
	combout => \MuxResSrc|out_mux[7]~1112_combout\);

-- Location: LCFF_X33_Y24_N21
\my_data_memory|register[64][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][7]~regout\);

-- Location: LCFF_X32_Y22_N23
\my_data_memory|register[69][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[69][7]~regout\);

-- Location: LCFF_X32_Y22_N29
\my_data_memory|register[65][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][7]~regout\);

-- Location: LCCOMB_X32_Y22_N28
\MuxResSrc|out_mux[7]~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1115_combout\ = (\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[69][7]~regout\)) # (!\myULA|Add0~37_combout\ & ((\my_data_memory|register[65][7]~regout\))))) # (!\myULA|Add0~39_combout\ & 
-- (((\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[69][7]~regout\,
	datac => \my_data_memory|register[65][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1115_combout\);

-- Location: LCCOMB_X33_Y24_N20
\MuxResSrc|out_mux[7]~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1116_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1115_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1115_combout\ & (\my_data_memory|register[68][7]~regout\)) # 
-- (!\MuxResSrc|out_mux[7]~1115_combout\ & ((\my_data_memory|register[64][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[68][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[64][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1115_combout\,
	combout => \MuxResSrc|out_mux[7]~1116_combout\);

-- Location: LCFF_X33_Y24_N19
\my_data_memory|register[101][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[101][7]~regout\);

-- Location: LCFF_X30_Y20_N19
\my_data_memory|register[96][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][7]~regout\);

-- Location: LCCOMB_X30_Y20_N18
\MuxResSrc|out_mux[7]~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1113_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[100][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[96][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[100][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[96][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1113_combout\);

-- Location: LCCOMB_X33_Y24_N18
\MuxResSrc|out_mux[7]~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1114_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1113_combout\ & ((\my_data_memory|register[101][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1113_combout\ & (\my_data_memory|register[97][7]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[97][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[101][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1113_combout\,
	combout => \MuxResSrc|out_mux[7]~1114_combout\);

-- Location: LCCOMB_X33_Y24_N14
\MuxResSrc|out_mux[7]~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1117_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1114_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[7]~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[7]~1116_combout\,
	datad => \MuxResSrc|out_mux[7]~1114_combout\,
	combout => \MuxResSrc|out_mux[7]~1117_combout\);

-- Location: LCCOMB_X27_Y22_N6
\my_data_memory|register[117][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[117][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[117][7]~feeder_combout\);

-- Location: LCFF_X27_Y22_N7
\my_data_memory|register[117][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[117][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[117][7]~regout\);

-- Location: LCFF_X32_Y24_N29
\my_data_memory|register[113][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][7]~regout\);

-- Location: LCFF_X33_Y27_N23
\my_data_memory|register[112][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][7]~regout\);

-- Location: LCCOMB_X33_Y27_N22
\MuxResSrc|out_mux[7]~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1118_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[116][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[112][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[116][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[112][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1118_combout\);

-- Location: LCCOMB_X32_Y24_N28
\MuxResSrc|out_mux[7]~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1119_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1118_combout\ & (\my_data_memory|register[117][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1118_combout\ & ((\my_data_memory|register[113][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[117][7]~regout\,
	datac => \my_data_memory|register[113][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1118_combout\,
	combout => \MuxResSrc|out_mux[7]~1119_combout\);

-- Location: LCCOMB_X33_Y24_N0
\MuxResSrc|out_mux[7]~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1120_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1117_combout\ & ((\MuxResSrc|out_mux[7]~1119_combout\))) # (!\MuxResSrc|out_mux[7]~1117_combout\ & (\MuxResSrc|out_mux[7]~1112_combout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[7]~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[7]~1112_combout\,
	datac => \MuxResSrc|out_mux[7]~1117_combout\,
	datad => \MuxResSrc|out_mux[7]~1119_combout\,
	combout => \MuxResSrc|out_mux[7]~1120_combout\);

-- Location: LCFF_X34_Y25_N21
\my_data_memory|register[88][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[88][7]~regout\);

-- Location: LCFF_X34_Y25_N7
\my_data_memory|register[89][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][7]~regout\);

-- Location: LCCOMB_X27_Y23_N24
\my_data_memory|register[121][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[121][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[121][7]~feeder_combout\);

-- Location: LCFF_X27_Y23_N25
\my_data_memory|register[121][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[121][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[121][7]~regout\);

-- Location: LCCOMB_X34_Y25_N6
\MuxResSrc|out_mux[7]~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1103_combout\ = (\myULA|Add0~41_combout\ & (((\my_data_memory|register[121][7]~regout\)) # (!\myULA|Add0~39_combout\))) # (!\myULA|Add0~41_combout\ & (\myULA|Add0~39_combout\ & (\my_data_memory|register[89][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[89][7]~regout\,
	datad => \my_data_memory|register[121][7]~regout\,
	combout => \MuxResSrc|out_mux[7]~1103_combout\);

-- Location: LCCOMB_X34_Y25_N20
\MuxResSrc|out_mux[7]~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1104_combout\ = (\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1103_combout\)))) # (!\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1103_combout\ & (\my_data_memory|register[120][7]~regout\)) # 
-- (!\MuxResSrc|out_mux[7]~1103_combout\ & ((\my_data_memory|register[88][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[120][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[88][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1103_combout\,
	combout => \MuxResSrc|out_mux[7]~1104_combout\);

-- Location: LCFF_X38_Y23_N7
\my_data_memory|register[105][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[105][7]~regout\);

-- Location: LCFF_X38_Y23_N29
\my_data_memory|register[72][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][7]~regout\);

-- Location: LCCOMB_X38_Y23_N28
\MuxResSrc|out_mux[7]~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1105_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[104][7]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[72][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[104][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[72][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1105_combout\);

-- Location: LCCOMB_X38_Y23_N6
\MuxResSrc|out_mux[7]~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1106_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1105_combout\ & ((\my_data_memory|register[105][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1105_combout\ & (\my_data_memory|register[73][7]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[73][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[105][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1105_combout\,
	combout => \MuxResSrc|out_mux[7]~1106_combout\);

-- Location: LCCOMB_X34_Y25_N24
\MuxResSrc|out_mux[7]~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1107_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[7]~1104_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[7]~1104_combout\,
	datad => \MuxResSrc|out_mux[7]~1106_combout\,
	combout => \MuxResSrc|out_mux[7]~1107_combout\);

-- Location: LCFF_X32_Y26_N11
\my_data_memory|register[109][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[109][7]~regout\);

-- Location: LCFF_X30_Y24_N1
\my_data_memory|register[108][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][7]~regout\);

-- Location: LCFF_X33_Y23_N19
\my_data_memory|register[76][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][7]~regout\);

-- Location: LCCOMB_X33_Y23_N18
\MuxResSrc|out_mux[7]~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1101_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[108][7]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[76][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[108][7]~regout\,
	datac => \my_data_memory|register[76][7]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[7]~1101_combout\);

-- Location: LCCOMB_X32_Y26_N10
\MuxResSrc|out_mux[7]~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1102_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1101_combout\ & ((\my_data_memory|register[109][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1101_combout\ & (\my_data_memory|register[77][7]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[77][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[109][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1101_combout\,
	combout => \MuxResSrc|out_mux[7]~1102_combout\);

-- Location: LCCOMB_X34_Y25_N10
\MuxResSrc|out_mux[7]~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1110_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1107_combout\ & (\MuxResSrc|out_mux[7]~1109_combout\)) # (!\MuxResSrc|out_mux[7]~1107_combout\ & ((\MuxResSrc|out_mux[7]~1102_combout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1109_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[7]~1107_combout\,
	datad => \MuxResSrc|out_mux[7]~1102_combout\,
	combout => \MuxResSrc|out_mux[7]~1110_combout\);

-- Location: LCCOMB_X34_Y25_N8
\MuxResSrc|out_mux[7]~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1121_combout\ = (\myULA|Add0~35_combout\ & (\myULA|Add0~33_combout\)) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[7]~1110_combout\))) # (!\myULA|Add0~33_combout\ & 
-- (\MuxResSrc|out_mux[7]~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[7]~1120_combout\,
	datad => \MuxResSrc|out_mux[7]~1110_combout\,
	combout => \MuxResSrc|out_mux[7]~1121_combout\);

-- Location: LCCOMB_X30_Y22_N26
\my_data_memory|register[119][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[119][7]~feeder_combout\ = \myReg|Mux8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux8~combout\,
	combout => \my_data_memory|register[119][7]~feeder_combout\);

-- Location: LCFF_X30_Y22_N27
\my_data_memory|register[119][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[119][7]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[119][7]~regout\);

-- Location: LCFF_X30_Y25_N9
\my_data_memory|register[115][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][7]~regout\);

-- Location: LCFF_X30_Y22_N5
\my_data_memory|register[114][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[114][7]~regout\);

-- Location: LCCOMB_X30_Y22_N4
\MuxResSrc|out_mux[7]~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1098_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[118][7]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[114][7]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[118][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[114][7]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[7]~1098_combout\);

-- Location: LCCOMB_X30_Y25_N8
\MuxResSrc|out_mux[7]~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1099_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1098_combout\ & (\my_data_memory|register[119][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1098_combout\ & ((\my_data_memory|register[115][7]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[119][7]~regout\,
	datac => \my_data_memory|register[115][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1098_combout\,
	combout => \MuxResSrc|out_mux[7]~1099_combout\);

-- Location: LCFF_X33_Y21_N15
\my_data_memory|register[103][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[103][7]~regout\);

-- Location: LCFF_X30_Y21_N7
\my_data_memory|register[98][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[98][7]~regout\);

-- Location: LCCOMB_X30_Y21_N6
\MuxResSrc|out_mux[7]~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1091_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[102][7]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[98][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[102][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[98][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1091_combout\);

-- Location: LCCOMB_X33_Y21_N14
\MuxResSrc|out_mux[7]~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1092_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[7]~1091_combout\ & ((\my_data_memory|register[103][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1091_combout\ & (\my_data_memory|register[99][7]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[7]~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[99][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[103][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1091_combout\,
	combout => \MuxResSrc|out_mux[7]~1092_combout\);

-- Location: LCFF_X33_Y22_N7
\my_data_memory|register[71][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[71][7]~regout\);

-- Location: LCFF_X33_Y25_N7
\my_data_memory|register[67][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][7]~regout\);

-- Location: LCFF_X34_Y24_N25
\my_data_memory|register[66][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][7]~regout\);

-- Location: LCCOMB_X34_Y24_N24
\MuxResSrc|out_mux[7]~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1095_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[67][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[66][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[67][7]~regout\,
	datac => \my_data_memory|register[66][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1095_combout\);

-- Location: LCCOMB_X33_Y22_N6
\MuxResSrc|out_mux[7]~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1096_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1095_combout\ & ((\my_data_memory|register[71][7]~regout\))) # (!\MuxResSrc|out_mux[7]~1095_combout\ & (\my_data_memory|register[70][7]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[70][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[71][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1095_combout\,
	combout => \MuxResSrc|out_mux[7]~1096_combout\);

-- Location: LCFF_X31_Y20_N13
\my_data_memory|register[86][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[86][7]~regout\);

-- Location: LCFF_X28_Y22_N19
\my_data_memory|register[82][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux8~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][7]~regout\);

-- Location: LCCOMB_X28_Y22_N18
\MuxResSrc|out_mux[7]~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1093_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[83][7]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[82][7]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[83][7]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[82][7]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[7]~1093_combout\);

-- Location: LCCOMB_X31_Y20_N12
\MuxResSrc|out_mux[7]~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1094_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[7]~1093_combout\ & (\my_data_memory|register[87][7]~regout\)) # (!\MuxResSrc|out_mux[7]~1093_combout\ & ((\my_data_memory|register[86][7]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[7]~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[87][7]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[86][7]~regout\,
	datad => \MuxResSrc|out_mux[7]~1093_combout\,
	combout => \MuxResSrc|out_mux[7]~1094_combout\);

-- Location: LCCOMB_X32_Y21_N14
\MuxResSrc|out_mux[7]~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1097_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[7]~1094_combout\))) # (!\myULA|Add0~21_combout\ & 
-- (\MuxResSrc|out_mux[7]~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[7]~1096_combout\,
	datad => \MuxResSrc|out_mux[7]~1094_combout\,
	combout => \MuxResSrc|out_mux[7]~1097_combout\);

-- Location: LCCOMB_X33_Y21_N4
\MuxResSrc|out_mux[7]~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1100_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[7]~1097_combout\ & (\MuxResSrc|out_mux[7]~1099_combout\)) # (!\MuxResSrc|out_mux[7]~1097_combout\ & ((\MuxResSrc|out_mux[7]~1092_combout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[7]~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[7]~1099_combout\,
	datac => \MuxResSrc|out_mux[7]~1092_combout\,
	datad => \MuxResSrc|out_mux[7]~1097_combout\,
	combout => \MuxResSrc|out_mux[7]~1100_combout\);

-- Location: LCCOMB_X34_Y25_N22
\MuxResSrc|out_mux[7]~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1132_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[7]~1121_combout\ & (\MuxResSrc|out_mux[7]~1131_combout\)) # (!\MuxResSrc|out_mux[7]~1121_combout\ & ((\MuxResSrc|out_mux[7]~1100_combout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[7]~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \MuxResSrc|out_mux[7]~1131_combout\,
	datac => \MuxResSrc|out_mux[7]~1121_combout\,
	datad => \MuxResSrc|out_mux[7]~1100_combout\,
	combout => \MuxResSrc|out_mux[7]~1132_combout\);

-- Location: LCCOMB_X34_Y25_N2
\MuxResSrc|out_mux[7]~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1153_combout\ = (\my_data_memory|Decoder0~0_combout\ & (\MuxResSrc|out_mux[6]~98_combout\)) # (!\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[6]~98_combout\ & ((\MuxResSrc|out_mux[7]~1132_combout\))) # 
-- (!\MuxResSrc|out_mux[6]~98_combout\ & (\MuxResSrc|out_mux[7]~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[7]~1152_combout\,
	datad => \MuxResSrc|out_mux[7]~1132_combout\,
	combout => \MuxResSrc|out_mux[7]~1153_combout\);

-- Location: LCCOMB_X34_Y25_N0
\MuxResSrc|out_mux[7]~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1164_combout\ = (\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[7]~1153_combout\ & ((\MuxResSrc|out_mux[7]~1163_combout\))) # (!\MuxResSrc|out_mux[7]~1153_combout\ & (\MuxResSrc|out_mux[7]~1090_combout\)))) # 
-- (!\my_data_memory|Decoder0~0_combout\ & (((\MuxResSrc|out_mux[7]~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~0_combout\,
	datab => \MuxResSrc|out_mux[7]~1090_combout\,
	datac => \MuxResSrc|out_mux[7]~1163_combout\,
	datad => \MuxResSrc|out_mux[7]~1153_combout\,
	combout => \MuxResSrc|out_mux[7]~1164_combout\);

-- Location: LCCOMB_X34_Y25_N26
\MuxResSrc|out_mux[7]~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1165_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\SW~combout\(7)) # ((\MuxResSrc|out_mux[6]~1381_combout\)))) # (!\MuxResSrc|out_mux[6]~44_combout\ & (((!\MuxResSrc|out_mux[6]~1381_combout\ & 
-- \MuxResSrc|out_mux[7]~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(7),
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[6]~1381_combout\,
	datad => \MuxResSrc|out_mux[7]~1164_combout\,
	combout => \MuxResSrc|out_mux[7]~1165_combout\);

-- Location: LCCOMB_X34_Y25_N28
\MuxResSrc|out_mux[7]~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1208_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[7]~1165_combout\ & (\MuxResSrc|out_mux[7]~1207_combout\)) # (!\MuxResSrc|out_mux[7]~1165_combout\ & ((\MuxResSrc|out_mux[7]~1080_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~1381_combout\ & (((\MuxResSrc|out_mux[7]~1165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[7]~1207_combout\,
	datab => \MuxResSrc|out_mux[6]~1381_combout\,
	datac => \MuxResSrc|out_mux[7]~1080_combout\,
	datad => \MuxResSrc|out_mux[7]~1165_combout\,
	combout => \MuxResSrc|out_mux[7]~1208_combout\);

-- Location: LCCOMB_X35_Y25_N20
\MuxResSrc|out_mux[7]~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[7]~1209_combout\ = (\my_unit_control|RegWrite~combout\ & ((\my_unit_control|ResultSrc$latch~combout\ & ((\MuxResSrc|out_mux[7]~1208_combout\))) # (!\my_unit_control|ResultSrc$latch~combout\ & (\myULA|Add0~40_combout\)))) # 
-- (!\my_unit_control|RegWrite~combout\ & (((\MuxResSrc|out_mux[7]~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \myULA|Add0~40_combout\,
	datac => \my_unit_control|ResultSrc$latch~combout\,
	datad => \MuxResSrc|out_mux[7]~1208_combout\,
	combout => \MuxResSrc|out_mux[7]~1209_combout\);

-- Location: LCFF_X35_Y25_N21
\myReg|register[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][7]~regout\);

-- Location: LCCOMB_X35_Y22_N20
\myReg|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux0~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[3][7]~regout\))) # (!\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][7]~regout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|register[3][7]~regout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y22_N6
\myReg|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux0~1_combout\ = (\myReg|Mux0~0_combout\) # ((\myReg|register[2][7]~regout\ & (\my_instruction_memory|RD[16]~7_combout\ & !\my_instruction_memory|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][7]~regout\,
	datab => \my_instruction_memory|RD[16]~7_combout\,
	datac => \myReg|Mux0~0_combout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux0~1_combout\);

-- Location: LCCOMB_X36_Y20_N18
\myULA|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~23_combout\ = \my_unit_control|ULAControl\(0) $ (((\my_unit_control|ULASrc~combout\ & ((!\MuxImmSrc|Mux2~0_combout\))) # (!\my_unit_control|ULASrc~combout\ & (\myReg|Mux8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|Mux8~combout\,
	datab => \my_unit_control|ULAControl\(0),
	datac => \MuxImmSrc|Mux2~0_combout\,
	datad => \my_unit_control|ULASrc~combout\,
	combout => \myULA|Add0~23_combout\);

-- Location: LCCOMB_X35_Y20_N20
\myULA|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~27_combout\ = \myReg|Mux0~1_combout\ $ (\myULA|Add0~26\ $ (!\myULA|Add0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|Mux0~1_combout\,
	datad => \myULA|Add0~23_combout\,
	cin => \myULA|Add0~26\,
	combout => \myULA|Add0~27_combout\);

-- Location: LCCOMB_X35_Y24_N0
\myULA|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~40_combout\ = (\myULA|Add0~31_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~27_combout\,
	datad => \myULA|Add0~31_combout\,
	combout => \myULA|Add0~40_combout\);

-- Location: LCCOMB_X35_Y25_N22
\MuxResSrc|out_mux[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~44_combout\ = (\my_parall_in|Equal0~2_combout\) # ((\myULA|Add0~40_combout\ & \myULA|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myULA|Add0~40_combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \my_parall_in|Equal0~2_combout\,
	combout => \MuxResSrc|out_mux[6]~44_combout\);

-- Location: LCCOMB_X40_Y14_N10
\my_data_memory|register[169][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[169][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[169][6]~feeder_combout\);

-- Location: LCFF_X40_Y14_N11
\my_data_memory|register[169][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[169][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[169][6]~regout\);

-- Location: LCFF_X31_Y17_N21
\my_data_memory|register[137][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[137][6]~regout\);

-- Location: LCFF_X32_Y13_N27
\my_data_memory|register[168][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[168][6]~regout\);

-- Location: LCCOMB_X32_Y16_N10
\my_data_memory|register[136][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[136][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[136][6]~feeder_combout\);

-- Location: LCFF_X32_Y16_N11
\my_data_memory|register[136][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[136][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[136][6]~regout\);

-- Location: LCCOMB_X31_Y17_N6
\MuxResSrc|out_mux[6]~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1214_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[168][6]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[136][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[168][6]~regout\,
	datac => \my_data_memory|register[136][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1214_combout\);

-- Location: LCCOMB_X31_Y17_N20
\MuxResSrc|out_mux[6]~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1215_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1214_combout\ & (\my_data_memory|register[169][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1214_combout\ & ((\my_data_memory|register[137][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[169][6]~regout\,
	datac => \my_data_memory|register[137][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1214_combout\,
	combout => \MuxResSrc|out_mux[6]~1215_combout\);

-- Location: LCCOMB_X40_Y22_N16
\my_data_memory|register[185][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[185][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[185][6]~feeder_combout\);

-- Location: LCFF_X40_Y22_N17
\my_data_memory|register[185][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[185][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[185][6]~regout\);

-- Location: LCFF_X31_Y17_N19
\my_data_memory|register[153][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[153][6]~regout\);

-- Location: LCFF_X32_Y15_N27
\my_data_memory|register[152][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[152][6]~regout\);

-- Location: LCCOMB_X32_Y15_N26
\MuxResSrc|out_mux[6]~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1212_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[184][6]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[152][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[184][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[152][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1212_combout\);

-- Location: LCCOMB_X31_Y17_N18
\MuxResSrc|out_mux[6]~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1213_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1212_combout\ & (\my_data_memory|register[185][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1212_combout\ & ((\my_data_memory|register[153][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[185][6]~regout\,
	datac => \my_data_memory|register[153][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1212_combout\,
	combout => \MuxResSrc|out_mux[6]~1213_combout\);

-- Location: LCCOMB_X31_Y17_N4
\MuxResSrc|out_mux[6]~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1216_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~37_combout\) # ((\MuxResSrc|out_mux[6]~1213_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[6]~1215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[6]~1215_combout\,
	datad => \MuxResSrc|out_mux[6]~1213_combout\,
	combout => \MuxResSrc|out_mux[6]~1216_combout\);

-- Location: LCFF_X30_Y14_N23
\my_data_memory|register[172][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[172][6]~regout\);

-- Location: LCFF_X31_Y13_N1
\my_data_memory|register[140][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[140][6]~regout\);

-- Location: LCCOMB_X31_Y13_N0
\MuxResSrc|out_mux[6]~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1210_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[141][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[140][6]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[141][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[140][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1210_combout\);

-- Location: LCCOMB_X30_Y14_N22
\MuxResSrc|out_mux[6]~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1211_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1210_combout\ & (\my_data_memory|register[173][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1210_combout\ & ((\my_data_memory|register[172][6]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[173][6]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[172][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1210_combout\,
	combout => \MuxResSrc|out_mux[6]~1211_combout\);

-- Location: LCFF_X30_Y16_N27
\my_data_memory|register[189][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[189][6]~regout\);

-- Location: LCFF_X32_Y15_N1
\my_data_memory|register[156][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[156][6]~regout\);

-- Location: LCCOMB_X32_Y15_N0
\MuxResSrc|out_mux[6]~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1217_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[157][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[156][6]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[157][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[156][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1217_combout\);

-- Location: LCCOMB_X30_Y16_N26
\MuxResSrc|out_mux[6]~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1218_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1217_combout\ & ((\my_data_memory|register[189][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1217_combout\ & (\my_data_memory|register[188][6]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[188][6]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[189][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1217_combout\,
	combout => \MuxResSrc|out_mux[6]~1218_combout\);

-- Location: LCCOMB_X31_Y17_N14
\MuxResSrc|out_mux[6]~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1219_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1216_combout\ & ((\MuxResSrc|out_mux[6]~1218_combout\))) # (!\MuxResSrc|out_mux[6]~1216_combout\ & (\MuxResSrc|out_mux[6]~1211_combout\)))) # 
-- (!\myULA|Add0~37_combout\ & (\MuxResSrc|out_mux[6]~1216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \MuxResSrc|out_mux[6]~1216_combout\,
	datac => \MuxResSrc|out_mux[6]~1211_combout\,
	datad => \MuxResSrc|out_mux[6]~1218_combout\,
	combout => \MuxResSrc|out_mux[6]~1219_combout\);

-- Location: LCFF_X29_Y17_N31
\my_data_memory|register[183][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[183][6]~regout\);

-- Location: LCFF_X29_Y17_N1
\my_data_memory|register[179][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[179][6]~regout\);

-- Location: LCFF_X29_Y15_N25
\my_data_memory|register[182][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[182][6]~regout\);

-- Location: LCFF_X29_Y16_N7
\my_data_memory|register[178][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[178][6]~regout\);

-- Location: LCCOMB_X29_Y16_N6
\MuxResSrc|out_mux[6]~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1227_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[182][6]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[178][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[182][6]~regout\,
	datac => \my_data_memory|register[178][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1227_combout\);

-- Location: LCCOMB_X29_Y17_N0
\MuxResSrc|out_mux[6]~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1228_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1227_combout\ & (\my_data_memory|register[183][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1227_combout\ & ((\my_data_memory|register[179][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[183][6]~regout\,
	datac => \my_data_memory|register[179][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1227_combout\,
	combout => \MuxResSrc|out_mux[6]~1228_combout\);

-- Location: LCFF_X28_Y17_N21
\my_data_memory|register[151][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[151][6]~regout\);

-- Location: LCFF_X28_Y17_N7
\my_data_memory|register[146][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[146][6]~regout\);

-- Location: LCCOMB_X28_Y17_N6
\MuxResSrc|out_mux[6]~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1222_combout\ = (\myULA|Add0~39_combout\ & ((\my_data_memory|register[147][6]~regout\) # ((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & (((\my_data_memory|register[146][6]~regout\ & !\myULA|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[147][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[146][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1222_combout\);

-- Location: LCCOMB_X28_Y17_N20
\MuxResSrc|out_mux[6]~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1223_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1222_combout\ & ((\my_data_memory|register[151][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1222_combout\ & (\my_data_memory|register[150][6]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[150][6]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[151][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1222_combout\,
	combout => \MuxResSrc|out_mux[6]~1223_combout\);

-- Location: LCFF_X27_Y20_N21
\my_data_memory|register[135][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[135][6]~regout\);

-- Location: LCFF_X27_Y20_N27
\my_data_memory|register[130][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[130][6]~regout\);

-- Location: LCCOMB_X27_Y20_N26
\MuxResSrc|out_mux[6]~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1224_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[131][6]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[130][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[131][6]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[130][6]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[6]~1224_combout\);

-- Location: LCCOMB_X27_Y20_N20
\MuxResSrc|out_mux[6]~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1225_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1224_combout\ & ((\my_data_memory|register[135][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1224_combout\ & (\my_data_memory|register[134][6]~regout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[134][6]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[135][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1224_combout\,
	combout => \MuxResSrc|out_mux[6]~1225_combout\);

-- Location: LCCOMB_X30_Y17_N18
\MuxResSrc|out_mux[6]~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1226_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[6]~1223_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1223_combout\,
	datad => \MuxResSrc|out_mux[6]~1225_combout\,
	combout => \MuxResSrc|out_mux[6]~1226_combout\);

-- Location: LCCOMB_X30_Y17_N16
\MuxResSrc|out_mux[6]~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1229_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1226_combout\ & ((\MuxResSrc|out_mux[6]~1228_combout\))) # (!\MuxResSrc|out_mux[6]~1226_combout\ & (\MuxResSrc|out_mux[6]~1221_combout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1221_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1228_combout\,
	datad => \MuxResSrc|out_mux[6]~1226_combout\,
	combout => \MuxResSrc|out_mux[6]~1229_combout\);

-- Location: LCFF_X29_Y20_N5
\my_data_memory|register[149][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[149][6]~regout\);

-- Location: LCFF_X29_Y20_N7
\my_data_memory|register[144][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[144][6]~regout\);

-- Location: LCCOMB_X29_Y20_N6
\MuxResSrc|out_mux[6]~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1232_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[148][6]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[144][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[148][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[144][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1232_combout\);

-- Location: LCCOMB_X29_Y20_N4
\MuxResSrc|out_mux[6]~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1233_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1232_combout\ & ((\my_data_memory|register[149][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1232_combout\ & (\my_data_memory|register[145][6]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[145][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[149][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1232_combout\,
	combout => \MuxResSrc|out_mux[6]~1233_combout\);

-- Location: LCFF_X30_Y17_N23
\my_data_memory|register[133][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[133][6]~regout\);

-- Location: LCFF_X34_Y15_N11
\my_data_memory|register[128][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[128][6]~regout\);

-- Location: LCCOMB_X34_Y15_N10
\MuxResSrc|out_mux[6]~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1234_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[132][6]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[128][6]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[132][6]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[128][6]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[6]~1234_combout\);

-- Location: LCCOMB_X30_Y17_N22
\MuxResSrc|out_mux[6]~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1235_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1234_combout\ & ((\my_data_memory|register[133][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1234_combout\ & (\my_data_memory|register[129][6]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[129][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[133][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1234_combout\,
	combout => \MuxResSrc|out_mux[6]~1235_combout\);

-- Location: LCCOMB_X30_Y17_N20
\MuxResSrc|out_mux[6]~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1236_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[6]~1233_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1233_combout\,
	datad => \MuxResSrc|out_mux[6]~1235_combout\,
	combout => \MuxResSrc|out_mux[6]~1236_combout\);

-- Location: LCFF_X31_Y19_N27
\my_data_memory|register[177][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[177][6]~regout\);

-- Location: LCFF_X31_Y16_N31
\my_data_memory|register[176][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[176][6]~regout\);

-- Location: LCCOMB_X31_Y16_N30
\MuxResSrc|out_mux[6]~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1237_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[180][6]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[176][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[180][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[176][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1237_combout\);

-- Location: LCCOMB_X31_Y19_N26
\MuxResSrc|out_mux[6]~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1238_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1237_combout\ & (\my_data_memory|register[181][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1237_combout\ & ((\my_data_memory|register[177][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[181][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[177][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1237_combout\,
	combout => \MuxResSrc|out_mux[6]~1238_combout\);

-- Location: LCCOMB_X30_Y17_N2
\MuxResSrc|out_mux[6]~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1239_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1236_combout\ & ((\MuxResSrc|out_mux[6]~1238_combout\))) # (!\MuxResSrc|out_mux[6]~1236_combout\ & (\MuxResSrc|out_mux[6]~1231_combout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1231_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1236_combout\,
	datad => \MuxResSrc|out_mux[6]~1238_combout\,
	combout => \MuxResSrc|out_mux[6]~1239_combout\);

-- Location: LCCOMB_X30_Y17_N0
\MuxResSrc|out_mux[6]~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1240_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[6]~1229_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[6]~1229_combout\,
	datad => \MuxResSrc|out_mux[6]~1239_combout\,
	combout => \MuxResSrc|out_mux[6]~1240_combout\);

-- Location: LCFF_X28_Y19_N19
\my_data_memory|register[154][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[154][6]~regout\);

-- Location: LCFF_X28_Y19_N13
\my_data_memory|register[138][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[138][6]~regout\);

-- Location: LCCOMB_X28_Y19_N12
\MuxResSrc|out_mux[6]~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1245_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[142][6]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[138][6]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[142][6]~regout\,
	datab => \myULA|Add0~37_combout\,
	datac => \my_data_memory|register[138][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1245_combout\);

-- Location: LCCOMB_X28_Y19_N18
\MuxResSrc|out_mux[6]~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1246_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1245_combout\ & (\my_data_memory|register[158][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1245_combout\ & ((\my_data_memory|register[154][6]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[158][6]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[154][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1245_combout\,
	combout => \MuxResSrc|out_mux[6]~1246_combout\);

-- Location: LCCOMB_X33_Y15_N12
\my_data_memory|register[190][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[190][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[190][6]~feeder_combout\);

-- Location: LCFF_X33_Y15_N13
\my_data_memory|register[190][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[190][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[190][6]~regout\);

-- Location: LCFF_X30_Y17_N27
\my_data_memory|register[186][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[186][6]~regout\);

-- Location: LCFF_X32_Y14_N13
\my_data_memory|register[174][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[174][6]~regout\);

-- Location: LCFF_X38_Y20_N3
\my_data_memory|register[170][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[170][6]~regout\);

-- Location: LCCOMB_X38_Y20_N2
\MuxResSrc|out_mux[6]~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1243_combout\ = (\myULA|Add0~37_combout\ & ((\my_data_memory|register[174][6]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & (((\my_data_memory|register[170][6]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[174][6]~regout\,
	datac => \my_data_memory|register[170][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1243_combout\);

-- Location: LCCOMB_X30_Y17_N26
\MuxResSrc|out_mux[6]~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1244_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1243_combout\ & (\my_data_memory|register[190][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1243_combout\ & ((\my_data_memory|register[186][6]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[190][6]~regout\,
	datac => \my_data_memory|register[186][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1243_combout\,
	combout => \MuxResSrc|out_mux[6]~1244_combout\);

-- Location: LCCOMB_X30_Y17_N24
\MuxResSrc|out_mux[6]~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1247_combout\ = (\myULA|Add0~39_combout\ & (\myULA|Add0~41_combout\)) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1244_combout\))) # (!\myULA|Add0~41_combout\ & 
-- (\MuxResSrc|out_mux[6]~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1246_combout\,
	datad => \MuxResSrc|out_mux[6]~1244_combout\,
	combout => \MuxResSrc|out_mux[6]~1247_combout\);

-- Location: LCFF_X30_Y13_N27
\my_data_memory|register[191][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[191][6]~regout\);

-- Location: LCFF_X30_Y13_N9
\my_data_memory|register[175][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[175][6]~regout\);

-- Location: LCCOMB_X27_Y19_N22
\my_data_memory|register[187][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[187][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[187][6]~feeder_combout\);

-- Location: LCFF_X27_Y19_N23
\my_data_memory|register[187][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[187][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[187][6]~regout\);

-- Location: LCFF_X34_Y14_N19
\my_data_memory|register[171][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[171][6]~regout\);

-- Location: LCCOMB_X34_Y14_N18
\MuxResSrc|out_mux[6]~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1248_combout\ = (\myULA|Add0~37_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~21_combout\ & (\my_data_memory|register[187][6]~regout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\my_data_memory|register[171][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[187][6]~regout\,
	datac => \my_data_memory|register[171][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1248_combout\);

-- Location: LCCOMB_X30_Y13_N8
\MuxResSrc|out_mux[6]~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1249_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1248_combout\ & (\my_data_memory|register[191][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1248_combout\ & ((\my_data_memory|register[175][6]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[191][6]~regout\,
	datac => \my_data_memory|register[175][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1248_combout\,
	combout => \MuxResSrc|out_mux[6]~1249_combout\);

-- Location: LCCOMB_X30_Y17_N14
\MuxResSrc|out_mux[6]~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1250_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1247_combout\ & ((\MuxResSrc|out_mux[6]~1249_combout\))) # (!\MuxResSrc|out_mux[6]~1247_combout\ & (\MuxResSrc|out_mux[6]~1242_combout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1242_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[6]~1247_combout\,
	datad => \MuxResSrc|out_mux[6]~1249_combout\,
	combout => \MuxResSrc|out_mux[6]~1250_combout\);

-- Location: LCCOMB_X31_Y17_N8
\MuxResSrc|out_mux[6]~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1251_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1240_combout\ & ((\MuxResSrc|out_mux[6]~1250_combout\))) # (!\MuxResSrc|out_mux[6]~1240_combout\ & (\MuxResSrc|out_mux[6]~1219_combout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[6]~1219_combout\,
	datac => \MuxResSrc|out_mux[6]~1240_combout\,
	datad => \MuxResSrc|out_mux[6]~1250_combout\,
	combout => \MuxResSrc|out_mux[6]~1251_combout\);

-- Location: LCCOMB_X34_Y13_N26
\my_data_memory|register[37][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[37][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[37][6]~feeder_combout\);

-- Location: LCFF_X34_Y13_N27
\my_data_memory|register[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[37][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[37][6]~regout\);

-- Location: LCFF_X35_Y15_N21
\my_data_memory|register[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[33][6]~regout\);

-- Location: LCFF_X37_Y17_N11
\my_data_memory|register[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[32][6]~regout\);

-- Location: LCCOMB_X37_Y17_N10
\MuxResSrc|out_mux[6]~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1298_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[36][6]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[32][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[36][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[32][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1298_combout\);

-- Location: LCCOMB_X35_Y15_N20
\MuxResSrc|out_mux[6]~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1299_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1298_combout\ & (\my_data_memory|register[37][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1298_combout\ & ((\my_data_memory|register[33][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[37][6]~regout\,
	datac => \my_data_memory|register[33][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1298_combout\,
	combout => \MuxResSrc|out_mux[6]~1299_combout\);

-- Location: LCCOMB_X38_Y13_N4
\my_data_memory|register[39][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[39][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[39][6]~feeder_combout\);

-- Location: LCFF_X38_Y13_N5
\my_data_memory|register[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[39][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[39][6]~regout\);

-- Location: LCFF_X36_Y15_N31
\my_data_memory|register[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[38][6]~regout\);

-- Location: LCFF_X36_Y15_N29
\my_data_memory|register[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[34][6]~regout\);

-- Location: LCFF_X35_Y15_N11
\my_data_memory|register[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[35][6]~regout\);

-- Location: LCCOMB_X36_Y15_N28
\MuxResSrc|out_mux[6]~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1296_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\my_data_memory|register[35][6]~regout\))) # (!\myULA|Add0~39_combout\ & 
-- (\my_data_memory|register[34][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[34][6]~regout\,
	datad => \my_data_memory|register[35][6]~regout\,
	combout => \MuxResSrc|out_mux[6]~1296_combout\);

-- Location: LCCOMB_X36_Y15_N30
\MuxResSrc|out_mux[6]~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1297_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1296_combout\ & (\my_data_memory|register[39][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1296_combout\ & ((\my_data_memory|register[38][6]~regout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \my_data_memory|register[39][6]~regout\,
	datac => \my_data_memory|register[38][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1296_combout\,
	combout => \MuxResSrc|out_mux[6]~1297_combout\);

-- Location: LCCOMB_X35_Y15_N26
\MuxResSrc|out_mux[6]~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1300_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1297_combout\))) # (!\myULA|Add0~35_combout\ & 
-- (\MuxResSrc|out_mux[6]~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[6]~1299_combout\,
	datad => \MuxResSrc|out_mux[6]~1297_combout\,
	combout => \MuxResSrc|out_mux[6]~1300_combout\);

-- Location: LCCOMB_X36_Y13_N26
\my_data_memory|register[45][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[45][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[45][6]~feeder_combout\);

-- Location: LCFF_X36_Y13_N27
\my_data_memory|register[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[45][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[45][6]~regout\);

-- Location: LCFF_X34_Y22_N23
\my_data_memory|register[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[41][6]~regout\);

-- Location: LCFF_X37_Y14_N31
\my_data_memory|register[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[40][6]~regout\);

-- Location: LCCOMB_X37_Y14_N30
\MuxResSrc|out_mux[6]~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1294_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~37_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~37_combout\ & (\my_data_memory|register[44][6]~regout\)) # (!\myULA|Add0~37_combout\ & 
-- ((\my_data_memory|register[40][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[44][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[40][6]~regout\,
	datad => \myULA|Add0~37_combout\,
	combout => \MuxResSrc|out_mux[6]~1294_combout\);

-- Location: LCCOMB_X34_Y22_N22
\MuxResSrc|out_mux[6]~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1295_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1294_combout\ & (\my_data_memory|register[45][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1294_combout\ & ((\my_data_memory|register[41][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[45][6]~regout\,
	datac => \my_data_memory|register[41][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1294_combout\,
	combout => \MuxResSrc|out_mux[6]~1295_combout\);

-- Location: LCCOMB_X34_Y22_N24
\MuxResSrc|out_mux[6]~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1303_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1300_combout\ & (\MuxResSrc|out_mux[6]~1302_combout\)) # (!\MuxResSrc|out_mux[6]~1300_combout\ & ((\MuxResSrc|out_mux[6]~1295_combout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1302_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[6]~1300_combout\,
	datad => \MuxResSrc|out_mux[6]~1295_combout\,
	combout => \MuxResSrc|out_mux[6]~1303_combout\);

-- Location: LCFF_X36_Y27_N3
\my_data_memory|register[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[15][6]~regout\);

-- Location: LCFF_X40_Y23_N7
\my_data_memory|register[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[14][6]~regout\);

-- Location: LCCOMB_X36_Y27_N28
\MuxResSrc|out_mux[6]~1321\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1321_combout\ = (\myULA|Add0~39_combout\ & (((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~39_combout\ & ((\myULA|Add0~35_combout\ & ((\my_data_memory|register[14][6]~regout\))) # (!\myULA|Add0~35_combout\ & 
-- (\my_data_memory|register[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[12][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[14][6]~regout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[6]~1321_combout\);

-- Location: LCCOMB_X36_Y27_N2
\MuxResSrc|out_mux[6]~1322\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1322_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1321_combout\ & ((\my_data_memory|register[15][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1321_combout\ & (\my_data_memory|register[13][6]~regout\)))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[13][6]~regout\,
	datab => \myULA|Add0~39_combout\,
	datac => \my_data_memory|register[15][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1321_combout\,
	combout => \MuxResSrc|out_mux[6]~1322_combout\);

-- Location: LCFF_X35_Y24_N29
\my_data_memory|register[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[16][6]~regout\);

-- Location: LCCOMB_X35_Y24_N28
\MuxResSrc|out_mux[6]~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1308_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[18][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[16][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[18][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[16][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1308_combout\);

-- Location: LCFF_X36_Y26_N9
\my_data_memory|register[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[26][6]~regout\);

-- Location: LCCOMB_X36_Y26_N8
\MuxResSrc|out_mux[6]~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1309_combout\ = (\MuxResSrc|out_mux[6]~1308_combout\ & (((\my_data_memory|register[26][6]~regout\) # (!\myULA|Add0~33_combout\)))) # (!\MuxResSrc|out_mux[6]~1308_combout\ & (\my_data_memory|register[24][6]~regout\ & 
-- ((\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[24][6]~regout\,
	datab => \MuxResSrc|out_mux[6]~1308_combout\,
	datac => \my_data_memory|register[26][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1309_combout\);

-- Location: LCFF_X37_Y26_N19
\my_data_memory|register[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[19][6]~regout\);

-- Location: LCFF_X37_Y26_N21
\my_data_memory|register[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[27][6]~regout\);

-- Location: LCFF_X35_Y26_N15
\my_data_memory|register[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[17][6]~regout\);

-- Location: LCCOMB_X35_Y26_N14
\MuxResSrc|out_mux[6]~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1306_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[25][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[25][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[17][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1306_combout\);

-- Location: LCCOMB_X37_Y26_N20
\MuxResSrc|out_mux[6]~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1307_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1306_combout\ & ((\my_data_memory|register[27][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1306_combout\ & (\my_data_memory|register[19][6]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[19][6]~regout\,
	datac => \my_data_memory|register[27][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1306_combout\,
	combout => \MuxResSrc|out_mux[6]~1307_combout\);

-- Location: LCCOMB_X36_Y26_N14
\MuxResSrc|out_mux[6]~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1310_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1307_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[6]~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[6]~1309_combout\,
	datad => \MuxResSrc|out_mux[6]~1307_combout\,
	combout => \MuxResSrc|out_mux[6]~1310_combout\);

-- Location: LCCOMB_X37_Y24_N30
\my_data_memory|register[23][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[23][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[23][6]~feeder_combout\);

-- Location: LCFF_X37_Y24_N31
\my_data_memory|register[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[23][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[23][6]~regout\);

-- Location: LCFF_X38_Y26_N21
\my_data_memory|register[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[31][6]~regout\);

-- Location: LCFF_X36_Y16_N5
\my_data_memory|register[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[21][6]~regout\);

-- Location: LCCOMB_X36_Y16_N4
\MuxResSrc|out_mux[6]~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1311_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[29][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[21][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[29][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[21][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1311_combout\);

-- Location: LCCOMB_X38_Y26_N20
\MuxResSrc|out_mux[6]~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1312_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1311_combout\ & ((\my_data_memory|register[31][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1311_combout\ & (\my_data_memory|register[23][6]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[23][6]~regout\,
	datac => \my_data_memory|register[31][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1311_combout\,
	combout => \MuxResSrc|out_mux[6]~1312_combout\);

-- Location: LCCOMB_X36_Y26_N16
\MuxResSrc|out_mux[6]~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1313_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1310_combout\ & ((\MuxResSrc|out_mux[6]~1312_combout\))) # (!\MuxResSrc|out_mux[6]~1310_combout\ & (\MuxResSrc|out_mux[6]~1305_combout\)))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1305_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[6]~1310_combout\,
	datad => \MuxResSrc|out_mux[6]~1312_combout\,
	combout => \MuxResSrc|out_mux[6]~1313_combout\);

-- Location: LCFF_X36_Y25_N5
\my_data_memory|register[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[10][6]~regout\);

-- Location: LCFF_X37_Y25_N9
\my_data_memory|register[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[9][6]~regout\);

-- Location: LCFF_X36_Y25_N3
\my_data_memory|register[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[8][6]~regout\);

-- Location: LCCOMB_X36_Y25_N2
\MuxResSrc|out_mux[6]~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1314_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~39_combout\ & (\my_data_memory|register[9][6]~regout\)) # (!\myULA|Add0~39_combout\ & 
-- ((\my_data_memory|register[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[9][6]~regout\,
	datac => \my_data_memory|register[8][6]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[6]~1314_combout\);

-- Location: LCCOMB_X36_Y25_N4
\MuxResSrc|out_mux[6]~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1315_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1314_combout\ & (\my_data_memory|register[11][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1314_combout\ & ((\my_data_memory|register[10][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[11][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[10][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1314_combout\,
	combout => \MuxResSrc|out_mux[6]~1315_combout\);

-- Location: LCCOMB_X31_Y27_N18
\my_data_memory|register[3][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[3][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[3][6]~feeder_combout\);

-- Location: LCFF_X31_Y27_N19
\my_data_memory|register[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[3][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[3][6]~regout\);

-- Location: LCFF_X35_Y27_N3
\my_data_memory|register[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[1][6]~regout\);

-- Location: LCFF_X34_Y28_N19
\my_data_memory|register[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[7][6]~regout\);

-- Location: LCFF_X35_Y28_N21
\my_data_memory|register[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[5][6]~regout\);

-- Location: LCFF_X35_Y28_N11
\my_data_memory|register[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[4][6]~regout\);

-- Location: LCCOMB_X35_Y28_N10
\MuxResSrc|out_mux[6]~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1316_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[6][6]~regout\) # ((\myULA|Add0~39_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[4][6]~regout\ & !\myULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[6][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[4][6]~regout\,
	datad => \myULA|Add0~39_combout\,
	combout => \MuxResSrc|out_mux[6]~1316_combout\);

-- Location: LCCOMB_X35_Y28_N20
\MuxResSrc|out_mux[6]~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1317_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1316_combout\ & (\my_data_memory|register[7][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1316_combout\ & ((\my_data_memory|register[5][6]~regout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \my_data_memory|register[7][6]~regout\,
	datac => \my_data_memory|register[5][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1316_combout\,
	combout => \MuxResSrc|out_mux[6]~1317_combout\);

-- Location: LCCOMB_X35_Y27_N2
\MuxResSrc|out_mux[6]~1318\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1318_combout\ = (\MuxResSrc|out_mux[6]~127_combout\ & ((\MuxResSrc|out_mux[6]~128_combout\ & ((\MuxResSrc|out_mux[6]~1317_combout\))) # (!\MuxResSrc|out_mux[6]~128_combout\ & (\my_data_memory|register[1][6]~regout\)))) # 
-- (!\MuxResSrc|out_mux[6]~127_combout\ & (\MuxResSrc|out_mux[6]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~127_combout\,
	datab => \MuxResSrc|out_mux[6]~128_combout\,
	datac => \my_data_memory|register[1][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1317_combout\,
	combout => \MuxResSrc|out_mux[6]~1318_combout\);

-- Location: LCCOMB_X35_Y27_N12
\MuxResSrc|out_mux[6]~1319\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1319_combout\ = (\MuxResSrc|out_mux[6]~124_combout\ & ((\MuxResSrc|out_mux[6]~1318_combout\ & ((\my_data_memory|register[3][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1318_combout\ & (\my_data_memory|register[2][6]~regout\)))) # 
-- (!\MuxResSrc|out_mux[6]~124_combout\ & (((\MuxResSrc|out_mux[6]~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[2][6]~regout\,
	datab => \my_data_memory|register[3][6]~regout\,
	datac => \MuxResSrc|out_mux[6]~124_combout\,
	datad => \MuxResSrc|out_mux[6]~1318_combout\,
	combout => \MuxResSrc|out_mux[6]~1319_combout\);

-- Location: LCCOMB_X36_Y25_N24
\MuxResSrc|out_mux[6]~1320\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1320_combout\ = (\MuxResSrc|out_mux[6]~112_combout\ & ((\MuxResSrc|out_mux[6]~123_combout\) # ((\MuxResSrc|out_mux[6]~1315_combout\)))) # (!\MuxResSrc|out_mux[6]~112_combout\ & (!\MuxResSrc|out_mux[6]~123_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~112_combout\,
	datab => \MuxResSrc|out_mux[6]~123_combout\,
	datac => \MuxResSrc|out_mux[6]~1315_combout\,
	datad => \MuxResSrc|out_mux[6]~1319_combout\,
	combout => \MuxResSrc|out_mux[6]~1320_combout\);

-- Location: LCCOMB_X35_Y25_N30
\MuxResSrc|out_mux[6]~1323\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1323_combout\ = (\MuxResSrc|out_mux[6]~123_combout\ & ((\MuxResSrc|out_mux[6]~1320_combout\ & (\MuxResSrc|out_mux[6]~1322_combout\)) # (!\MuxResSrc|out_mux[6]~1320_combout\ & ((\MuxResSrc|out_mux[6]~1313_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~123_combout\ & (((\MuxResSrc|out_mux[6]~1320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~123_combout\,
	datab => \MuxResSrc|out_mux[6]~1322_combout\,
	datac => \MuxResSrc|out_mux[6]~1313_combout\,
	datad => \MuxResSrc|out_mux[6]~1320_combout\,
	combout => \MuxResSrc|out_mux[6]~1323_combout\);

-- Location: LCCOMB_X35_Y25_N4
\MuxResSrc|out_mux[6]~1324\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1324_combout\ = (\MuxResSrc|out_mux[6]~98_combout\ & (\my_data_memory|Decoder0~0_combout\)) # (!\MuxResSrc|out_mux[6]~98_combout\ & ((\my_data_memory|Decoder0~0_combout\ & (\MuxResSrc|out_mux[6]~1303_combout\)) # 
-- (!\my_data_memory|Decoder0~0_combout\ & ((\MuxResSrc|out_mux[6]~1323_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~98_combout\,
	datab => \my_data_memory|Decoder0~0_combout\,
	datac => \MuxResSrc|out_mux[6]~1303_combout\,
	datad => \MuxResSrc|out_mux[6]~1323_combout\,
	combout => \MuxResSrc|out_mux[6]~1324_combout\);

-- Location: LCFF_X27_Y21_N31
\my_data_memory|register[126][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[126][6]~regout\);

-- Location: LCFF_X28_Y21_N31
\my_data_memory|register[92][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[92][6]~regout\);

-- Location: LCCOMB_X28_Y21_N30
\MuxResSrc|out_mux[6]~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1259_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[94][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[92][6]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[94][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[92][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1259_combout\);

-- Location: LCCOMB_X27_Y21_N30
\MuxResSrc|out_mux[6]~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1260_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1259_combout\ & ((\my_data_memory|register[126][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1259_combout\ & (\my_data_memory|register[124][6]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[124][6]~regout\,
	datab => \myULA|Add0~41_combout\,
	datac => \my_data_memory|register[126][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1259_combout\,
	combout => \MuxResSrc|out_mux[6]~1260_combout\);

-- Location: LCFF_X30_Y24_N25
\my_data_memory|register[108][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[108][6]~regout\);

-- Location: LCFF_X29_Y21_N17
\my_data_memory|register[110][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[110][6]~regout\);

-- Location: LCFF_X33_Y23_N7
\my_data_memory|register[76][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[76][6]~regout\);

-- Location: LCCOMB_X33_Y21_N18
\MuxResSrc|out_mux[6]~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1254_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[78][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((!\myULA|Add0~41_combout\ & \my_data_memory|register[76][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[78][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \my_data_memory|register[76][6]~regout\,
	combout => \MuxResSrc|out_mux[6]~1254_combout\);

-- Location: LCCOMB_X29_Y21_N16
\MuxResSrc|out_mux[6]~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1255_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1254_combout\ & ((\my_data_memory|register[110][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1254_combout\ & (\my_data_memory|register[108][6]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[108][6]~regout\,
	datac => \my_data_memory|register[110][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1254_combout\,
	combout => \MuxResSrc|out_mux[6]~1255_combout\);

-- Location: LCFF_X29_Y25_N29
\my_data_memory|register[100][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[100][6]~regout\);

-- Location: LCFF_X29_Y21_N3
\my_data_memory|register[102][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[102][6]~regout\);

-- Location: LCFF_X28_Y20_N11
\my_data_memory|register[68][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[68][6]~regout\);

-- Location: LCCOMB_X28_Y20_N10
\MuxResSrc|out_mux[6]~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1256_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[70][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[68][6]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[70][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[68][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1256_combout\);

-- Location: LCCOMB_X29_Y21_N2
\MuxResSrc|out_mux[6]~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1257_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1256_combout\ & ((\my_data_memory|register[102][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1256_combout\ & (\my_data_memory|register[100][6]~regout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[100][6]~regout\,
	datac => \my_data_memory|register[102][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1256_combout\,
	combout => \MuxResSrc|out_mux[6]~1257_combout\);

-- Location: LCCOMB_X28_Y21_N10
\MuxResSrc|out_mux[6]~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1258_combout\ = (\myULA|Add0~21_combout\ & (\myULA|Add0~33_combout\)) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~33_combout\ & (\MuxResSrc|out_mux[6]~1255_combout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~33_combout\,
	datac => \MuxResSrc|out_mux[6]~1255_combout\,
	datad => \MuxResSrc|out_mux[6]~1257_combout\,
	combout => \MuxResSrc|out_mux[6]~1258_combout\);

-- Location: LCCOMB_X28_Y21_N0
\MuxResSrc|out_mux[6]~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1261_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1258_combout\ & ((\MuxResSrc|out_mux[6]~1260_combout\))) # (!\MuxResSrc|out_mux[6]~1258_combout\ & (\MuxResSrc|out_mux[6]~1253_combout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1253_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[6]~1260_combout\,
	datad => \MuxResSrc|out_mux[6]~1258_combout\,
	combout => \MuxResSrc|out_mux[6]~1261_combout\);

-- Location: LCFF_X30_Y24_N3
\my_data_memory|register[104][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[104][6]~regout\);

-- Location: LCFF_X30_Y20_N29
\my_data_memory|register[96][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[96][6]~regout\);

-- Location: LCCOMB_X30_Y20_N28
\MuxResSrc|out_mux[6]~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1272_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[98][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[96][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[98][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[96][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1272_combout\);

-- Location: LCCOMB_X30_Y24_N2
\MuxResSrc|out_mux[6]~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1273_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1272_combout\ & (\my_data_memory|register[106][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1272_combout\ & ((\my_data_memory|register[104][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[106][6]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[104][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1272_combout\,
	combout => \MuxResSrc|out_mux[6]~1273_combout\);

-- Location: LCCOMB_X32_Y27_N26
\my_data_memory|register[90][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[90][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[90][6]~feeder_combout\);

-- Location: LCFF_X32_Y27_N27
\my_data_memory|register[90][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[90][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[90][6]~regout\);

-- Location: LCFF_X31_Y25_N1
\my_data_memory|register[82][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[82][6]~regout\);

-- Location: LCCOMB_X32_Y27_N8
\my_data_memory|register[80][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[80][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[80][6]~feeder_combout\);

-- Location: LCFF_X32_Y27_N9
\my_data_memory|register[80][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[80][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[80][6]~regout\);

-- Location: LCCOMB_X31_Y25_N26
\MuxResSrc|out_mux[6]~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1274_combout\ = (\myULA|Add0~33_combout\ & ((\my_data_memory|register[88][6]~regout\) # ((\myULA|Add0~35_combout\)))) # (!\myULA|Add0~33_combout\ & (((\my_data_memory|register[80][6]~regout\ & !\myULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[88][6]~regout\,
	datab => \my_data_memory|register[80][6]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \myULA|Add0~35_combout\,
	combout => \MuxResSrc|out_mux[6]~1274_combout\);

-- Location: LCCOMB_X31_Y25_N0
\MuxResSrc|out_mux[6]~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1275_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1274_combout\ & (\my_data_memory|register[90][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1274_combout\ & ((\my_data_memory|register[82][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[90][6]~regout\,
	datac => \my_data_memory|register[82][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1274_combout\,
	combout => \MuxResSrc|out_mux[6]~1275_combout\);

-- Location: LCFF_X34_Y24_N23
\my_data_memory|register[66][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[66][6]~regout\);

-- Location: LCFF_X31_Y25_N13
\my_data_memory|register[74][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[74][6]~regout\);

-- Location: LCCOMB_X38_Y23_N8
\my_data_memory|register[72][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[72][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[72][6]~feeder_combout\);

-- Location: LCFF_X38_Y23_N9
\my_data_memory|register[72][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[72][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[72][6]~regout\);

-- Location: LCFF_X33_Y24_N31
\my_data_memory|register[64][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[64][6]~regout\);

-- Location: LCCOMB_X33_Y24_N30
\MuxResSrc|out_mux[6]~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1276_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[72][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[64][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[72][6]~regout\,
	datac => \my_data_memory|register[64][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1276_combout\);

-- Location: LCCOMB_X31_Y25_N12
\MuxResSrc|out_mux[6]~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1277_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1276_combout\ & ((\my_data_memory|register[74][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1276_combout\ & (\my_data_memory|register[66][6]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[66][6]~regout\,
	datac => \my_data_memory|register[74][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1276_combout\,
	combout => \MuxResSrc|out_mux[6]~1277_combout\);

-- Location: LCCOMB_X31_Y25_N14
\MuxResSrc|out_mux[6]~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1278_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1275_combout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((!\myULA|Add0~41_combout\ & \MuxResSrc|out_mux[6]~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \MuxResSrc|out_mux[6]~1275_combout\,
	datac => \myULA|Add0~41_combout\,
	datad => \MuxResSrc|out_mux[6]~1277_combout\,
	combout => \MuxResSrc|out_mux[6]~1278_combout\);

-- Location: LCCOMB_X31_Y22_N12
\my_data_memory|register[122][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[122][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[122][6]~feeder_combout\);

-- Location: LCFF_X31_Y22_N13
\my_data_memory|register[122][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[122][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[122][6]~regout\);

-- Location: LCFF_X30_Y23_N15
\my_data_memory|register[120][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[120][6]~regout\);

-- Location: LCFF_X29_Y23_N29
\my_data_memory|register[112][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[112][6]~regout\);

-- Location: LCCOMB_X29_Y23_N28
\MuxResSrc|out_mux[6]~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1279_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[114][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[112][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[114][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[112][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1279_combout\);

-- Location: LCCOMB_X30_Y23_N14
\MuxResSrc|out_mux[6]~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1280_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1279_combout\ & (\my_data_memory|register[122][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1279_combout\ & ((\my_data_memory|register[120][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[122][6]~regout\,
	datac => \my_data_memory|register[120][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1279_combout\,
	combout => \MuxResSrc|out_mux[6]~1280_combout\);

-- Location: LCCOMB_X31_Y25_N8
\MuxResSrc|out_mux[6]~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1281_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1278_combout\ & ((\MuxResSrc|out_mux[6]~1280_combout\))) # (!\MuxResSrc|out_mux[6]~1278_combout\ & (\MuxResSrc|out_mux[6]~1273_combout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[6]~1273_combout\,
	datac => \MuxResSrc|out_mux[6]~1278_combout\,
	datad => \MuxResSrc|out_mux[6]~1280_combout\,
	combout => \MuxResSrc|out_mux[6]~1281_combout\);

-- Location: LCFF_X30_Y25_N23
\my_data_memory|register[123][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[123][6]~regout\);

-- Location: LCFF_X30_Y25_N1
\my_data_memory|register[115][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[115][6]~regout\);

-- Location: LCFF_X32_Y24_N3
\my_data_memory|register[113][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[113][6]~regout\);

-- Location: LCCOMB_X32_Y24_N2
\MuxResSrc|out_mux[6]~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1269_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[115][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[113][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[115][6]~regout\,
	datac => \my_data_memory|register[113][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1269_combout\);

-- Location: LCCOMB_X33_Y21_N12
\MuxResSrc|out_mux[6]~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1270_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1269_combout\ & ((\my_data_memory|register[123][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1269_combout\ & (\my_data_memory|register[121][6]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[121][6]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[123][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1269_combout\,
	combout => \MuxResSrc|out_mux[6]~1270_combout\);

-- Location: LCFF_X32_Y17_N23
\my_data_memory|register[107][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[107][6]~regout\);

-- Location: LCFF_X32_Y21_N17
\my_data_memory|register[97][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[97][6]~regout\);

-- Location: LCCOMB_X32_Y21_N16
\MuxResSrc|out_mux[6]~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1262_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[99][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[97][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[99][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[97][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1262_combout\);

-- Location: LCCOMB_X32_Y17_N22
\MuxResSrc|out_mux[6]~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1263_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1262_combout\ & ((\my_data_memory|register[107][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1262_combout\ & (\my_data_memory|register[105][6]~regout\)))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[105][6]~regout\,
	datab => \myULA|Add0~33_combout\,
	datac => \my_data_memory|register[107][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1262_combout\,
	combout => \MuxResSrc|out_mux[6]~1263_combout\);

-- Location: LCFF_X33_Y25_N15
\my_data_memory|register[67][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[67][6]~regout\);

-- Location: LCCOMB_X27_Y23_N6
\my_data_memory|register[73][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[73][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[73][6]~feeder_combout\);

-- Location: LCFF_X27_Y23_N7
\my_data_memory|register[73][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[73][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[73][6]~regout\);

-- Location: LCFF_X32_Y22_N3
\my_data_memory|register[65][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[65][6]~regout\);

-- Location: LCCOMB_X32_Y22_N2
\MuxResSrc|out_mux[6]~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1266_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[73][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[65][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[73][6]~regout\,
	datac => \my_data_memory|register[65][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1266_combout\);

-- Location: LCCOMB_X33_Y25_N14
\MuxResSrc|out_mux[6]~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1267_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1266_combout\ & (\my_data_memory|register[75][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1266_combout\ & ((\my_data_memory|register[67][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[75][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[67][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1266_combout\,
	combout => \MuxResSrc|out_mux[6]~1267_combout\);

-- Location: LCFF_X28_Y22_N29
\my_data_memory|register[83][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[83][6]~regout\);

-- Location: LCCOMB_X42_Y16_N18
\my_data_memory|register[89][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[89][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[89][6]~feeder_combout\);

-- Location: LCFF_X42_Y16_N19
\my_data_memory|register[89][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[89][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[89][6]~regout\);

-- Location: LCFF_X28_Y23_N19
\my_data_memory|register[81][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[81][6]~regout\);

-- Location: LCCOMB_X28_Y23_N18
\MuxResSrc|out_mux[6]~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1264_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[89][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[81][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[89][6]~regout\,
	datac => \my_data_memory|register[81][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1264_combout\);

-- Location: LCCOMB_X29_Y25_N2
\MuxResSrc|out_mux[6]~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1265_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1264_combout\ & (\my_data_memory|register[91][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1264_combout\ & ((\my_data_memory|register[83][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[91][6]~regout\,
	datab => \my_data_memory|register[83][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[6]~1264_combout\,
	combout => \MuxResSrc|out_mux[6]~1265_combout\);

-- Location: LCCOMB_X33_Y25_N12
\MuxResSrc|out_mux[6]~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1268_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[6]~1265_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & (\MuxResSrc|out_mux[6]~1267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1267_combout\,
	datad => \MuxResSrc|out_mux[6]~1265_combout\,
	combout => \MuxResSrc|out_mux[6]~1268_combout\);

-- Location: LCCOMB_X33_Y25_N22
\MuxResSrc|out_mux[6]~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1271_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1268_combout\ & (\MuxResSrc|out_mux[6]~1270_combout\)) # (!\MuxResSrc|out_mux[6]~1268_combout\ & ((\MuxResSrc|out_mux[6]~1263_combout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \MuxResSrc|out_mux[6]~1270_combout\,
	datac => \MuxResSrc|out_mux[6]~1263_combout\,
	datad => \MuxResSrc|out_mux[6]~1268_combout\,
	combout => \MuxResSrc|out_mux[6]~1271_combout\);

-- Location: LCCOMB_X35_Y25_N18
\MuxResSrc|out_mux[6]~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1282_combout\ = (\myULA|Add0~37_combout\ & (\myULA|Add0~39_combout\)) # (!\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1271_combout\))) # (!\myULA|Add0~39_combout\ & 
-- (\MuxResSrc|out_mux[6]~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[6]~1281_combout\,
	datad => \MuxResSrc|out_mux[6]~1271_combout\,
	combout => \MuxResSrc|out_mux[6]~1282_combout\);

-- Location: LCCOMB_X35_Y25_N0
\MuxResSrc|out_mux[6]~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1293_combout\ = (\myULA|Add0~37_combout\ & ((\MuxResSrc|out_mux[6]~1282_combout\ & (\MuxResSrc|out_mux[6]~1292_combout\)) # (!\MuxResSrc|out_mux[6]~1282_combout\ & ((\MuxResSrc|out_mux[6]~1261_combout\))))) # 
-- (!\myULA|Add0~37_combout\ & (((\MuxResSrc|out_mux[6]~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1292_combout\,
	datab => \myULA|Add0~37_combout\,
	datac => \MuxResSrc|out_mux[6]~1261_combout\,
	datad => \MuxResSrc|out_mux[6]~1282_combout\,
	combout => \MuxResSrc|out_mux[6]~1293_combout\);

-- Location: LCCOMB_X35_Y25_N26
\MuxResSrc|out_mux[6]~1335\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1335_combout\ = (\MuxResSrc|out_mux[6]~98_combout\ & ((\MuxResSrc|out_mux[6]~1324_combout\ & (\MuxResSrc|out_mux[6]~1334_combout\)) # (!\MuxResSrc|out_mux[6]~1324_combout\ & ((\MuxResSrc|out_mux[6]~1293_combout\))))) # 
-- (!\MuxResSrc|out_mux[6]~98_combout\ & (((\MuxResSrc|out_mux[6]~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1334_combout\,
	datab => \MuxResSrc|out_mux[6]~98_combout\,
	datac => \MuxResSrc|out_mux[6]~1324_combout\,
	datad => \MuxResSrc|out_mux[6]~1293_combout\,
	combout => \MuxResSrc|out_mux[6]~1335_combout\);

-- Location: LCCOMB_X35_Y25_N24
\MuxResSrc|out_mux[6]~1336\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1336_combout\ = (\MuxResSrc|out_mux[6]~1381_combout\ & ((\MuxResSrc|out_mux[6]~44_combout\) # ((\MuxResSrc|out_mux[6]~1251_combout\)))) # (!\MuxResSrc|out_mux[6]~1381_combout\ & (!\MuxResSrc|out_mux[6]~44_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1381_combout\,
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[6]~1251_combout\,
	datad => \MuxResSrc|out_mux[6]~1335_combout\,
	combout => \MuxResSrc|out_mux[6]~1336_combout\);

-- Location: LCFF_X36_Y17_N1
\my_data_memory|register[255][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][6]~regout\);

-- Location: LCFF_X36_Y17_N23
\my_data_memory|register[239][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[239][6]~regout\);

-- Location: LCFF_X44_Y20_N5
\my_data_memory|register[207][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[207][6]~regout\);

-- Location: LCCOMB_X44_Y19_N6
\my_data_memory|register[223][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[223][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[223][6]~feeder_combout\);

-- Location: LCFF_X44_Y19_N7
\my_data_memory|register[223][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[223][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[223][6]~regout\);

-- Location: LCCOMB_X37_Y20_N18
\MuxResSrc|out_mux[6]~1375\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1375_combout\ = (\myULA|Add0~41_combout\ & (((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & ((\my_data_memory|register[223][6]~regout\))) # (!\myULA|Add0~21_combout\ & 
-- (\my_data_memory|register[207][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[207][6]~regout\,
	datac => \my_data_memory|register[223][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1375_combout\);

-- Location: LCCOMB_X36_Y17_N22
\MuxResSrc|out_mux[6]~1376\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1376_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1375_combout\ & (\my_data_memory|register[255][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1375_combout\ & ((\my_data_memory|register[239][6]~regout\))))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[255][6]~regout\,
	datac => \my_data_memory|register[239][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1375_combout\,
	combout => \MuxResSrc|out_mux[6]~1376_combout\);

-- Location: LCCOMB_X44_Y17_N18
\my_data_memory|register[247][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[247][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[247][6]~feeder_combout\);

-- Location: LCFF_X44_Y17_N19
\my_data_memory|register[247][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[247][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[247][6]~regout\);

-- Location: LCCOMB_X44_Y17_N20
\my_data_memory|register[199][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[199][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[199][6]~feeder_combout\);

-- Location: LCFF_X44_Y17_N21
\my_data_memory|register[199][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[199][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[199][6]~regout\);

-- Location: LCCOMB_X42_Y17_N20
\MuxResSrc|out_mux[6]~1370\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1370_combout\ = (\myULA|Add0~21_combout\ & ((\my_data_memory|register[215][6]~regout\) # ((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & (((\my_data_memory|register[199][6]~regout\ & !\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[215][6]~regout\,
	datab => \my_data_memory|register[199][6]~regout\,
	datac => \myULA|Add0~21_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1370_combout\);

-- Location: LCCOMB_X42_Y17_N6
\MuxResSrc|out_mux[6]~1371\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1371_combout\ = (\MuxResSrc|out_mux[6]~1370_combout\ & (((\my_data_memory|register[247][6]~regout\) # (!\myULA|Add0~41_combout\)))) # (!\MuxResSrc|out_mux[6]~1370_combout\ & (\my_data_memory|register[231][6]~regout\ & 
-- ((\myULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[231][6]~regout\,
	datab => \my_data_memory|register[247][6]~regout\,
	datac => \MuxResSrc|out_mux[6]~1370_combout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1371_combout\);

-- Location: LCCOMB_X40_Y25_N24
\my_data_memory|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~56_combout\ = (\myULA|Add0~40_combout\ & (\myULA|Add0~30_combout\ & (\my_data_memory|Decoder0~51_combout\ & \my_data_memory|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~40_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \my_data_memory|Decoder0~51_combout\,
	datad => \my_data_memory|Decoder0~1_combout\,
	combout => \my_data_memory|Decoder0~56_combout\);

-- Location: LCFF_X40_Y25_N9
\my_data_memory|register[213][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[213][6]~regout\);

-- Location: LCFF_X40_Y25_N3
\my_data_memory|register[197][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[197][6]~regout\);

-- Location: LCCOMB_X40_Y25_N2
\MuxResSrc|out_mux[6]~1372\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1372_combout\ = (\myULA|Add0~21_combout\ & (((\myULA|Add0~41_combout\)))) # (!\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\ & (\my_data_memory|register[229][6]~regout\)) # (!\myULA|Add0~41_combout\ & 
-- ((\my_data_memory|register[197][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[229][6]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[197][6]~regout\,
	datad => \myULA|Add0~41_combout\,
	combout => \MuxResSrc|out_mux[6]~1372_combout\);

-- Location: LCCOMB_X40_Y25_N8
\MuxResSrc|out_mux[6]~1373\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1373_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1372_combout\ & (\my_data_memory|register[245][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1372_combout\ & ((\my_data_memory|register[213][6]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[245][6]~regout\,
	datab => \myULA|Add0~21_combout\,
	datac => \my_data_memory|register[213][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1372_combout\,
	combout => \MuxResSrc|out_mux[6]~1373_combout\);

-- Location: LCCOMB_X36_Y17_N16
\MuxResSrc|out_mux[6]~1374\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1374_combout\ = (\myULA|Add0~33_combout\ & (\myULA|Add0~35_combout\)) # (!\myULA|Add0~33_combout\ & ((\myULA|Add0~35_combout\ & (\MuxResSrc|out_mux[6]~1371_combout\)) # (!\myULA|Add0~35_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1373_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \myULA|Add0~35_combout\,
	datac => \MuxResSrc|out_mux[6]~1371_combout\,
	datad => \MuxResSrc|out_mux[6]~1373_combout\,
	combout => \MuxResSrc|out_mux[6]~1374_combout\);

-- Location: LCFF_X41_Y22_N21
\my_data_memory|register[253][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[253][6]~regout\);

-- Location: LCFF_X38_Y22_N15
\my_data_memory|register[221][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[221][6]~regout\);

-- Location: LCCOMB_X43_Y24_N8
\my_data_memory|register[237][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[237][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[237][6]~feeder_combout\);

-- Location: LCFF_X43_Y24_N9
\my_data_memory|register[237][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[237][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[237][6]~regout\);

-- Location: LCFF_X43_Y22_N13
\my_data_memory|register[205][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[205][6]~regout\);

-- Location: LCCOMB_X38_Y22_N28
\MuxResSrc|out_mux[6]~1368\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1368_combout\ = (\myULA|Add0~41_combout\ & ((\my_data_memory|register[237][6]~regout\) # ((\myULA|Add0~21_combout\)))) # (!\myULA|Add0~41_combout\ & (((\my_data_memory|register[205][6]~regout\ & !\myULA|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \my_data_memory|register[237][6]~regout\,
	datac => \my_data_memory|register[205][6]~regout\,
	datad => \myULA|Add0~21_combout\,
	combout => \MuxResSrc|out_mux[6]~1368_combout\);

-- Location: LCCOMB_X38_Y22_N14
\MuxResSrc|out_mux[6]~1369\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1369_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1368_combout\ & (\my_data_memory|register[253][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1368_combout\ & ((\my_data_memory|register[221][6]~regout\))))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \my_data_memory|register[253][6]~regout\,
	datac => \my_data_memory|register[221][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1368_combout\,
	combout => \MuxResSrc|out_mux[6]~1369_combout\);

-- Location: LCCOMB_X36_Y17_N14
\MuxResSrc|out_mux[6]~1377\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1377_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1374_combout\ & (\MuxResSrc|out_mux[6]~1376_combout\)) # (!\MuxResSrc|out_mux[6]~1374_combout\ & ((\MuxResSrc|out_mux[6]~1369_combout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \MuxResSrc|out_mux[6]~1376_combout\,
	datac => \MuxResSrc|out_mux[6]~1374_combout\,
	datad => \MuxResSrc|out_mux[6]~1369_combout\,
	combout => \MuxResSrc|out_mux[6]~1377_combout\);

-- Location: LCFF_X27_Y17_N25
\my_data_memory|register[216][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[216][6]~regout\);

-- Location: LCFF_X41_Y17_N19
\my_data_memory|register[208][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[208][6]~regout\);

-- Location: LCCOMB_X41_Y17_N18
\MuxResSrc|out_mux[6]~1359\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1359_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[210][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[208][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[210][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[208][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1359_combout\);

-- Location: LCCOMB_X41_Y17_N24
\MuxResSrc|out_mux[6]~1360\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1360_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1359_combout\ & (\my_data_memory|register[218][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1359_combout\ & ((\my_data_memory|register[216][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[218][6]~regout\,
	datab => \my_data_memory|register[216][6]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[6]~1359_combout\,
	combout => \MuxResSrc|out_mux[6]~1360_combout\);

-- Location: LCCOMB_X43_Y18_N16
\my_data_memory|register[202][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[202][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[202][6]~feeder_combout\);

-- Location: LCFF_X43_Y18_N17
\my_data_memory|register[202][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[202][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[202][6]~regout\);

-- Location: LCFF_X40_Y20_N13
\my_data_memory|register[192][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[192][6]~regout\);

-- Location: LCCOMB_X40_Y20_N12
\MuxResSrc|out_mux[6]~1361\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1361_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[200][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[192][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[200][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[192][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1361_combout\);

-- Location: LCCOMB_X41_Y17_N10
\MuxResSrc|out_mux[6]~1362\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1362_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1361_combout\ & ((\my_data_memory|register[202][6]~regout\))) # (!\MuxResSrc|out_mux[6]~1361_combout\ & (\my_data_memory|register[194][6]~regout\)))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[194][6]~regout\,
	datab => \my_data_memory|register[202][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[6]~1361_combout\,
	combout => \MuxResSrc|out_mux[6]~1362_combout\);

-- Location: LCCOMB_X41_Y17_N20
\MuxResSrc|out_mux[6]~1363\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1363_combout\ = (\myULA|Add0~21_combout\ & ((\myULA|Add0~41_combout\) # ((\MuxResSrc|out_mux[6]~1360_combout\)))) # (!\myULA|Add0~21_combout\ & (!\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~21_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1360_combout\,
	datad => \MuxResSrc|out_mux[6]~1362_combout\,
	combout => \MuxResSrc|out_mux[6]~1363_combout\);

-- Location: LCFF_X41_Y21_N25
\my_data_memory|register[242][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[242][6]~regout\);

-- Location: LCFF_X41_Y24_N23
\my_data_memory|register[240][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[240][6]~regout\);

-- Location: LCCOMB_X41_Y24_N22
\MuxResSrc|out_mux[6]~1364\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1364_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[248][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[240][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[248][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[240][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1364_combout\);

-- Location: LCCOMB_X41_Y21_N24
\MuxResSrc|out_mux[6]~1365\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1365_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1364_combout\ & (\my_data_memory|register[250][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1364_combout\ & ((\my_data_memory|register[242][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[250][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[242][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1364_combout\,
	combout => \MuxResSrc|out_mux[6]~1365_combout\);

-- Location: LCCOMB_X41_Y17_N22
\MuxResSrc|out_mux[6]~1366\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1366_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1363_combout\ & ((\MuxResSrc|out_mux[6]~1365_combout\))) # (!\MuxResSrc|out_mux[6]~1363_combout\ & (\MuxResSrc|out_mux[6]~1358_combout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1358_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1363_combout\,
	datad => \MuxResSrc|out_mux[6]~1365_combout\,
	combout => \MuxResSrc|out_mux[6]~1366_combout\);

-- Location: LCFF_X41_Y21_N27
\my_data_memory|register[246][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[246][6]~regout\);

-- Location: LCCOMB_X44_Y21_N12
\my_data_memory|register[252][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[252][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[252][6]~feeder_combout\);

-- Location: LCFF_X44_Y21_N13
\my_data_memory|register[252][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[252][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[252][6]~regout\);

-- Location: LCFF_X41_Y24_N1
\my_data_memory|register[244][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[244][6]~regout\);

-- Location: LCCOMB_X41_Y24_N0
\MuxResSrc|out_mux[6]~1354\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1354_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[252][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[244][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[252][6]~regout\,
	datac => \my_data_memory|register[244][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1354_combout\);

-- Location: LCCOMB_X41_Y21_N26
\MuxResSrc|out_mux[6]~1355\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1355_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1354_combout\ & (\my_data_memory|register[254][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1354_combout\ & ((\my_data_memory|register[246][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[254][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[246][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1354_combout\,
	combout => \MuxResSrc|out_mux[6]~1355_combout\);

-- Location: LCFF_X42_Y19_N5
\my_data_memory|register[220][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[220][6]~regout\);

-- Location: LCFF_X42_Y17_N19
\my_data_memory|register[212][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[212][6]~regout\);

-- Location: LCCOMB_X42_Y17_N18
\MuxResSrc|out_mux[6]~1349\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1349_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[214][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[212][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[214][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[212][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1349_combout\);

-- Location: LCCOMB_X38_Y17_N14
\MuxResSrc|out_mux[6]~1350\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1350_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1349_combout\ & (\my_data_memory|register[222][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1349_combout\ & ((\my_data_memory|register[220][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[222][6]~regout\,
	datab => \my_data_memory|register[220][6]~regout\,
	datac => \myULA|Add0~33_combout\,
	datad => \MuxResSrc|out_mux[6]~1349_combout\,
	combout => \MuxResSrc|out_mux[6]~1350_combout\);

-- Location: LCCOMB_X42_Y24_N8
\my_data_memory|register[206][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[206][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[206][6]~feeder_combout\);

-- Location: LCFF_X42_Y24_N9
\my_data_memory|register[206][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[206][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[206][6]~regout\);

-- Location: LCFF_X42_Y19_N23
\my_data_memory|register[204][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[204][6]~regout\);

-- Location: LCCOMB_X45_Y17_N0
\my_data_memory|register[198][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[198][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[198][6]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N2
\my_data_memory|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|Decoder0~18_combout\ = (\my_data_memory|Decoder0~3_combout\ & (\myULA|Add0~30_combout\ & (\myULA|Add0~40_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|Decoder0~3_combout\,
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~40_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \my_data_memory|Decoder0~18_combout\);

-- Location: LCFF_X45_Y17_N1
\my_data_memory|register[198][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[198][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[198][6]~regout\);

-- Location: LCFF_X41_Y19_N29
\my_data_memory|register[196][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[196][6]~regout\);

-- Location: LCCOMB_X41_Y19_N28
\MuxResSrc|out_mux[6]~1351\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1351_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[198][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[196][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~35_combout\,
	datab => \my_data_memory|register[198][6]~regout\,
	datac => \my_data_memory|register[196][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1351_combout\);

-- Location: LCCOMB_X42_Y19_N22
\MuxResSrc|out_mux[6]~1352\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1352_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1351_combout\ & (\my_data_memory|register[206][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1351_combout\ & ((\my_data_memory|register[204][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[206][6]~regout\,
	datac => \my_data_memory|register[204][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1351_combout\,
	combout => \MuxResSrc|out_mux[6]~1352_combout\);

-- Location: LCCOMB_X38_Y17_N20
\MuxResSrc|out_mux[6]~1353\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1353_combout\ = (\myULA|Add0~41_combout\ & (\myULA|Add0~21_combout\)) # (!\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\ & (\MuxResSrc|out_mux[6]~1350_combout\)) # (!\myULA|Add0~21_combout\ & 
-- ((\MuxResSrc|out_mux[6]~1352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[6]~1350_combout\,
	datad => \MuxResSrc|out_mux[6]~1352_combout\,
	combout => \MuxResSrc|out_mux[6]~1353_combout\);

-- Location: LCCOMB_X37_Y17_N28
\MuxResSrc|out_mux[6]~1356\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1356_combout\ = (\myULA|Add0~41_combout\ & ((\MuxResSrc|out_mux[6]~1353_combout\ & ((\MuxResSrc|out_mux[6]~1355_combout\))) # (!\MuxResSrc|out_mux[6]~1353_combout\ & (\MuxResSrc|out_mux[6]~1348_combout\)))) # 
-- (!\myULA|Add0~41_combout\ & (((\MuxResSrc|out_mux[6]~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1348_combout\,
	datab => \myULA|Add0~41_combout\,
	datac => \MuxResSrc|out_mux[6]~1355_combout\,
	datad => \MuxResSrc|out_mux[6]~1353_combout\,
	combout => \MuxResSrc|out_mux[6]~1356_combout\);

-- Location: LCCOMB_X37_Y17_N14
\MuxResSrc|out_mux[6]~1367\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1367_combout\ = (\myULA|Add0~37_combout\ & ((\myULA|Add0~39_combout\) # ((\MuxResSrc|out_mux[6]~1356_combout\)))) # (!\myULA|Add0~37_combout\ & (!\myULA|Add0~39_combout\ & (\MuxResSrc|out_mux[6]~1366_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~37_combout\,
	datab => \myULA|Add0~39_combout\,
	datac => \MuxResSrc|out_mux[6]~1366_combout\,
	datad => \MuxResSrc|out_mux[6]~1356_combout\,
	combout => \MuxResSrc|out_mux[6]~1367_combout\);

-- Location: LCFF_X42_Y27_N21
\my_data_memory|register[243][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[243][6]~regout\);

-- Location: LCFF_X38_Y27_N1
\my_data_memory|register[241][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[241][6]~regout\);

-- Location: LCCOMB_X38_Y27_N0
\MuxResSrc|out_mux[6]~1344\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1344_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[249][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[241][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[249][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[241][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1344_combout\);

-- Location: LCCOMB_X38_Y27_N26
\MuxResSrc|out_mux[6]~1345\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1345_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1344_combout\ & (\my_data_memory|register[251][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1344_combout\ & ((\my_data_memory|register[243][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[251][6]~regout\,
	datab => \my_data_memory|register[243][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \MuxResSrc|out_mux[6]~1344_combout\,
	combout => \MuxResSrc|out_mux[6]~1345_combout\);

-- Location: LCFF_X43_Y17_N19
\my_data_memory|register[227][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[227][6]~regout\);

-- Location: LCFF_X43_Y21_N15
\my_data_memory|register[225][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[225][6]~regout\);

-- Location: LCCOMB_X43_Y17_N28
\MuxResSrc|out_mux[6]~1339\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1339_combout\ = (\myULA|Add0~35_combout\ & (((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & ((\myULA|Add0~33_combout\ & (\my_data_memory|register[233][6]~regout\)) # (!\myULA|Add0~33_combout\ & 
-- ((\my_data_memory|register[225][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[233][6]~regout\,
	datab => \my_data_memory|register[225][6]~regout\,
	datac => \myULA|Add0~35_combout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1339_combout\);

-- Location: LCCOMB_X43_Y17_N18
\MuxResSrc|out_mux[6]~1340\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1340_combout\ = (\myULA|Add0~35_combout\ & ((\MuxResSrc|out_mux[6]~1339_combout\ & (\my_data_memory|register[235][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1339_combout\ & ((\my_data_memory|register[227][6]~regout\))))) # 
-- (!\myULA|Add0~35_combout\ & (((\MuxResSrc|out_mux[6]~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[235][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[227][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1339_combout\,
	combout => \MuxResSrc|out_mux[6]~1340_combout\);

-- Location: LCCOMB_X44_Y19_N24
\my_data_memory|register[203][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[203][6]~feeder_combout\ = \myReg|Mux9~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux9~combout\,
	combout => \my_data_memory|register[203][6]~feeder_combout\);

-- Location: LCFF_X44_Y19_N25
\my_data_memory|register[203][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[203][6]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[203][6]~regout\);

-- Location: LCFF_X43_Y22_N27
\my_data_memory|register[201][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[201][6]~regout\);

-- Location: LCFF_X44_Y22_N31
\my_data_memory|register[193][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux9~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[193][6]~regout\);

-- Location: LCCOMB_X44_Y22_N30
\MuxResSrc|out_mux[6]~1341\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1341_combout\ = (\myULA|Add0~35_combout\ & ((\my_data_memory|register[195][6]~regout\) # ((\myULA|Add0~33_combout\)))) # (!\myULA|Add0~35_combout\ & (((\my_data_memory|register[193][6]~regout\ & !\myULA|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_data_memory|register[195][6]~regout\,
	datab => \myULA|Add0~35_combout\,
	datac => \my_data_memory|register[193][6]~regout\,
	datad => \myULA|Add0~33_combout\,
	combout => \MuxResSrc|out_mux[6]~1341_combout\);

-- Location: LCCOMB_X43_Y22_N26
\MuxResSrc|out_mux[6]~1342\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1342_combout\ = (\myULA|Add0~33_combout\ & ((\MuxResSrc|out_mux[6]~1341_combout\ & (\my_data_memory|register[203][6]~regout\)) # (!\MuxResSrc|out_mux[6]~1341_combout\ & ((\my_data_memory|register[201][6]~regout\))))) # 
-- (!\myULA|Add0~33_combout\ & (((\MuxResSrc|out_mux[6]~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~33_combout\,
	datab => \my_data_memory|register[203][6]~regout\,
	datac => \my_data_memory|register[201][6]~regout\,
	datad => \MuxResSrc|out_mux[6]~1341_combout\,
	combout => \MuxResSrc|out_mux[6]~1342_combout\);

-- Location: LCCOMB_X36_Y17_N28
\MuxResSrc|out_mux[6]~1343\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1343_combout\ = (\myULA|Add0~41_combout\ & ((\myULA|Add0~21_combout\) # ((\MuxResSrc|out_mux[6]~1340_combout\)))) # (!\myULA|Add0~41_combout\ & (!\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~41_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[6]~1340_combout\,
	datad => \MuxResSrc|out_mux[6]~1342_combout\,
	combout => \MuxResSrc|out_mux[6]~1343_combout\);

-- Location: LCCOMB_X36_Y17_N26
\MuxResSrc|out_mux[6]~1346\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1346_combout\ = (\myULA|Add0~21_combout\ & ((\MuxResSrc|out_mux[6]~1343_combout\ & ((\MuxResSrc|out_mux[6]~1345_combout\))) # (!\MuxResSrc|out_mux[6]~1343_combout\ & (\MuxResSrc|out_mux[6]~1338_combout\)))) # 
-- (!\myULA|Add0~21_combout\ & (((\MuxResSrc|out_mux[6]~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxResSrc|out_mux[6]~1338_combout\,
	datab => \myULA|Add0~21_combout\,
	datac => \MuxResSrc|out_mux[6]~1345_combout\,
	datad => \MuxResSrc|out_mux[6]~1343_combout\,
	combout => \MuxResSrc|out_mux[6]~1346_combout\);

-- Location: LCCOMB_X36_Y17_N4
\MuxResSrc|out_mux[6]~1378\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1378_combout\ = (\myULA|Add0~39_combout\ & ((\MuxResSrc|out_mux[6]~1367_combout\ & (\MuxResSrc|out_mux[6]~1377_combout\)) # (!\MuxResSrc|out_mux[6]~1367_combout\ & ((\MuxResSrc|out_mux[6]~1346_combout\))))) # 
-- (!\myULA|Add0~39_combout\ & (((\MuxResSrc|out_mux[6]~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Add0~39_combout\,
	datab => \MuxResSrc|out_mux[6]~1377_combout\,
	datac => \MuxResSrc|out_mux[6]~1367_combout\,
	datad => \MuxResSrc|out_mux[6]~1346_combout\,
	combout => \MuxResSrc|out_mux[6]~1378_combout\);

-- Location: LCCOMB_X35_Y25_N2
\MuxResSrc|out_mux[6]~1379\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1379_combout\ = (\MuxResSrc|out_mux[6]~44_combout\ & ((\MuxResSrc|out_mux[6]~1336_combout\ & ((\MuxResSrc|out_mux[6]~1378_combout\))) # (!\MuxResSrc|out_mux[6]~1336_combout\ & (\SW~combout\(6))))) # 
-- (!\MuxResSrc|out_mux[6]~44_combout\ & (((\MuxResSrc|out_mux[6]~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(6),
	datab => \MuxResSrc|out_mux[6]~44_combout\,
	datac => \MuxResSrc|out_mux[6]~1336_combout\,
	datad => \MuxResSrc|out_mux[6]~1378_combout\,
	combout => \MuxResSrc|out_mux[6]~1379_combout\);

-- Location: LCCOMB_X35_Y25_N28
\MuxResSrc|out_mux[6]~1380\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxResSrc|out_mux[6]~1380_combout\ = (\my_unit_control|RegWrite~combout\ & ((\my_unit_control|ResultSrc$latch~combout\ & ((\MuxResSrc|out_mux[6]~1379_combout\))) # (!\my_unit_control|ResultSrc$latch~combout\ & (\myULA|Add0~30_combout\)))) # 
-- (!\my_unit_control|RegWrite~combout\ & (((\MuxResSrc|out_mux[6]~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|RegWrite~combout\,
	datab => \my_unit_control|ResultSrc$latch~combout\,
	datac => \myULA|Add0~30_combout\,
	datad => \MuxResSrc|out_mux[6]~1379_combout\,
	combout => \MuxResSrc|out_mux[6]~1380_combout\);

-- Location: LCFF_X37_Y22_N13
\myReg|register[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[2][6]~regout\);

-- Location: LCCOMB_X34_Y13_N24
\myReg|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux1~0_combout\ = (\my_instruction_memory|WideOr2~1_combout\ & ((\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[3][6]~regout\)) # (!\my_instruction_memory|RD[16]~7_combout\ & ((\myReg|register[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][6]~regout\,
	datab => \myReg|register[1][6]~regout\,
	datac => \my_instruction_memory|RD[16]~7_combout\,
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myReg|Mux1~0_combout\);

-- Location: LCCOMB_X37_Y20_N4
\myReg|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myReg|Mux1~1_combout\ = (\myReg|Mux1~0_combout\) # ((\my_instruction_memory|RD[16]~7_combout\ & (\myReg|register[2][6]~regout\ & !\my_instruction_memory|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[16]~7_combout\,
	datab => \myReg|register[2][6]~regout\,
	datac => \my_instruction_memory|WideOr2~1_combout\,
	datad => \myReg|Mux1~0_combout\,
	combout => \myReg|Mux1~1_combout\);

-- Location: LCCOMB_X36_Y20_N14
\MuxULASrc|out_mux[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxULASrc|out_mux[6]~2_combout\ = (\my_unit_control|ULASrc~combout\ & (!\MuxImmSrc|Mux2~0_combout\)) # (!\my_unit_control|ULASrc~combout\ & ((\myReg|Mux9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULASrc~combout\,
	datac => \MuxImmSrc|Mux2~0_combout\,
	datad => \myReg|Mux9~combout\,
	combout => \MuxULASrc|out_mux[6]~2_combout\);

-- Location: LCCOMB_X37_Y20_N14
\myULA|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~29_combout\ = (\my_unit_control|ULAControl\(1) & ((\my_unit_control|ULAControl\(0) & ((\myReg|Mux1~1_combout\) # (\MuxULASrc|out_mux[6]~2_combout\))) # (!\my_unit_control|ULAControl\(0) & (\myReg|Mux1~1_combout\ & 
-- \MuxULASrc|out_mux[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \my_unit_control|ULAControl\(0),
	datac => \myReg|Mux1~1_combout\,
	datad => \MuxULASrc|out_mux[6]~2_combout\,
	combout => \myULA|Add0~29_combout\);

-- Location: LCCOMB_X37_Y20_N28
\myULA|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Add0~30_combout\ = (\myULA|Add0~29_combout\) # ((!\my_unit_control|ULAControl\(1) & \myULA|Add0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datac => \myULA|Add0~29_combout\,
	datad => \myULA|Add0~25_combout\,
	combout => \myULA|Add0~30_combout\);

-- Location: LCCOMB_X37_Y20_N2
\myULA|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Equal0~1_combout\ = (!\myULA|Add0~30_combout\ & (!\myULA|Add0~31_combout\ & ((\my_unit_control|ULAControl\(1)) # (!\myULA|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ULAControl\(1),
	datab => \myULA|Add0~30_combout\,
	datac => \myULA|Add0~27_combout\,
	datad => \myULA|Add0~31_combout\,
	combout => \myULA|Equal0~1_combout\);

-- Location: LCCOMB_X37_Y20_N8
\myULA|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myULA|Equal0~3_combout\ = (\myULA|Equal0~2_combout\ & (\myULA|Equal0~1_combout\ & (!\myULA|Add0~39_combout\ & \myULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myULA|Equal0~2_combout\,
	datab => \myULA|Equal0~1_combout\,
	datac => \myULA|Add0~39_combout\,
	datad => \myULA|Equal0~0_combout\,
	combout => \myULA|Equal0~3_combout\);

-- Location: LCCOMB_X37_Y20_N26
\myAND|out_and\ : cycloneii_lcell_comb
-- Equation(s):
-- \myAND|out_and~combout\ = (\my_unit_control|ULAControl\(0) & \myULA|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(0),
	datac => \myULA|Equal0~3_combout\,
	combout => \myAND|out_and~combout\);

-- Location: LCFF_X36_Y18_N15
\my_program_counter|PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myadder8|out_adder[0]~0_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(0));

-- Location: LCCOMB_X36_Y16_N28
\my_instruction_memory|RD[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|RD[4]~1_combout\ = (!\my_program_counter|PC\(1) & (!\my_program_counter|PC\(0) & (\my_program_counter|PC\(3) $ (\my_program_counter|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(1),
	datab => \my_program_counter|PC\(3),
	datac => \my_program_counter|PC\(2),
	datad => \my_program_counter|PC\(0),
	combout => \my_instruction_memory|RD[4]~1_combout\);

-- Location: LCCOMB_X35_Y16_N4
\my_unit_control|WideNor3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor3~2_combout\ = ((\my_instruction_memory|WideOr9~1_combout\) # ((\my_instruction_memory|Decoder0~1_combout\) # (!\my_instruction_memory|WideOr7~1_combout\))) # (!\my_instruction_memory|WideOr8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr8~1_combout\,
	datab => \my_instruction_memory|WideOr9~1_combout\,
	datac => \my_instruction_memory|WideOr7~1_combout\,
	datad => \my_instruction_memory|Decoder0~1_combout\,
	combout => \my_unit_control|WideNor3~2_combout\);

-- Location: LCCOMB_X34_Y20_N12
\my_unit_control|WideNor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor3~combout\ = (\my_unit_control|WideNor3~2_combout\) # ((\my_instruction_memory|RD[4]~2_combout\ & (\my_instruction_memory|RD[4]~1_combout\ & !\my_program_counter|PC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[4]~2_combout\,
	datab => \my_instruction_memory|RD[4]~1_combout\,
	datac => \my_program_counter|PC\(4),
	datad => \my_unit_control|WideNor3~2_combout\,
	combout => \my_unit_control|WideNor3~combout\);

-- Location: LCCOMB_X34_Y20_N14
\my_unit_control|ULAControl[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ULAControl\(0) = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((!\my_unit_control|WideNor3~combout\))) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|ULAControl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|ULAControl\(0),
	datac => \my_unit_control|WideNor4~24clkctrl_outclk\,
	datad => \my_unit_control|WideNor3~combout\,
	combout => \my_unit_control|ULAControl\(0));

-- Location: LCCOMB_X34_Y20_N0
\my_unit_control|ImmSrc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|ImmSrc[1]~0_combout\ = (\my_unit_control|ULAControl\(0)) # (!\my_unit_control|ImmSrc[1]_187~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_unit_control|ULAControl\(0),
	datad => \my_unit_control|ImmSrc[1]_187~combout\,
	combout => \my_unit_control|ImmSrc[1]~0_combout\);

-- Location: LCCOMB_X34_Y16_N16
\my_instruction_memory|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr3~0_combout\ = (!\my_program_counter|PC\(0) & ((\my_program_counter|PC\(4)) # ((\my_program_counter|PC\(2) & \my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(2),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(3),
	datad => \my_program_counter|PC\(0),
	combout => \my_instruction_memory|WideOr3~0_combout\);

-- Location: LCCOMB_X34_Y16_N2
\my_instruction_memory|WideOr3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr3~1_combout\ = (\my_instruction_memory|RD[20]~4_combout\ & (\my_instruction_memory|WideOr3~0_combout\ & !\my_program_counter|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[20]~4_combout\,
	datac => \my_instruction_memory|WideOr3~0_combout\,
	datad => \my_program_counter|PC\(5),
	combout => \my_instruction_memory|WideOr3~1_combout\);

-- Location: LCCOMB_X34_Y20_N2
\MuxImmSrc|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxImmSrc|Mux4~0_combout\ = (\my_unit_control|ImmSrc[1]~0_combout\ & (((\my_instruction_memory|WideOr3~1_combout\ & !\my_unit_control|ImmSrc[0]~1_combout\)))) # (!\my_unit_control|ImmSrc[1]~0_combout\ & ((\my_unit_control|ImmSrc[0]~1_combout\ & 
-- ((\my_instruction_memory|WideOr3~1_combout\))) # (!\my_unit_control|ImmSrc[0]~1_combout\ & (\my_instruction_memory|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~2_combout\,
	datab => \my_unit_control|ImmSrc[1]~0_combout\,
	datac => \my_instruction_memory|WideOr3~1_combout\,
	datad => \my_unit_control|ImmSrc[0]~1_combout\,
	combout => \MuxImmSrc|Mux4~0_combout\);

-- Location: LCCOMB_X36_Y18_N18
\myadder8|out_adder[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[2]~4_combout\ = ((\MuxImmSrc|Mux5~0_combout\ $ (\my_program_counter|PC\(2) $ (!\myadder8|out_adder[1]~3\)))) # (GND)
-- \myadder8|out_adder[2]~5\ = CARRY((\MuxImmSrc|Mux5~0_combout\ & ((\my_program_counter|PC\(2)) # (!\myadder8|out_adder[1]~3\))) # (!\MuxImmSrc|Mux5~0_combout\ & (\my_program_counter|PC\(2) & !\myadder8|out_adder[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxImmSrc|Mux5~0_combout\,
	datab => \my_program_counter|PC\(2),
	datad => VCC,
	cin => \myadder8|out_adder[1]~3\,
	combout => \myadder8|out_adder[2]~4_combout\,
	cout => \myadder8|out_adder[2]~5\);

-- Location: LCCOMB_X36_Y18_N20
\myadder8|out_adder[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \myadder8|out_adder[3]~6_combout\ = (\my_program_counter|PC\(3) & ((\MuxImmSrc|Mux4~0_combout\ & (\myadder8|out_adder[2]~5\ & VCC)) # (!\MuxImmSrc|Mux4~0_combout\ & (!\myadder8|out_adder[2]~5\)))) # (!\my_program_counter|PC\(3) & 
-- ((\MuxImmSrc|Mux4~0_combout\ & (!\myadder8|out_adder[2]~5\)) # (!\MuxImmSrc|Mux4~0_combout\ & ((\myadder8|out_adder[2]~5\) # (GND)))))
-- \myadder8|out_adder[3]~7\ = CARRY((\my_program_counter|PC\(3) & (!\MuxImmSrc|Mux4~0_combout\ & !\myadder8|out_adder[2]~5\)) # (!\my_program_counter|PC\(3) & ((!\myadder8|out_adder[2]~5\) # (!\MuxImmSrc|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \MuxImmSrc|Mux4~0_combout\,
	datad => VCC,
	cin => \myadder8|out_adder[2]~5\,
	combout => \myadder8|out_adder[3]~6_combout\,
	cout => \myadder8|out_adder[3]~7\);

-- Location: LCFF_X35_Y18_N5
\my_program_counter|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \my_program_counter|PC[4]~10_combout\,
	sdata => \myadder8|out_adder[4]~8_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(4));

-- Location: LCCOMB_X35_Y18_N16
\my_instruction_memory|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr1~0_combout\ = (\my_program_counter|PC\(0)) # ((\my_program_counter|PC\(2) & (!\my_program_counter|PC\(3))) # (!\my_program_counter|PC\(2) & ((\my_program_counter|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \my_program_counter|PC\(4),
	datac => \my_program_counter|PC\(0),
	datad => \my_program_counter|PC\(2),
	combout => \my_instruction_memory|WideOr1~0_combout\);

-- Location: LCCOMB_X35_Y18_N20
\my_instruction_memory|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|WideOr1~1_combout\ = (\my_program_counter|PC\(5)) # ((\my_instruction_memory|WideOr1~0_combout\) # (!\my_instruction_memory|RD[20]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datac => \my_instruction_memory|WideOr1~0_combout\,
	datad => \my_instruction_memory|RD[20]~4_combout\,
	combout => \my_instruction_memory|WideOr1~1_combout\);

-- Location: LCCOMB_X34_Y20_N20
\MuxImmSrc|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxImmSrc|Mux6~0_combout\ = (\my_unit_control|ImmSrc[0]~1_combout\ & (((\my_instruction_memory|WideOr5~1_combout\ & !\my_unit_control|ImmSrc[1]~0_combout\)))) # (!\my_unit_control|ImmSrc[0]~1_combout\ & ((\my_unit_control|ImmSrc[1]~0_combout\ & 
-- ((\my_instruction_memory|WideOr5~1_combout\))) # (!\my_unit_control|ImmSrc[1]~0_combout\ & (!\my_instruction_memory|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_unit_control|ImmSrc[0]~1_combout\,
	datab => \my_instruction_memory|WideOr1~1_combout\,
	datac => \my_instruction_memory|WideOr5~1_combout\,
	datad => \my_unit_control|ImmSrc[1]~0_combout\,
	combout => \MuxImmSrc|Mux6~0_combout\);

-- Location: LCFF_X35_Y18_N1
\my_program_counter|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \my_program_counter|PC[2]~6_combout\,
	sdata => \myadder8|out_adder[2]~4_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(2));

-- Location: LCCOMB_X35_Y18_N2
\my_program_counter|PC[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_program_counter|PC[3]~8_combout\ = (\my_program_counter|PC\(3) & (!\my_program_counter|PC[2]~7\)) # (!\my_program_counter|PC\(3) & ((\my_program_counter|PC[2]~7\) # (GND)))
-- \my_program_counter|PC[3]~9\ = CARRY((!\my_program_counter|PC[2]~7\) # (!\my_program_counter|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(3),
	datad => VCC,
	cin => \my_program_counter|PC[2]~7\,
	combout => \my_program_counter|PC[3]~8_combout\,
	cout => \my_program_counter|PC[3]~9\);

-- Location: LCFF_X35_Y18_N3
\my_program_counter|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \my_program_counter|PC[3]~8_combout\,
	sdata => \myadder8|out_adder[3]~6_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(3));

-- Location: LCCOMB_X35_Y18_N6
\my_program_counter|PC[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_program_counter|PC[5]~12_combout\ = (\my_program_counter|PC\(5) & (!\my_program_counter|PC[4]~11\)) # (!\my_program_counter|PC\(5) & ((\my_program_counter|PC[4]~11\) # (GND)))
-- \my_program_counter|PC[5]~13\ = CARRY((!\my_program_counter|PC[4]~11\) # (!\my_program_counter|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(5),
	datad => VCC,
	cin => \my_program_counter|PC[4]~11\,
	combout => \my_program_counter|PC[5]~12_combout\,
	cout => \my_program_counter|PC[5]~13\);

-- Location: LCFF_X35_Y18_N7
\my_program_counter|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \my_program_counter|PC[5]~12_combout\,
	sdata => \myadder8|out_adder[5]~10_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(5));

-- Location: LCFF_X35_Y18_N9
\my_program_counter|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~regout\,
	datain => \my_program_counter|PC[6]~14_combout\,
	sdata => \myadder8|out_adder[6]~12_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => \myAND|out_and~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_program_counter|PC\(6));

-- Location: LCCOMB_X34_Y16_N22
\my_unit_control|WideNor4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor4~14_combout\ = (!\my_program_counter|PC\(4) & !\my_program_counter|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_program_counter|PC\(4),
	datad => \my_program_counter|PC\(2),
	combout => \my_unit_control|WideNor4~14_combout\);

-- Location: LCCOMB_X34_Y16_N30
\my_unit_control|WideNor4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor4~11_combout\ = (!\my_program_counter|PC\(7) & (((\my_unit_control|WideNor4~14_combout\ & !\my_program_counter|PC\(3))) # (!\my_program_counter|PC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(7),
	datab => \my_unit_control|WideNor4~14_combout\,
	datac => \my_program_counter|PC\(3),
	datad => \my_program_counter|PC\(5),
	combout => \my_unit_control|WideNor4~11_combout\);

-- Location: LCCOMB_X35_Y16_N30
\my_unit_control|WideNor4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor4~24_combout\ = (!\my_program_counter|PC\(0) & (!\my_program_counter|PC\(6) & (\my_unit_control|WideNor4~11_combout\ & !\my_program_counter|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(0),
	datab => \my_program_counter|PC\(6),
	datac => \my_unit_control|WideNor4~11_combout\,
	datad => \my_program_counter|PC\(1),
	combout => \my_unit_control|WideNor4~24_combout\);

-- Location: CLKCTRL_G15
\my_unit_control|WideNor4~24clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \my_unit_control|WideNor4~24clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \my_unit_control|WideNor4~24clkctrl_outclk\);

-- Location: LCCOMB_X34_Y16_N28
\my_unit_control|WideNor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|WideNor2~combout\ = (((\my_instruction_memory|RD[4]~3_combout\) # (!\my_unit_control|WideNor0~0_combout\)) # (!\my_instruction_memory|WideOr8~0_combout\)) # (!\my_instruction_memory|RD[20]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|RD[20]~0_combout\,
	datab => \my_instruction_memory|WideOr8~0_combout\,
	datac => \my_instruction_memory|RD[4]~3_combout\,
	datad => \my_unit_control|WideNor0~0_combout\,
	combout => \my_unit_control|WideNor2~combout\);

-- Location: LCCOMB_X34_Y20_N30
\my_unit_control|MemWrite\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_unit_control|MemWrite~combout\ = (GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & ((!\my_unit_control|WideNor2~combout\))) # (!GLOBAL(\my_unit_control|WideNor4~24clkctrl_outclk\) & (\my_unit_control|MemWrite~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_unit_control|MemWrite~combout\,
	datac => \my_unit_control|WideNor4~24clkctrl_outclk\,
	datad => \my_unit_control|WideNor2~combout\,
	combout => \my_unit_control|MemWrite~combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y21_N2
\MyLCD|LessThan9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan9~0_combout\ = (\myReg|register[3][3]~regout\ & ((\myReg|register[3][2]~regout\) # (\myReg|register[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[3][3]~regout\,
	datac => \myReg|register[3][2]~regout\,
	datad => \myReg|register[3][1]~regout\,
	combout => \MyLCD|LessThan9~0_combout\);

-- Location: LCCOMB_X33_Y21_N20
\MyLCD|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add9~0_combout\ = (\myReg|register[3][0]~regout\ & (\MyLCD|LessThan9~0_combout\ $ (VCC))) # (!\myReg|register[3][0]~regout\ & (\MyLCD|LessThan9~0_combout\ & VCC))
-- \MyLCD|Add9~1\ = CARRY((\myReg|register[3][0]~regout\ & \MyLCD|LessThan9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][0]~regout\,
	datab => \MyLCD|LessThan9~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add9~0_combout\,
	cout => \MyLCD|Add9~1\);

-- Location: LCCOMB_X37_Y18_N10
\MyLCD|LUT_INDEX[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_INDEX[0]~6_combout\ = \MyLCD|LUT_INDEX\(0) $ (VCC)
-- \MyLCD|LUT_INDEX[0]~7\ = CARRY(\MyLCD|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datad => VCC,
	combout => \MyLCD|LUT_INDEX[0]~6_combout\,
	cout => \MyLCD|LUT_INDEX[0]~7\);

-- Location: LCCOMB_X37_Y17_N18
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X37_Y18_N12
\MyLCD|LUT_INDEX[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_INDEX[1]~8_combout\ = (\MyLCD|LUT_INDEX\(1) & (!\MyLCD|LUT_INDEX[0]~7\)) # (!\MyLCD|LUT_INDEX\(1) & ((\MyLCD|LUT_INDEX[0]~7\) # (GND)))
-- \MyLCD|LUT_INDEX[1]~9\ = CARRY((!\MyLCD|LUT_INDEX[0]~7\) # (!\MyLCD|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datad => VCC,
	cin => \MyLCD|LUT_INDEX[0]~7\,
	combout => \MyLCD|LUT_INDEX[1]~8_combout\,
	cout => \MyLCD|LUT_INDEX[1]~9\);

-- Location: LCCOMB_X37_Y18_N14
\MyLCD|LUT_INDEX[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_INDEX[2]~10_combout\ = (\MyLCD|LUT_INDEX\(2) & (\MyLCD|LUT_INDEX[1]~9\ $ (GND))) # (!\MyLCD|LUT_INDEX\(2) & (!\MyLCD|LUT_INDEX[1]~9\ & VCC))
-- \MyLCD|LUT_INDEX[2]~11\ = CARRY((\MyLCD|LUT_INDEX\(2) & !\MyLCD|LUT_INDEX[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(2),
	datad => VCC,
	cin => \MyLCD|LUT_INDEX[1]~9\,
	combout => \MyLCD|LUT_INDEX[2]~10_combout\,
	cout => \MyLCD|LUT_INDEX[2]~11\);

-- Location: LCCOMB_X24_Y23_N14
\MyLCD|mDLY[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[0]~18_combout\ = \MyLCD|mDLY\(0) $ (VCC)
-- \MyLCD|mDLY[0]~19\ = CARRY(\MyLCD|mDLY\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(0),
	datad => VCC,
	combout => \MyLCD|mDLY[0]~18_combout\,
	cout => \MyLCD|mDLY[0]~19\);

-- Location: LCCOMB_X24_Y22_N14
\MyLCD|mDLY[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[16]~50_combout\ = (\MyLCD|mDLY\(16) & (\MyLCD|mDLY[15]~49\ $ (GND))) # (!\MyLCD|mDLY\(16) & (!\MyLCD|mDLY[15]~49\ & VCC))
-- \MyLCD|mDLY[16]~51\ = CARRY((\MyLCD|mDLY\(16) & !\MyLCD|mDLY[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(16),
	datad => VCC,
	cin => \MyLCD|mDLY[15]~49\,
	combout => \MyLCD|mDLY[16]~50_combout\,
	cout => \MyLCD|mDLY[16]~51\);

-- Location: LCCOMB_X24_Y22_N16
\MyLCD|mDLY[17]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[17]~52_combout\ = \MyLCD|mDLY\(17) $ (\MyLCD|mDLY[16]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(17),
	cin => \MyLCD|mDLY[16]~51\,
	combout => \MyLCD|mDLY[17]~52_combout\);

-- Location: LCCOMB_X25_Y22_N28
\MyLCD|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Selector2~1_combout\ = (\MyLCD|Selector2~0_combout\ & (((!\MyLCD|LessThan0~4_combout\) # (!\MyLCD|mLCD_ST.000010~regout\)) # (!\MyLCD|mDLY\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Selector2~0_combout\,
	datab => \MyLCD|mDLY\(17),
	datac => \MyLCD|mLCD_ST.000010~regout\,
	datad => \MyLCD|LessThan0~4_combout\,
	combout => \MyLCD|Selector2~1_combout\);

-- Location: LCFF_X25_Y22_N29
\MyLCD|mLCD_ST.000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|Selector2~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_ST.000001~regout\);

-- Location: LCCOMB_X24_Y22_N22
\MyLCD|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Selector3~0_combout\ = (\MyLCD|u0|oDone~regout\ & ((\MyLCD|mLCD_ST.000001~regout\) # ((\MyLCD|mLCD_ST.000010~regout\ & !\MyLCD|LessThan0~5_combout\)))) # (!\MyLCD|u0|oDone~regout\ & (((\MyLCD|mLCD_ST.000010~regout\ & 
-- !\MyLCD|LessThan0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|oDone~regout\,
	datab => \MyLCD|mLCD_ST.000001~regout\,
	datac => \MyLCD|mLCD_ST.000010~regout\,
	datad => \MyLCD|LessThan0~5_combout\,
	combout => \MyLCD|Selector3~0_combout\);

-- Location: LCFF_X24_Y22_N23
\MyLCD|mLCD_ST.000010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|Selector3~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_ST.000010~regout\);

-- Location: LCFF_X24_Y22_N17
\MyLCD|mDLY[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[17]~52_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(17));

-- Location: LCCOMB_X24_Y22_N26
\MyLCD|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan0~5_combout\ = (\MyLCD|mDLY\(17) & \MyLCD|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|mDLY\(17),
	datad => \MyLCD|LessThan0~4_combout\,
	combout => \MyLCD|LessThan0~5_combout\);

-- Location: LCFF_X24_Y23_N15
\MyLCD|mDLY[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[0]~18_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(0));

-- Location: LCCOMB_X24_Y23_N16
\MyLCD|mDLY[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[1]~20_combout\ = (\MyLCD|mDLY\(1) & (!\MyLCD|mDLY[0]~19\)) # (!\MyLCD|mDLY\(1) & ((\MyLCD|mDLY[0]~19\) # (GND)))
-- \MyLCD|mDLY[1]~21\ = CARRY((!\MyLCD|mDLY[0]~19\) # (!\MyLCD|mDLY\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(1),
	datad => VCC,
	cin => \MyLCD|mDLY[0]~19\,
	combout => \MyLCD|mDLY[1]~20_combout\,
	cout => \MyLCD|mDLY[1]~21\);

-- Location: LCCOMB_X24_Y23_N18
\MyLCD|mDLY[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[2]~22_combout\ = (\MyLCD|mDLY\(2) & (\MyLCD|mDLY[1]~21\ $ (GND))) # (!\MyLCD|mDLY\(2) & (!\MyLCD|mDLY[1]~21\ & VCC))
-- \MyLCD|mDLY[2]~23\ = CARRY((\MyLCD|mDLY\(2) & !\MyLCD|mDLY[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(2),
	datad => VCC,
	cin => \MyLCD|mDLY[1]~21\,
	combout => \MyLCD|mDLY[2]~22_combout\,
	cout => \MyLCD|mDLY[2]~23\);

-- Location: LCFF_X24_Y23_N19
\MyLCD|mDLY[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[2]~22_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(2));

-- Location: LCCOMB_X24_Y23_N22
\MyLCD|mDLY[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[4]~26_combout\ = (\MyLCD|mDLY\(4) & (\MyLCD|mDLY[3]~25\ $ (GND))) # (!\MyLCD|mDLY\(4) & (!\MyLCD|mDLY[3]~25\ & VCC))
-- \MyLCD|mDLY[4]~27\ = CARRY((\MyLCD|mDLY\(4) & !\MyLCD|mDLY[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(4),
	datad => VCC,
	cin => \MyLCD|mDLY[3]~25\,
	combout => \MyLCD|mDLY[4]~26_combout\,
	cout => \MyLCD|mDLY[4]~27\);

-- Location: LCFF_X24_Y23_N23
\MyLCD|mDLY[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[4]~26_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(4));

-- Location: LCCOMB_X24_Y23_N24
\MyLCD|mDLY[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[5]~28_combout\ = (\MyLCD|mDLY\(5) & (!\MyLCD|mDLY[4]~27\)) # (!\MyLCD|mDLY\(5) & ((\MyLCD|mDLY[4]~27\) # (GND)))
-- \MyLCD|mDLY[5]~29\ = CARRY((!\MyLCD|mDLY[4]~27\) # (!\MyLCD|mDLY\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(5),
	datad => VCC,
	cin => \MyLCD|mDLY[4]~27\,
	combout => \MyLCD|mDLY[5]~28_combout\,
	cout => \MyLCD|mDLY[5]~29\);

-- Location: LCCOMB_X24_Y23_N26
\MyLCD|mDLY[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[6]~30_combout\ = (\MyLCD|mDLY\(6) & (\MyLCD|mDLY[5]~29\ $ (GND))) # (!\MyLCD|mDLY\(6) & (!\MyLCD|mDLY[5]~29\ & VCC))
-- \MyLCD|mDLY[6]~31\ = CARRY((\MyLCD|mDLY\(6) & !\MyLCD|mDLY[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(6),
	datad => VCC,
	cin => \MyLCD|mDLY[5]~29\,
	combout => \MyLCD|mDLY[6]~30_combout\,
	cout => \MyLCD|mDLY[6]~31\);

-- Location: LCFF_X24_Y23_N27
\MyLCD|mDLY[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[6]~30_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(6));

-- Location: LCCOMB_X24_Y23_N28
\MyLCD|mDLY[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[7]~32_combout\ = (\MyLCD|mDLY\(7) & (!\MyLCD|mDLY[6]~31\)) # (!\MyLCD|mDLY\(7) & ((\MyLCD|mDLY[6]~31\) # (GND)))
-- \MyLCD|mDLY[7]~33\ = CARRY((!\MyLCD|mDLY[6]~31\) # (!\MyLCD|mDLY\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(7),
	datad => VCC,
	cin => \MyLCD|mDLY[6]~31\,
	combout => \MyLCD|mDLY[7]~32_combout\,
	cout => \MyLCD|mDLY[7]~33\);

-- Location: LCFF_X24_Y23_N29
\MyLCD|mDLY[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[7]~32_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(7));

-- Location: LCCOMB_X24_Y23_N30
\MyLCD|mDLY[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[8]~34_combout\ = (\MyLCD|mDLY\(8) & (\MyLCD|mDLY[7]~33\ $ (GND))) # (!\MyLCD|mDLY\(8) & (!\MyLCD|mDLY[7]~33\ & VCC))
-- \MyLCD|mDLY[8]~35\ = CARRY((\MyLCD|mDLY\(8) & !\MyLCD|mDLY[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(8),
	datad => VCC,
	cin => \MyLCD|mDLY[7]~33\,
	combout => \MyLCD|mDLY[8]~34_combout\,
	cout => \MyLCD|mDLY[8]~35\);

-- Location: LCFF_X24_Y23_N31
\MyLCD|mDLY[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[8]~34_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(8));

-- Location: LCCOMB_X24_Y22_N0
\MyLCD|mDLY[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[9]~36_combout\ = (\MyLCD|mDLY\(9) & (!\MyLCD|mDLY[8]~35\)) # (!\MyLCD|mDLY\(9) & ((\MyLCD|mDLY[8]~35\) # (GND)))
-- \MyLCD|mDLY[9]~37\ = CARRY((!\MyLCD|mDLY[8]~35\) # (!\MyLCD|mDLY\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(9),
	datad => VCC,
	cin => \MyLCD|mDLY[8]~35\,
	combout => \MyLCD|mDLY[9]~36_combout\,
	cout => \MyLCD|mDLY[9]~37\);

-- Location: LCFF_X24_Y22_N1
\MyLCD|mDLY[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[9]~36_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(9));

-- Location: LCCOMB_X24_Y22_N2
\MyLCD|mDLY[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[10]~38_combout\ = (\MyLCD|mDLY\(10) & (\MyLCD|mDLY[9]~37\ $ (GND))) # (!\MyLCD|mDLY\(10) & (!\MyLCD|mDLY[9]~37\ & VCC))
-- \MyLCD|mDLY[10]~39\ = CARRY((\MyLCD|mDLY\(10) & !\MyLCD|mDLY[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(10),
	datad => VCC,
	cin => \MyLCD|mDLY[9]~37\,
	combout => \MyLCD|mDLY[10]~38_combout\,
	cout => \MyLCD|mDLY[10]~39\);

-- Location: LCFF_X24_Y22_N3
\MyLCD|mDLY[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[10]~38_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(10));

-- Location: LCCOMB_X24_Y22_N4
\MyLCD|mDLY[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[11]~40_combout\ = (\MyLCD|mDLY\(11) & (!\MyLCD|mDLY[10]~39\)) # (!\MyLCD|mDLY\(11) & ((\MyLCD|mDLY[10]~39\) # (GND)))
-- \MyLCD|mDLY[11]~41\ = CARRY((!\MyLCD|mDLY[10]~39\) # (!\MyLCD|mDLY\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(11),
	datad => VCC,
	cin => \MyLCD|mDLY[10]~39\,
	combout => \MyLCD|mDLY[11]~40_combout\,
	cout => \MyLCD|mDLY[11]~41\);

-- Location: LCFF_X24_Y22_N5
\MyLCD|mDLY[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[11]~40_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(11));

-- Location: LCCOMB_X24_Y22_N8
\MyLCD|mDLY[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[13]~44_combout\ = (\MyLCD|mDLY\(13) & (!\MyLCD|mDLY[12]~43\)) # (!\MyLCD|mDLY\(13) & ((\MyLCD|mDLY[12]~43\) # (GND)))
-- \MyLCD|mDLY[13]~45\ = CARRY((!\MyLCD|mDLY[12]~43\) # (!\MyLCD|mDLY\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mDLY\(13),
	datad => VCC,
	cin => \MyLCD|mDLY[12]~43\,
	combout => \MyLCD|mDLY[13]~44_combout\,
	cout => \MyLCD|mDLY[13]~45\);

-- Location: LCFF_X24_Y22_N9
\MyLCD|mDLY[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[13]~44_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(13));

-- Location: LCCOMB_X24_Y22_N10
\MyLCD|mDLY[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mDLY[14]~46_combout\ = (\MyLCD|mDLY\(14) & (\MyLCD|mDLY[13]~45\ $ (GND))) # (!\MyLCD|mDLY\(14) & (!\MyLCD|mDLY[13]~45\ & VCC))
-- \MyLCD|mDLY[14]~47\ = CARRY((\MyLCD|mDLY\(14) & !\MyLCD|mDLY[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(14),
	datad => VCC,
	cin => \MyLCD|mDLY[13]~45\,
	combout => \MyLCD|mDLY[14]~46_combout\,
	cout => \MyLCD|mDLY[14]~47\);

-- Location: LCFF_X24_Y22_N15
\MyLCD|mDLY[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[16]~50_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(16));

-- Location: LCFF_X24_Y22_N11
\MyLCD|mDLY[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[14]~46_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(14));

-- Location: LCCOMB_X24_Y22_N30
\MyLCD|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan0~3_combout\ = (\MyLCD|mDLY\(15) & (\MyLCD|mDLY\(16) & (\MyLCD|mDLY\(13) & \MyLCD|mDLY\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(15),
	datab => \MyLCD|mDLY\(16),
	datac => \MyLCD|mDLY\(13),
	datad => \MyLCD|mDLY\(14),
	combout => \MyLCD|LessThan0~3_combout\);

-- Location: LCFF_X24_Y23_N25
\MyLCD|mDLY[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[5]~28_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(5));

-- Location: LCCOMB_X24_Y23_N6
\MyLCD|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan0~1_combout\ = (\MyLCD|mDLY\(8) & (\MyLCD|mDLY\(6) & (\MyLCD|mDLY\(5) & \MyLCD|mDLY\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(8),
	datab => \MyLCD|mDLY\(6),
	datac => \MyLCD|mDLY\(5),
	datad => \MyLCD|mDLY\(7),
	combout => \MyLCD|LessThan0~1_combout\);

-- Location: LCFF_X24_Y23_N17
\MyLCD|mDLY[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mDLY[1]~20_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|LessThan0~5_combout\,
	ena => \MyLCD|mLCD_ST.000010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mDLY\(1));

-- Location: LCCOMB_X24_Y23_N12
\MyLCD|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan0~0_combout\ = (\MyLCD|mDLY\(3) & (\MyLCD|mDLY\(4) & (\MyLCD|mDLY\(1) & \MyLCD|mDLY\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mDLY\(3),
	datab => \MyLCD|mDLY\(4),
	datac => \MyLCD|mDLY\(1),
	datad => \MyLCD|mDLY\(2),
	combout => \MyLCD|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y22_N28
\MyLCD|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan0~4_combout\ = (\MyLCD|LessThan0~2_combout\ & (\MyLCD|LessThan0~3_combout\ & (\MyLCD|LessThan0~1_combout\ & \MyLCD|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan0~2_combout\,
	datab => \MyLCD|LessThan0~3_combout\,
	datac => \MyLCD|LessThan0~1_combout\,
	datad => \MyLCD|LessThan0~0_combout\,
	combout => \MyLCD|LessThan0~4_combout\);

-- Location: LCCOMB_X25_Y22_N12
\MyLCD|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Selector4~0_combout\ = (\MyLCD|LessThan0~4_combout\ & (\MyLCD|mLCD_ST.000010~regout\ & \MyLCD|mDLY\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LessThan0~4_combout\,
	datac => \MyLCD|mLCD_ST.000010~regout\,
	datad => \MyLCD|mDLY\(17),
	combout => \MyLCD|Selector4~0_combout\);

-- Location: LCFF_X25_Y22_N13
\MyLCD|mLCD_ST.000011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|Selector4~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_ST.000011~regout\);

-- Location: LCFF_X37_Y18_N15
\MyLCD|LUT_INDEX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_INDEX[2]~10_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \MyLCD|LessThan1~1_combout\,
	ena => \MyLCD|mLCD_ST.000011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|LUT_INDEX\(2));

-- Location: LCCOMB_X37_Y18_N16
\MyLCD|LUT_INDEX[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_INDEX[3]~12_combout\ = (\MyLCD|LUT_INDEX\(3) & (!\MyLCD|LUT_INDEX[2]~11\)) # (!\MyLCD|LUT_INDEX\(3) & ((\MyLCD|LUT_INDEX[2]~11\) # (GND)))
-- \MyLCD|LUT_INDEX[3]~13\ = CARRY((!\MyLCD|LUT_INDEX[2]~11\) # (!\MyLCD|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datad => VCC,
	cin => \MyLCD|LUT_INDEX[2]~11\,
	combout => \MyLCD|LUT_INDEX[3]~12_combout\,
	cout => \MyLCD|LUT_INDEX[3]~13\);

-- Location: LCCOMB_X37_Y18_N18
\MyLCD|LUT_INDEX[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_INDEX[4]~14_combout\ = (\MyLCD|LUT_INDEX\(4) & (\MyLCD|LUT_INDEX[3]~13\ $ (GND))) # (!\MyLCD|LUT_INDEX\(4) & (!\MyLCD|LUT_INDEX[3]~13\ & VCC))
-- \MyLCD|LUT_INDEX[4]~15\ = CARRY((\MyLCD|LUT_INDEX\(4) & !\MyLCD|LUT_INDEX[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(4),
	datad => VCC,
	cin => \MyLCD|LUT_INDEX[3]~13\,
	combout => \MyLCD|LUT_INDEX[4]~14_combout\,
	cout => \MyLCD|LUT_INDEX[4]~15\);

-- Location: LCFF_X37_Y18_N19
\MyLCD|LUT_INDEX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_INDEX[4]~14_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \MyLCD|LessThan1~1_combout\,
	ena => \MyLCD|mLCD_ST.000011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|LUT_INDEX\(4));

-- Location: LCFF_X37_Y18_N17
\MyLCD|LUT_INDEX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_INDEX[3]~12_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \MyLCD|LessThan1~1_combout\,
	ena => \MyLCD|mLCD_ST.000011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|LUT_INDEX\(3));

-- Location: LCCOMB_X38_Y20_N0
\MyLCD|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan1~0_combout\ = (!\MyLCD|LUT_INDEX\(4) & !\MyLCD|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|LUT_INDEX\(4),
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|LessThan1~0_combout\);

-- Location: LCCOMB_X37_Y18_N20
\MyLCD|LUT_INDEX[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_INDEX[5]~16_combout\ = \MyLCD|LUT_INDEX\(5) $ (\MyLCD|LUT_INDEX[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(5),
	cin => \MyLCD|LUT_INDEX[4]~15\,
	combout => \MyLCD|LUT_INDEX[5]~16_combout\);

-- Location: LCFF_X37_Y18_N21
\MyLCD|LUT_INDEX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_INDEX[5]~16_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \MyLCD|LessThan1~1_combout\,
	ena => \MyLCD|mLCD_ST.000011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|LUT_INDEX\(5));

-- Location: LCFF_X37_Y18_N13
\MyLCD|LUT_INDEX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_INDEX[1]~8_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \MyLCD|LessThan1~1_combout\,
	ena => \MyLCD|mLCD_ST.000011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|LUT_INDEX\(1));

-- Location: LCCOMB_X36_Y19_N24
\MyLCD|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~2_combout\ = (!\MyLCD|LUT_INDEX\(1) & !\MyLCD|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|Mux2~2_combout\);

-- Location: LCCOMB_X38_Y21_N4
\MyLCD|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan1~1_combout\ = (\MyLCD|LUT_INDEX\(5) & (((\MyLCD|LUT_INDEX\(2) & !\MyLCD|Mux2~2_combout\)) # (!\MyLCD|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(2),
	datab => \MyLCD|LessThan1~0_combout\,
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|Mux2~2_combout\,
	combout => \MyLCD|LessThan1~1_combout\);

-- Location: LCFF_X37_Y18_N11
\MyLCD|LUT_INDEX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_INDEX[0]~6_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \MyLCD|LessThan1~1_combout\,
	ena => \MyLCD|mLCD_ST.000011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|LUT_INDEX\(0));

-- Location: LCCOMB_X36_Y21_N16
\MyLCD|mLCD_DATA[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~6_combout\ = (\MyLCD|LUT_INDEX\(4) & ((\MyLCD|LUT_INDEX\(3)) # (\MyLCD|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|LUT_INDEX\(0),
	datad => \MyLCD|LUT_INDEX\(4),
	combout => \MyLCD|mLCD_DATA[0]~6_combout\);

-- Location: LCCOMB_X36_Y24_N14
\MyLCD|Add19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add19~0_combout\ = (\MyLCD|LessThan19~0_combout\ & (\myReg|register[7][4]~regout\ $ (VCC))) # (!\MyLCD|LessThan19~0_combout\ & (\myReg|register[7][4]~regout\ & VCC))
-- \MyLCD|Add19~1\ = CARRY((\MyLCD|LessThan19~0_combout\ & \myReg|register[7][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan19~0_combout\,
	datab => \myReg|register[7][4]~regout\,
	datad => VCC,
	combout => \MyLCD|Add19~0_combout\,
	cout => \MyLCD|Add19~1\);

-- Location: LCCOMB_X35_Y25_N8
\MyLCD|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add8~0_combout\ = (\MyLCD|LessThan8~0_combout\ & (\myReg|register[3][4]~regout\ $ (VCC))) # (!\MyLCD|LessThan8~0_combout\ & (\myReg|register[3][4]~regout\ & VCC))
-- \MyLCD|Add8~1\ = CARRY((\MyLCD|LessThan8~0_combout\ & \myReg|register[3][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan8~0_combout\,
	datab => \myReg|register[3][4]~regout\,
	datad => VCC,
	combout => \MyLCD|Add8~0_combout\,
	cout => \MyLCD|Add8~1\);

-- Location: LCCOMB_X36_Y21_N2
\MyLCD|mLCD_DATA[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~7_combout\ = (\MyLCD|LUT_INDEX\(3)) # (!\MyLCD|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(4),
	combout => \MyLCD|mLCD_DATA[0]~7_combout\);

-- Location: LCCOMB_X36_Y21_N28
\MyLCD|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~2_combout\ = (\MyLCD|mLCD_DATA[0]~6_combout\ & (((\MyLCD|mLCD_DATA[0]~7_combout\)))) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & ((\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|Add8~0_combout\))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & 
-- (\MyLCD|Add13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add13~0_combout\,
	datab => \MyLCD|Add8~0_combout\,
	datac => \MyLCD|mLCD_DATA[0]~6_combout\,
	datad => \MyLCD|mLCD_DATA[0]~7_combout\,
	combout => \MyLCD|Mux6~2_combout\);

-- Location: LCCOMB_X35_Y17_N0
\MyLCD|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~3_combout\ = (\MyLCD|mLCD_DATA[0]~6_combout\ & ((\MyLCD|Mux6~2_combout\ & ((\MyLCD|Add19~0_combout\))) # (!\MyLCD|Mux6~2_combout\ & (\MyLCD|Add14~0_combout\)))) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & (((\MyLCD|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add14~0_combout\,
	datab => \MyLCD|mLCD_DATA[0]~6_combout\,
	datac => \MyLCD|Add19~0_combout\,
	datad => \MyLCD|Mux6~2_combout\,
	combout => \MyLCD|Mux6~3_combout\);

-- Location: LCCOMB_X36_Y19_N6
\MyLCD|mLCD_DATA[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~5_combout\ = (\MyLCD|LUT_INDEX\(1)) # ((\MyLCD|LUT_INDEX\(4) & !\MyLCD|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|mLCD_DATA[0]~5_combout\);

-- Location: LCCOMB_X35_Y19_N4
\MyLCD|LessThan7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan7~0_combout\ = (\myReg|register[2][3]~regout\ & ((\myReg|register[2][2]~regout\) # (\myReg|register[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[2][2]~regout\,
	datac => \myReg|register[2][1]~regout\,
	datad => \myReg|register[2][3]~regout\,
	combout => \MyLCD|LessThan7~0_combout\);

-- Location: LCCOMB_X36_Y19_N10
\MyLCD|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add7~0_combout\ = (\myReg|register[2][0]~regout\ & (\MyLCD|LessThan7~0_combout\ $ (VCC))) # (!\myReg|register[2][0]~regout\ & (\MyLCD|LessThan7~0_combout\ & VCC))
-- \MyLCD|Add7~1\ = CARRY((\myReg|register[2][0]~regout\ & \MyLCD|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][0]~regout\,
	datab => \MyLCD|LessThan7~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add7~0_combout\,
	cout => \MyLCD|Add7~1\);

-- Location: LCFF_X33_Y18_N9
\myReg|register[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][2]~regout\);

-- Location: LCCOMB_X34_Y17_N28
\MyLCD|LessThan18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan18~0_combout\ = (\myReg|register[6][3]~regout\ & ((\myReg|register[6][1]~regout\) # (\myReg|register[6][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][1]~regout\,
	datab => \myReg|register[6][3]~regout\,
	datad => \myReg|register[6][2]~regout\,
	combout => \MyLCD|LessThan18~0_combout\);

-- Location: LCCOMB_X35_Y17_N8
\MyLCD|Add18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add18~0_combout\ = (\myReg|register[6][0]~regout\ & (\MyLCD|LessThan18~0_combout\ $ (VCC))) # (!\myReg|register[6][0]~regout\ & (\MyLCD|LessThan18~0_combout\ & VCC))
-- \MyLCD|Add18~1\ = CARRY((\myReg|register[6][0]~regout\ & \MyLCD|LessThan18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][0]~regout\,
	datab => \MyLCD|LessThan18~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add18~0_combout\,
	cout => \MyLCD|Add18~1\);

-- Location: LCCOMB_X34_Y17_N22
\MyLCD|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~0_combout\ = (\MyLCD|LUT_INDEX\(4) & (\MyLCD|Add18~0_combout\ & \MyLCD|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|Add18~0_combout\,
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|Mux6~0_combout\);

-- Location: LCCOMB_X34_Y17_N14
\MyLCD|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~1_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & (((!\MyLCD|Mux2~2_combout\)))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & ((\MyLCD|Mux2~2_combout\ & (\MyLCD|Add7~0_combout\)) # (!\MyLCD|Mux2~2_combout\ & ((\MyLCD|Mux6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~5_combout\,
	datab => \MyLCD|Add7~0_combout\,
	datac => \MyLCD|Mux2~2_combout\,
	datad => \MyLCD|Mux6~0_combout\,
	combout => \MyLCD|Mux6~1_combout\);

-- Location: LCCOMB_X35_Y17_N18
\MyLCD|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~4_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & ((\MyLCD|Mux6~1_combout\ & ((\MyLCD|Mux6~3_combout\))) # (!\MyLCD|Mux6~1_combout\ & (\MyLCD|Add17~0_combout\)))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & (((\MyLCD|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add17~0_combout\,
	datab => \MyLCD|Mux6~3_combout\,
	datac => \MyLCD|mLCD_DATA[0]~5_combout\,
	datad => \MyLCD|Mux6~1_combout\,
	combout => \MyLCD|Mux6~4_combout\);

-- Location: LCCOMB_X38_Y18_N4
\MyLCD|mLCD_DATA[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~0_combout\ = (\MyLCD|mLCD_DATA[0]~8_combout\ & (\MyLCD|Add9~0_combout\)) # (!\MyLCD|mLCD_DATA[0]~8_combout\ & ((\MyLCD|Mux6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~8_combout\,
	datab => \MyLCD|Add9~0_combout\,
	datad => \MyLCD|Mux6~4_combout\,
	combout => \MyLCD|mLCD_DATA[0]~0_combout\);

-- Location: LCCOMB_X38_Y21_N28
\MyLCD|mLCD_DATA[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~9_combout\ = (!\MyLCD|LUT_INDEX\(2) & (!\MyLCD|LUT_INDEX\(3) & !\MyLCD|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(4),
	combout => \MyLCD|mLCD_DATA[0]~9_combout\);

-- Location: LCCOMB_X38_Y21_N22
\MyLCD|mLCD_DATA[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~10_combout\ = (\MyLCD|LUT_INDEX\(5) & ((\MyLCD|LUT_INDEX\(0)) # ((!\MyLCD|mLCD_DATA[0]~9_combout\) # (!\MyLCD|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|mLCD_DATA[0]~9_combout\,
	combout => \MyLCD|mLCD_DATA[0]~10_combout\);

-- Location: LCCOMB_X36_Y17_N8
\my_data_memory|register[255][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[255][0]~feeder_combout\ = \myReg|Mux15~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux15~combout\,
	combout => \my_data_memory|register[255][0]~feeder_combout\);

-- Location: LCFF_X36_Y17_N9
\my_data_memory|register[255][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[255][0]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][0]~regout\);

-- Location: LCCOMB_X44_Y18_N0
\my_parall_out|DataOut[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_parall_out|DataOut[7]~0_combout\ = (\KEY~combout\(2) & (\my_data_memory|Decoder0~73_combout\ & (\my_parall_in|Equal0~0_combout\ & \myULA|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(2),
	datab => \my_data_memory|Decoder0~73_combout\,
	datac => \my_parall_in|Equal0~0_combout\,
	datad => \myULA|Add0~40_combout\,
	combout => \my_parall_out|DataOut[7]~0_combout\);

-- Location: LCFF_X44_Y18_N23
\my_parall_out|DataOut[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \my_data_memory|register[255][0]~regout\,
	sload => VCC,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(0));

-- Location: LCCOMB_X44_Y18_N22
\MyLCD|Add22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add22~0_combout\ = (\MyLCD|LessThan22~0_combout\ & (\my_parall_out|DataOut\(0) $ (VCC))) # (!\MyLCD|LessThan22~0_combout\ & (\my_parall_out|DataOut\(0) & VCC))
-- \MyLCD|Add22~1\ = CARRY((\MyLCD|LessThan22~0_combout\ & \my_parall_out|DataOut\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan22~0_combout\,
	datab => \my_parall_out|DataOut\(0),
	datad => VCC,
	combout => \MyLCD|Add22~0_combout\,
	cout => \MyLCD|Add22~1\);

-- Location: LCCOMB_X38_Y21_N24
\MyLCD|mLCD_DATA[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~11_combout\ = (\MyLCD|LUT_INDEX\(1) & (\MyLCD|LUT_INDEX\(5) & \MyLCD|mLCD_DATA[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|mLCD_DATA[0]~9_combout\,
	combout => \MyLCD|mLCD_DATA[0]~11_combout\);

-- Location: LCCOMB_X35_Y21_N18
\MyLCD|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add4~0_combout\ = (\MyLCD|LessThan4~0_combout\ & (\myReg|register[1][4]~regout\ $ (VCC))) # (!\MyLCD|LessThan4~0_combout\ & (\myReg|register[1][4]~regout\ & VCC))
-- \MyLCD|Add4~1\ = CARRY((\MyLCD|LessThan4~0_combout\ & \myReg|register[1][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan4~0_combout\,
	datab => \myReg|register[1][4]~regout\,
	datad => VCC,
	combout => \MyLCD|Add4~0_combout\,
	cout => \MyLCD|Add4~1\);

-- Location: LCCOMB_X37_Y18_N4
\MyLCD|mLCD_DATA[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~12_combout\ = (\MyLCD|LUT_INDEX\(4)) # ((\MyLCD|LUT_INDEX\(0) & (\MyLCD|LUT_INDEX\(3) & !\MyLCD|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|LUT_INDEX\(4),
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(1),
	combout => \MyLCD|mLCD_DATA[0]~12_combout\);

-- Location: LCCOMB_X37_Y22_N0
\MyLCD|LessThan6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan6~0_combout\ = (\myReg|register[2][7]~regout\ & ((\myReg|register[2][5]~regout\) # (\myReg|register[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][7]~regout\,
	datab => \myReg|register[2][5]~regout\,
	datad => \myReg|register[2][6]~regout\,
	combout => \MyLCD|LessThan6~0_combout\);

-- Location: LCCOMB_X37_Y22_N20
\MyLCD|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add6~0_combout\ = (\myReg|register[2][4]~regout\ & (\MyLCD|LessThan6~0_combout\ $ (VCC))) # (!\myReg|register[2][4]~regout\ & (\MyLCD|LessThan6~0_combout\ & VCC))
-- \MyLCD|Add6~1\ = CARRY((\myReg|register[2][4]~regout\ & \MyLCD|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][4]~regout\,
	datab => \MyLCD|LessThan6~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add6~0_combout\,
	cout => \MyLCD|Add6~1\);

-- Location: LCCOMB_X37_Y18_N30
\MyLCD|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~5_combout\ = (\MyLCD|LUT_INDEX\(0) & (\MyLCD|Add6~0_combout\ & (\MyLCD|LUT_INDEX\(3)))) # (!\MyLCD|LUT_INDEX\(0) & (((!\MyLCD|LUT_INDEX\(3) & \MyLCD|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|Add6~0_combout\,
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(1),
	combout => \MyLCD|Mux6~5_combout\);

-- Location: LCCOMB_X37_Y18_N22
\MyLCD|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~6_combout\ = (\MyLCD|mLCD_DATA[0]~13_combout\ & (((\MyLCD|mLCD_DATA[0]~12_combout\) # (\MyLCD|Mux6~5_combout\)))) # (!\MyLCD|mLCD_DATA[0]~13_combout\ & (\MyLCD|Add4~0_combout\ & (!\MyLCD|mLCD_DATA[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~13_combout\,
	datab => \MyLCD|Add4~0_combout\,
	datac => \MyLCD|mLCD_DATA[0]~12_combout\,
	datad => \MyLCD|Mux6~5_combout\,
	combout => \MyLCD|Mux6~6_combout\);

-- Location: LCCOMB_X34_Y18_N2
\MyLCD|Add16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add16~0_combout\ = (\MyLCD|LessThan16~0_combout\ & (\myReg|register[5][0]~regout\ $ (VCC))) # (!\MyLCD|LessThan16~0_combout\ & (\myReg|register[5][0]~regout\ & VCC))
-- \MyLCD|Add16~1\ = CARRY((\MyLCD|LessThan16~0_combout\ & \myReg|register[5][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan16~0_combout\,
	datab => \myReg|register[5][0]~regout\,
	datad => VCC,
	combout => \MyLCD|Add16~0_combout\,
	cout => \MyLCD|Add16~1\);

-- Location: LCCOMB_X36_Y18_N30
\MyLCD|LessThan10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan10~0_combout\ = (\my_program_counter|PC\(7) & ((\my_program_counter|PC\(5)) # (\my_program_counter|PC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(7),
	datac => \my_program_counter|PC\(5),
	datad => \my_program_counter|PC\(6),
	combout => \MyLCD|LessThan10~0_combout\);

-- Location: LCCOMB_X37_Y19_N6
\MyLCD|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add10~0_combout\ = (\my_program_counter|PC\(4) & (\MyLCD|LessThan10~0_combout\ $ (VCC))) # (!\my_program_counter|PC\(4) & (\MyLCD|LessThan10~0_combout\ & VCC))
-- \MyLCD|Add10~1\ = CARRY((\my_program_counter|PC\(4) & \MyLCD|LessThan10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(4),
	datab => \MyLCD|LessThan10~0_combout\,
	datad => VCC,
	combout => \MyLCD|Add10~0_combout\,
	cout => \MyLCD|Add10~1\);

-- Location: LCCOMB_X34_Y18_N24
\MyLCD|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~7_combout\ = (\MyLCD|LUT_INDEX\(1) & (((\MyLCD|LUT_INDEX\(3))))) # (!\MyLCD|LUT_INDEX\(1) & ((\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add15~0_combout\)) # (!\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Add10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add15~0_combout\,
	datab => \MyLCD|Add10~0_combout\,
	datac => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|Mux6~7_combout\);

-- Location: LCCOMB_X34_Y18_N30
\MyLCD|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~8_combout\ = (\MyLCD|Mux6~7_combout\ & (((\MyLCD|Add16~0_combout\) # (!\MyLCD|LUT_INDEX\(1))))) # (!\MyLCD|Mux6~7_combout\ & (\MyLCD|Add11~0_combout\ & ((\MyLCD|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add11~0_combout\,
	datab => \MyLCD|Add16~0_combout\,
	datac => \MyLCD|Mux6~7_combout\,
	datad => \MyLCD|LUT_INDEX\(1),
	combout => \MyLCD|Mux6~8_combout\);

-- Location: LCCOMB_X37_Y18_N24
\MyLCD|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~9_combout\ = (\MyLCD|Mux6~6_combout\ & (((\MyLCD|Mux6~8_combout\) # (!\MyLCD|mLCD_DATA[0]~12_combout\)))) # (!\MyLCD|Mux6~6_combout\ & (\MyLCD|Add5~0_combout\ & (\MyLCD|mLCD_DATA[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add5~0_combout\,
	datab => \MyLCD|Mux6~6_combout\,
	datac => \MyLCD|mLCD_DATA[0]~12_combout\,
	datad => \MyLCD|Mux6~8_combout\,
	combout => \MyLCD|Mux6~9_combout\);

-- Location: LCCOMB_X37_Y18_N2
\MyLCD|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~10_combout\ = (\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|Add21~0_combout\) # ((\MyLCD|mLCD_DATA[0]~10_combout\)))) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & (((\MyLCD|Mux6~9_combout\ & !\MyLCD|mLCD_DATA[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add21~0_combout\,
	datab => \MyLCD|mLCD_DATA[0]~11_combout\,
	datac => \MyLCD|Mux6~9_combout\,
	datad => \MyLCD|mLCD_DATA[0]~10_combout\,
	combout => \MyLCD|Mux6~10_combout\);

-- Location: LCCOMB_X37_Y18_N0
\MyLCD|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux6~11_combout\ = (\MyLCD|mLCD_DATA[0]~10_combout\ & ((\MyLCD|Mux6~10_combout\ & ((\MyLCD|Add22~0_combout\))) # (!\MyLCD|Mux6~10_combout\ & (\MyLCD|Add20~0_combout\)))) # (!\MyLCD|mLCD_DATA[0]~10_combout\ & (((\MyLCD|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add20~0_combout\,
	datab => \MyLCD|mLCD_DATA[0]~10_combout\,
	datac => \MyLCD|Add22~0_combout\,
	datad => \MyLCD|Mux6~10_combout\,
	combout => \MyLCD|Mux6~11_combout\);

-- Location: LCCOMB_X38_Y20_N16
\MyLCD|mLCD_DATA[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~19_combout\ = (\MyLCD|LUT_INDEX\(3) & (\MyLCD|LUT_INDEX\(1) & (\MyLCD|LUT_INDEX\(4) & !\MyLCD|LUT_INDEX\(0)))) # (!\MyLCD|LUT_INDEX\(3) & ((\MyLCD|LUT_INDEX\(1) & (!\MyLCD|LUT_INDEX\(4))) # (!\MyLCD|LUT_INDEX\(1) & 
-- ((!\MyLCD|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(4),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|mLCD_DATA[0]~19_combout\);

-- Location: LCCOMB_X38_Y18_N24
\MyLCD|mLCD_DATA[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~17_combout\ = (\MyLCD|LUT_INDEX\(5)) # (!\MyLCD|LUT_INDEX\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|LUT_INDEX\(2),
	combout => \MyLCD|mLCD_DATA[0]~17_combout\);

-- Location: LCCOMB_X38_Y18_N8
\MyLCD|mLCD_DATA[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~14_combout\ = (\MyLCD|LUT_INDEX\(5) & ((\MyLCD|LUT_INDEX\(0)) # (!\MyLCD|mLCD_DATA[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|mLCD_DATA[0]~9_combout\,
	combout => \MyLCD|mLCD_DATA[0]~14_combout\);

-- Location: LCCOMB_X37_Y19_N30
\MyLCD|mLCD_DATA[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~15_combout\ = \MyLCD|LUT_INDEX\(0) $ (\MyLCD|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|LUT_INDEX\(0),
	datad => \MyLCD|LUT_INDEX\(1),
	combout => \MyLCD|mLCD_DATA[0]~15_combout\);

-- Location: LCCOMB_X38_Y18_N26
\MyLCD|mLCD_DATA[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~16_combout\ = (\MyLCD|mLCD_DATA[0]~13_combout\ & (\MyLCD|mLCD_DATA[0]~12_combout\ & (!\MyLCD|mLCD_DATA[0]~15_combout\ & !\MyLCD|mLCD_DATA[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~13_combout\,
	datab => \MyLCD|mLCD_DATA[0]~12_combout\,
	datac => \MyLCD|mLCD_DATA[0]~15_combout\,
	datad => \MyLCD|mLCD_DATA[0]~10_combout\,
	combout => \MyLCD|mLCD_DATA[0]~16_combout\);

-- Location: LCCOMB_X38_Y18_N2
\MyLCD|mLCD_DATA[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~18_combout\ = (\MyLCD|mLCD_DATA[0]~17_combout\ & (!\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|mLCD_DATA[0]~14_combout\) # (\MyLCD|mLCD_DATA[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~17_combout\,
	datab => \MyLCD|mLCD_DATA[0]~14_combout\,
	datac => \MyLCD|mLCD_DATA[0]~11_combout\,
	datad => \MyLCD|mLCD_DATA[0]~16_combout\,
	combout => \MyLCD|mLCD_DATA[0]~18_combout\);

-- Location: LCCOMB_X38_Y18_N0
\MyLCD|mLCD_DATA[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~20_combout\ = (\MyLCD|mLCD_DATA[0]~18_combout\) # ((!\MyLCD|mLCD_DATA[0]~8_combout\ & (\MyLCD|mLCD_DATA[0]~19_combout\ & !\MyLCD|mLCD_DATA[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~8_combout\,
	datab => \MyLCD|mLCD_DATA[0]~19_combout\,
	datac => \MyLCD|mLCD_DATA[0]~17_combout\,
	datad => \MyLCD|mLCD_DATA[0]~18_combout\,
	combout => \MyLCD|mLCD_DATA[0]~20_combout\);

-- Location: LCCOMB_X25_Y22_N20
\MyLCD|mLCD_ST.000000~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_ST.000000~0_combout\ = !\MyLCD|mLCD_ST.000011~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|mLCD_ST.000011~regout\,
	combout => \MyLCD|mLCD_ST.000000~0_combout\);

-- Location: LCFF_X25_Y22_N21
\MyLCD|mLCD_ST.000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mLCD_ST.000000~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_ST.000000~regout\);

-- Location: LCFF_X38_Y18_N5
\MyLCD|mLCD_DATA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mLCD_DATA[0]~0_combout\,
	sdata => \MyLCD|Mux6~11_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|mLCD_DATA[0]~20_combout\,
	sload => \MyLCD|mLCD_DATA[0]~17_combout\,
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(0));

-- Location: LCCOMB_X38_Y20_N30
\MyLCD|mLCD_DATA[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~8_combout\ = (\MyLCD|LUT_INDEX\(3) & (\MyLCD|LUT_INDEX\(1) & (!\MyLCD|LUT_INDEX\(4) & \MyLCD|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(4),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|mLCD_DATA[0]~8_combout\);

-- Location: LCFF_X36_Y21_N9
\myReg|register[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[6][7]~regout\);

-- Location: LCCOMB_X36_Y21_N20
\MyLCD|LessThan17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan17~0_combout\ = (\myReg|register[6][7]~regout\ & ((\myReg|register[6][6]~regout\) # (\myReg|register[6][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][6]~regout\,
	datab => \myReg|register[6][7]~regout\,
	datad => \myReg|register[6][5]~regout\,
	combout => \MyLCD|LessThan17~0_combout\);

-- Location: LCFF_X35_Y22_N5
\myReg|register[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[5]~181_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[3][5]~regout\);

-- Location: LCCOMB_X35_Y25_N10
\MyLCD|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add8~2_combout\ = (\MyLCD|LessThan8~0_combout\ & ((\myReg|register[3][5]~regout\ & (\MyLCD|Add8~1\ & VCC)) # (!\myReg|register[3][5]~regout\ & (!\MyLCD|Add8~1\)))) # (!\MyLCD|LessThan8~0_combout\ & ((\myReg|register[3][5]~regout\ & 
-- (!\MyLCD|Add8~1\)) # (!\myReg|register[3][5]~regout\ & ((\MyLCD|Add8~1\) # (GND)))))
-- \MyLCD|Add8~3\ = CARRY((\MyLCD|LessThan8~0_combout\ & (!\myReg|register[3][5]~regout\ & !\MyLCD|Add8~1\)) # (!\MyLCD|LessThan8~0_combout\ & ((!\MyLCD|Add8~1\) # (!\myReg|register[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan8~0_combout\,
	datab => \myReg|register[3][5]~regout\,
	datad => VCC,
	cin => \MyLCD|Add8~1\,
	combout => \MyLCD|Add8~2_combout\,
	cout => \MyLCD|Add8~3\);

-- Location: LCFF_X36_Y24_N11
\myReg|register[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[6]~1380_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][6]~regout\);

-- Location: LCCOMB_X36_Y24_N10
\MyLCD|LessThan19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan19~0_combout\ = (\myReg|register[7][7]~regout\ & ((\myReg|register[7][5]~regout\) # (\myReg|register[7][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[7][5]~regout\,
	datac => \myReg|register[7][6]~regout\,
	datad => \myReg|register[7][7]~regout\,
	combout => \MyLCD|LessThan19~0_combout\);

-- Location: LCCOMB_X36_Y24_N16
\MyLCD|Add19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add19~2_combout\ = (\myReg|register[7][5]~regout\ & ((\MyLCD|LessThan19~0_combout\ & (\MyLCD|Add19~1\ & VCC)) # (!\MyLCD|LessThan19~0_combout\ & (!\MyLCD|Add19~1\)))) # (!\myReg|register[7][5]~regout\ & ((\MyLCD|LessThan19~0_combout\ & 
-- (!\MyLCD|Add19~1\)) # (!\MyLCD|LessThan19~0_combout\ & ((\MyLCD|Add19~1\) # (GND)))))
-- \MyLCD|Add19~3\ = CARRY((\myReg|register[7][5]~regout\ & (!\MyLCD|LessThan19~0_combout\ & !\MyLCD|Add19~1\)) # (!\myReg|register[7][5]~regout\ & ((!\MyLCD|Add19~1\) # (!\MyLCD|LessThan19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[7][5]~regout\,
	datab => \MyLCD|LessThan19~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add19~1\,
	combout => \MyLCD|Add19~2_combout\,
	cout => \MyLCD|Add19~3\);

-- Location: LCCOMB_X34_Y17_N16
\MyLCD|LessThan14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan14~0_combout\ = (\myReg|register[4][3]~regout\ & ((\myReg|register[4][1]~regout\) # (\myReg|register[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[4][3]~regout\,
	datab => \myReg|register[4][1]~regout\,
	datad => \myReg|register[4][2]~regout\,
	combout => \MyLCD|LessThan14~0_combout\);

-- Location: LCCOMB_X35_Y17_N22
\MyLCD|Add14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add14~2_combout\ = (\myReg|register[4][1]~regout\ & ((\MyLCD|LessThan14~0_combout\ & (\MyLCD|Add14~1\ & VCC)) # (!\MyLCD|LessThan14~0_combout\ & (!\MyLCD|Add14~1\)))) # (!\myReg|register[4][1]~regout\ & ((\MyLCD|LessThan14~0_combout\ & 
-- (!\MyLCD|Add14~1\)) # (!\MyLCD|LessThan14~0_combout\ & ((\MyLCD|Add14~1\) # (GND)))))
-- \MyLCD|Add14~3\ = CARRY((\myReg|register[4][1]~regout\ & (!\MyLCD|LessThan14~0_combout\ & !\MyLCD|Add14~1\)) # (!\myReg|register[4][1]~regout\ & ((!\MyLCD|Add14~1\) # (!\MyLCD|LessThan14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[4][1]~regout\,
	datab => \MyLCD|LessThan14~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add14~1\,
	combout => \MyLCD|Add14~2_combout\,
	cout => \MyLCD|Add14~3\);

-- Location: LCCOMB_X37_Y21_N20
\MyLCD|Add13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add13~2_combout\ = (\MyLCD|LessThan13~0_combout\ & ((\myReg|register[4][5]~regout\ & (\MyLCD|Add13~1\ & VCC)) # (!\myReg|register[4][5]~regout\ & (!\MyLCD|Add13~1\)))) # (!\MyLCD|LessThan13~0_combout\ & ((\myReg|register[4][5]~regout\ & 
-- (!\MyLCD|Add13~1\)) # (!\myReg|register[4][5]~regout\ & ((\MyLCD|Add13~1\) # (GND)))))
-- \MyLCD|Add13~3\ = CARRY((\MyLCD|LessThan13~0_combout\ & (!\myReg|register[4][5]~regout\ & !\MyLCD|Add13~1\)) # (!\MyLCD|LessThan13~0_combout\ & ((!\MyLCD|Add13~1\) # (!\myReg|register[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan13~0_combout\,
	datab => \myReg|register[4][5]~regout\,
	datad => VCC,
	cin => \MyLCD|Add13~1\,
	combout => \MyLCD|Add13~2_combout\,
	cout => \MyLCD|Add13~3\);

-- Location: LCCOMB_X37_Y21_N30
\MyLCD|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~2_combout\ = (\MyLCD|mLCD_DATA[0]~7_combout\ & (((\MyLCD|mLCD_DATA[0]~6_combout\)))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|mLCD_DATA[0]~6_combout\ & (\MyLCD|Add14~2_combout\)) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & 
-- ((\MyLCD|Add13~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~7_combout\,
	datab => \MyLCD|Add14~2_combout\,
	datac => \MyLCD|Add13~2_combout\,
	datad => \MyLCD|mLCD_DATA[0]~6_combout\,
	combout => \MyLCD|Mux5~2_combout\);

-- Location: LCCOMB_X37_Y21_N4
\MyLCD|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~3_combout\ = (\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|Mux5~2_combout\ & ((\MyLCD|Add19~2_combout\))) # (!\MyLCD|Mux5~2_combout\ & (\MyLCD|Add8~2_combout\)))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & (((\MyLCD|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~7_combout\,
	datab => \MyLCD|Add8~2_combout\,
	datac => \MyLCD|Add19~2_combout\,
	datad => \MyLCD|Mux5~2_combout\,
	combout => \MyLCD|Mux5~3_combout\);

-- Location: LCCOMB_X35_Y17_N10
\MyLCD|Add18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add18~2_combout\ = (\myReg|register[6][1]~regout\ & ((\MyLCD|LessThan18~0_combout\ & (\MyLCD|Add18~1\ & VCC)) # (!\MyLCD|LessThan18~0_combout\ & (!\MyLCD|Add18~1\)))) # (!\myReg|register[6][1]~regout\ & ((\MyLCD|LessThan18~0_combout\ & 
-- (!\MyLCD|Add18~1\)) # (!\MyLCD|LessThan18~0_combout\ & ((\MyLCD|Add18~1\) # (GND)))))
-- \MyLCD|Add18~3\ = CARRY((\myReg|register[6][1]~regout\ & (!\MyLCD|LessThan18~0_combout\ & !\MyLCD|Add18~1\)) # (!\myReg|register[6][1]~regout\ & ((!\MyLCD|Add18~1\) # (!\MyLCD|LessThan18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[6][1]~regout\,
	datab => \MyLCD|LessThan18~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add18~1\,
	combout => \MyLCD|Add18~2_combout\,
	cout => \MyLCD|Add18~3\);

-- Location: LCCOMB_X34_Y17_N4
\MyLCD|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~0_combout\ = (\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add18~2_combout\ & \MyLCD|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|Add18~2_combout\,
	datad => \MyLCD|LUT_INDEX\(4),
	combout => \MyLCD|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y17_N30
\MyLCD|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~1_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & (((!\MyLCD|Mux2~2_combout\)))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & ((\MyLCD|Mux2~2_combout\ & (\MyLCD|Add7~2_combout\)) # (!\MyLCD|Mux2~2_combout\ & ((\MyLCD|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add7~2_combout\,
	datab => \MyLCD|Mux5~0_combout\,
	datac => \MyLCD|mLCD_DATA[0]~5_combout\,
	datad => \MyLCD|Mux2~2_combout\,
	combout => \MyLCD|Mux5~1_combout\);

-- Location: LCCOMB_X38_Y21_N18
\MyLCD|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~4_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & ((\MyLCD|Mux5~1_combout\ & ((\MyLCD|Mux5~3_combout\))) # (!\MyLCD|Mux5~1_combout\ & (\MyLCD|Add17~2_combout\)))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & (((\MyLCD|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~5_combout\,
	datab => \MyLCD|Add17~2_combout\,
	datac => \MyLCD|Mux5~3_combout\,
	datad => \MyLCD|Mux5~1_combout\,
	combout => \MyLCD|Mux5~4_combout\);

-- Location: LCCOMB_X38_Y21_N20
\MyLCD|mLCD_DATA[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[1]~1_combout\ = (\MyLCD|mLCD_DATA[0]~8_combout\ & (\MyLCD|Add9~2_combout\)) # (!\MyLCD|mLCD_DATA[0]~8_combout\ & ((\MyLCD|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add9~2_combout\,
	datab => \MyLCD|mLCD_DATA[0]~8_combout\,
	datad => \MyLCD|Mux5~4_combout\,
	combout => \MyLCD|mLCD_DATA[1]~1_combout\);

-- Location: LCFF_X35_Y19_N15
\my_data_memory|register[255][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \myReg|Mux14~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][1]~regout\);

-- Location: LCFF_X44_Y18_N27
\my_parall_out|DataOut[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \my_data_memory|register[255][1]~regout\,
	sload => VCC,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(1));

-- Location: LCCOMB_X44_Y18_N24
\MyLCD|Add22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add22~2_combout\ = (\MyLCD|LessThan22~0_combout\ & ((\my_parall_out|DataOut\(1) & (\MyLCD|Add22~1\ & VCC)) # (!\my_parall_out|DataOut\(1) & (!\MyLCD|Add22~1\)))) # (!\MyLCD|LessThan22~0_combout\ & ((\my_parall_out|DataOut\(1) & (!\MyLCD|Add22~1\)) 
-- # (!\my_parall_out|DataOut\(1) & ((\MyLCD|Add22~1\) # (GND)))))
-- \MyLCD|Add22~3\ = CARRY((\MyLCD|LessThan22~0_combout\ & (!\my_parall_out|DataOut\(1) & !\MyLCD|Add22~1\)) # (!\MyLCD|LessThan22~0_combout\ & ((!\MyLCD|Add22~1\) # (!\my_parall_out|DataOut\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan22~0_combout\,
	datab => \my_parall_out|DataOut\(1),
	datad => VCC,
	cin => \MyLCD|Add22~1\,
	combout => \MyLCD|Add22~2_combout\,
	cout => \MyLCD|Add22~3\);

-- Location: LCCOMB_X44_Y18_N8
\my_parall_out|DataOut[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_parall_out|DataOut[6]~feeder_combout\ = \my_data_memory|register[255][6]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_data_memory|register[255][6]~regout\,
	combout => \my_parall_out|DataOut[6]~feeder_combout\);

-- Location: LCFF_X44_Y18_N9
\my_parall_out|DataOut[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_parall_out|DataOut[6]~feeder_combout\,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(6));

-- Location: LCFF_X35_Y19_N13
\my_data_memory|register[255][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \myReg|Mux10~combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][5]~regout\);

-- Location: LCFF_X44_Y18_N29
\my_parall_out|DataOut[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \my_data_memory|register[255][5]~regout\,
	sload => VCC,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(5));

-- Location: LCCOMB_X44_Y18_N2
\MyLCD|LessThan21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan21~0_combout\ = (\my_parall_out|DataOut\(7) & ((\my_parall_out|DataOut\(6)) # (\my_parall_out|DataOut\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_out|DataOut\(7),
	datab => \my_parall_out|DataOut\(6),
	datad => \my_parall_out|DataOut\(5),
	combout => \MyLCD|LessThan21~0_combout\);

-- Location: LCCOMB_X44_Y18_N12
\MyLCD|Add21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add21~2_combout\ = (\my_parall_out|DataOut\(5) & ((\MyLCD|LessThan21~0_combout\ & (\MyLCD|Add21~1\ & VCC)) # (!\MyLCD|LessThan21~0_combout\ & (!\MyLCD|Add21~1\)))) # (!\my_parall_out|DataOut\(5) & ((\MyLCD|LessThan21~0_combout\ & 
-- (!\MyLCD|Add21~1\)) # (!\MyLCD|LessThan21~0_combout\ & ((\MyLCD|Add21~1\) # (GND)))))
-- \MyLCD|Add21~3\ = CARRY((\my_parall_out|DataOut\(5) & (!\MyLCD|LessThan21~0_combout\ & !\MyLCD|Add21~1\)) # (!\my_parall_out|DataOut\(5) & ((!\MyLCD|Add21~1\) # (!\MyLCD|LessThan21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_out|DataOut\(5),
	datab => \MyLCD|LessThan21~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add21~1\,
	combout => \MyLCD|Add21~2_combout\,
	cout => \MyLCD|Add21~3\);

-- Location: LCFF_X34_Y19_N17
\myReg|register[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[1]~867_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][1]~regout\);

-- Location: LCCOMB_X33_Y18_N18
\MyLCD|Add20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add20~2_combout\ = (\MyLCD|LessThan20~0_combout\ & ((\myReg|register[7][1]~regout\ & (\MyLCD|Add20~1\ & VCC)) # (!\myReg|register[7][1]~regout\ & (!\MyLCD|Add20~1\)))) # (!\MyLCD|LessThan20~0_combout\ & ((\myReg|register[7][1]~regout\ & 
-- (!\MyLCD|Add20~1\)) # (!\myReg|register[7][1]~regout\ & ((\MyLCD|Add20~1\) # (GND)))))
-- \MyLCD|Add20~3\ = CARRY((\MyLCD|LessThan20~0_combout\ & (!\myReg|register[7][1]~regout\ & !\MyLCD|Add20~1\)) # (!\MyLCD|LessThan20~0_combout\ & ((!\MyLCD|Add20~1\) # (!\myReg|register[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan20~0_combout\,
	datab => \myReg|register[7][1]~regout\,
	datad => VCC,
	cin => \MyLCD|Add20~1\,
	combout => \MyLCD|Add20~2_combout\,
	cout => \MyLCD|Add20~3\);

-- Location: LCCOMB_X34_Y18_N22
\MyLCD|LessThan5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan5~0_combout\ = (\myReg|register[1][3]~regout\ & ((\myReg|register[1][1]~regout\) # (\myReg|register[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[1][1]~regout\,
	datac => \myReg|register[1][2]~regout\,
	datad => \myReg|register[1][3]~regout\,
	combout => \MyLCD|LessThan5~0_combout\);

-- Location: LCCOMB_X35_Y19_N20
\MyLCD|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add5~2_combout\ = (\myReg|register[1][1]~regout\ & ((\MyLCD|LessThan5~0_combout\ & (\MyLCD|Add5~1\ & VCC)) # (!\MyLCD|LessThan5~0_combout\ & (!\MyLCD|Add5~1\)))) # (!\myReg|register[1][1]~regout\ & ((\MyLCD|LessThan5~0_combout\ & (!\MyLCD|Add5~1\)) 
-- # (!\MyLCD|LessThan5~0_combout\ & ((\MyLCD|Add5~1\) # (GND)))))
-- \MyLCD|Add5~3\ = CARRY((\myReg|register[1][1]~regout\ & (!\MyLCD|LessThan5~0_combout\ & !\MyLCD|Add5~1\)) # (!\myReg|register[1][1]~regout\ & ((!\MyLCD|Add5~1\) # (!\MyLCD|LessThan5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][1]~regout\,
	datab => \MyLCD|LessThan5~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add5~1\,
	combout => \MyLCD|Add5~2_combout\,
	cout => \MyLCD|Add5~3\);

-- Location: LCCOMB_X37_Y18_N8
\MyLCD|mLCD_DATA[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~13_combout\ = (\MyLCD|LUT_INDEX\(4)) # ((\MyLCD|LUT_INDEX\(1)) # (!\MyLCD|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(4),
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(1),
	combout => \MyLCD|mLCD_DATA[0]~13_combout\);

-- Location: LCCOMB_X35_Y21_N30
\MyLCD|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~6_combout\ = (\MyLCD|mLCD_DATA[0]~12_combout\ & (((\MyLCD|Add5~2_combout\) # (\MyLCD|mLCD_DATA[0]~13_combout\)))) # (!\MyLCD|mLCD_DATA[0]~12_combout\ & (\MyLCD|Add4~2_combout\ & ((!\MyLCD|mLCD_DATA[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add4~2_combout\,
	datab => \MyLCD|Add5~2_combout\,
	datac => \MyLCD|mLCD_DATA[0]~12_combout\,
	datad => \MyLCD|mLCD_DATA[0]~13_combout\,
	combout => \MyLCD|Mux5~6_combout\);

-- Location: LCCOMB_X37_Y22_N22
\MyLCD|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add6~2_combout\ = (\myReg|register[2][5]~regout\ & ((\MyLCD|LessThan6~0_combout\ & (\MyLCD|Add6~1\ & VCC)) # (!\MyLCD|LessThan6~0_combout\ & (!\MyLCD|Add6~1\)))) # (!\myReg|register[2][5]~regout\ & ((\MyLCD|LessThan6~0_combout\ & (!\MyLCD|Add6~1\)) 
-- # (!\MyLCD|LessThan6~0_combout\ & ((\MyLCD|Add6~1\) # (GND)))))
-- \MyLCD|Add6~3\ = CARRY((\myReg|register[2][5]~regout\ & (!\MyLCD|LessThan6~0_combout\ & !\MyLCD|Add6~1\)) # (!\myReg|register[2][5]~regout\ & ((!\MyLCD|Add6~1\) # (!\MyLCD|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][5]~regout\,
	datab => \MyLCD|LessThan6~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add6~1\,
	combout => \MyLCD|Add6~2_combout\,
	cout => \MyLCD|Add6~3\);

-- Location: LCCOMB_X36_Y22_N28
\MyLCD|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~5_combout\ = (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Add6~2_combout\))) # (!\MyLCD|LUT_INDEX\(3) & (\MyLCD|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|Add6~2_combout\,
	datac => \MyLCD|LUT_INDEX\(0),
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|Mux5~5_combout\);

-- Location: LCCOMB_X34_Y18_N4
\MyLCD|Add16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add16~2_combout\ = (\MyLCD|LessThan16~0_combout\ & ((\myReg|register[5][1]~regout\ & (\MyLCD|Add16~1\ & VCC)) # (!\myReg|register[5][1]~regout\ & (!\MyLCD|Add16~1\)))) # (!\MyLCD|LessThan16~0_combout\ & ((\myReg|register[5][1]~regout\ & 
-- (!\MyLCD|Add16~1\)) # (!\myReg|register[5][1]~regout\ & ((\MyLCD|Add16~1\) # (GND)))))
-- \MyLCD|Add16~3\ = CARRY((\MyLCD|LessThan16~0_combout\ & (!\myReg|register[5][1]~regout\ & !\MyLCD|Add16~1\)) # (!\MyLCD|LessThan16~0_combout\ & ((!\MyLCD|Add16~1\) # (!\myReg|register[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan16~0_combout\,
	datab => \myReg|register[5][1]~regout\,
	datad => VCC,
	cin => \MyLCD|Add16~1\,
	combout => \MyLCD|Add16~2_combout\,
	cout => \MyLCD|Add16~3\);

-- Location: LCCOMB_X37_Y19_N8
\MyLCD|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add10~2_combout\ = (\my_program_counter|PC\(5) & ((\MyLCD|LessThan10~0_combout\ & (\MyLCD|Add10~1\ & VCC)) # (!\MyLCD|LessThan10~0_combout\ & (!\MyLCD|Add10~1\)))) # (!\my_program_counter|PC\(5) & ((\MyLCD|LessThan10~0_combout\ & 
-- (!\MyLCD|Add10~1\)) # (!\MyLCD|LessThan10~0_combout\ & ((\MyLCD|Add10~1\) # (GND)))))
-- \MyLCD|Add10~3\ = CARRY((\my_program_counter|PC\(5) & (!\MyLCD|LessThan10~0_combout\ & !\MyLCD|Add10~1\)) # (!\my_program_counter|PC\(5) & ((!\MyLCD|Add10~1\) # (!\MyLCD|LessThan10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(5),
	datab => \MyLCD|LessThan10~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add10~1\,
	combout => \MyLCD|Add10~2_combout\,
	cout => \MyLCD|Add10~3\);

-- Location: LCFF_X36_Y22_N21
\myReg|register[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[5]~181_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][5]~regout\);

-- Location: LCCOMB_X36_Y22_N4
\MyLCD|Add15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add15~2_combout\ = (\MyLCD|LessThan15~0_combout\ & ((\myReg|register[5][5]~regout\ & (\MyLCD|Add15~1\ & VCC)) # (!\myReg|register[5][5]~regout\ & (!\MyLCD|Add15~1\)))) # (!\MyLCD|LessThan15~0_combout\ & ((\myReg|register[5][5]~regout\ & 
-- (!\MyLCD|Add15~1\)) # (!\myReg|register[5][5]~regout\ & ((\MyLCD|Add15~1\) # (GND)))))
-- \MyLCD|Add15~3\ = CARRY((\MyLCD|LessThan15~0_combout\ & (!\myReg|register[5][5]~regout\ & !\MyLCD|Add15~1\)) # (!\MyLCD|LessThan15~0_combout\ & ((!\MyLCD|Add15~1\) # (!\myReg|register[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan15~0_combout\,
	datab => \myReg|register[5][5]~regout\,
	datad => VCC,
	cin => \MyLCD|Add15~1\,
	combout => \MyLCD|Add15~2_combout\,
	cout => \MyLCD|Add15~3\);

-- Location: LCCOMB_X34_Y18_N20
\MyLCD|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~7_combout\ = (\MyLCD|LUT_INDEX\(1) & (\MyLCD|LUT_INDEX\(3))) # (!\MyLCD|LUT_INDEX\(1) & ((\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Add15~2_combout\))) # (!\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|LUT_INDEX\(3),
	datac => \MyLCD|Add10~2_combout\,
	datad => \MyLCD|Add15~2_combout\,
	combout => \MyLCD|Mux5~7_combout\);

-- Location: LCCOMB_X36_Y18_N0
\MyLCD|LessThan11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LessThan11~0_combout\ = (\my_program_counter|PC\(3) & ((\my_program_counter|PC\(1)) # (\my_program_counter|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(1),
	datac => \my_program_counter|PC\(2),
	datad => \my_program_counter|PC\(3),
	combout => \MyLCD|LessThan11~0_combout\);

-- Location: LCCOMB_X36_Y18_N4
\MyLCD|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add11~2_combout\ = (\my_program_counter|PC\(1) & ((\MyLCD|LessThan11~0_combout\ & (\MyLCD|Add11~1\ & VCC)) # (!\MyLCD|LessThan11~0_combout\ & (!\MyLCD|Add11~1\)))) # (!\my_program_counter|PC\(1) & ((\MyLCD|LessThan11~0_combout\ & 
-- (!\MyLCD|Add11~1\)) # (!\MyLCD|LessThan11~0_combout\ & ((\MyLCD|Add11~1\) # (GND)))))
-- \MyLCD|Add11~3\ = CARRY((\my_program_counter|PC\(1) & (!\MyLCD|LessThan11~0_combout\ & !\MyLCD|Add11~1\)) # (!\my_program_counter|PC\(1) & ((!\MyLCD|Add11~1\) # (!\MyLCD|LessThan11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(1),
	datab => \MyLCD|LessThan11~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add11~1\,
	combout => \MyLCD|Add11~2_combout\,
	cout => \MyLCD|Add11~3\);

-- Location: LCCOMB_X34_Y18_N14
\MyLCD|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~8_combout\ = (\MyLCD|LUT_INDEX\(1) & ((\MyLCD|Mux5~7_combout\ & (\MyLCD|Add16~2_combout\)) # (!\MyLCD|Mux5~7_combout\ & ((\MyLCD|Add11~2_combout\))))) # (!\MyLCD|LUT_INDEX\(1) & (((\MyLCD|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|Add16~2_combout\,
	datac => \MyLCD|Mux5~7_combout\,
	datad => \MyLCD|Add11~2_combout\,
	combout => \MyLCD|Mux5~8_combout\);

-- Location: LCCOMB_X35_Y21_N4
\MyLCD|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~9_combout\ = (\MyLCD|mLCD_DATA[0]~13_combout\ & ((\MyLCD|Mux5~6_combout\ & ((\MyLCD|Mux5~8_combout\))) # (!\MyLCD|Mux5~6_combout\ & (\MyLCD|Mux5~5_combout\)))) # (!\MyLCD|mLCD_DATA[0]~13_combout\ & (\MyLCD|Mux5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~13_combout\,
	datab => \MyLCD|Mux5~6_combout\,
	datac => \MyLCD|Mux5~5_combout\,
	datad => \MyLCD|Mux5~8_combout\,
	combout => \MyLCD|Mux5~9_combout\);

-- Location: LCCOMB_X38_Y21_N12
\MyLCD|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~10_combout\ = (\MyLCD|mLCD_DATA[0]~11_combout\ & (\MyLCD|mLCD_DATA[0]~10_combout\)) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|mLCD_DATA[0]~10_combout\ & (\MyLCD|Add20~2_combout\)) # (!\MyLCD|mLCD_DATA[0]~10_combout\ & 
-- ((\MyLCD|Mux5~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~11_combout\,
	datab => \MyLCD|mLCD_DATA[0]~10_combout\,
	datac => \MyLCD|Add20~2_combout\,
	datad => \MyLCD|Mux5~9_combout\,
	combout => \MyLCD|Mux5~10_combout\);

-- Location: LCCOMB_X38_Y21_N30
\MyLCD|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux5~11_combout\ = (\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|Mux5~10_combout\ & (\MyLCD|Add22~2_combout\)) # (!\MyLCD|Mux5~10_combout\ & ((\MyLCD|Add21~2_combout\))))) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & (((\MyLCD|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~11_combout\,
	datab => \MyLCD|Add22~2_combout\,
	datac => \MyLCD|Add21~2_combout\,
	datad => \MyLCD|Mux5~10_combout\,
	combout => \MyLCD|Mux5~11_combout\);

-- Location: LCFF_X38_Y21_N21
\MyLCD|mLCD_DATA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mLCD_DATA[1]~1_combout\,
	sdata => \MyLCD|Mux5~11_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|mLCD_DATA[0]~20_combout\,
	sload => \MyLCD|mLCD_DATA[0]~17_combout\,
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(1));

-- Location: LCCOMB_X33_Y21_N24
\MyLCD|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add9~4_combout\ = ((\myReg|register[3][2]~regout\ $ (\MyLCD|LessThan9~0_combout\ $ (!\MyLCD|Add9~3\)))) # (GND)
-- \MyLCD|Add9~5\ = CARRY((\myReg|register[3][2]~regout\ & ((\MyLCD|LessThan9~0_combout\) # (!\MyLCD|Add9~3\))) # (!\myReg|register[3][2]~regout\ & (\MyLCD|LessThan9~0_combout\ & !\MyLCD|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][2]~regout\,
	datab => \MyLCD|LessThan9~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add9~3\,
	combout => \MyLCD|Add9~4_combout\,
	cout => \MyLCD|Add9~5\);

-- Location: LCCOMB_X34_Y17_N24
\MyLCD|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~0_combout\ = (\MyLCD|Add18~4_combout\ & (\MyLCD|LUT_INDEX\(3) & \MyLCD|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add18~4_combout\,
	datab => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(4),
	combout => \MyLCD|Mux4~0_combout\);

-- Location: LCCOMB_X36_Y19_N14
\MyLCD|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add7~4_combout\ = ((\myReg|register[2][2]~regout\ $ (\MyLCD|LessThan7~0_combout\ $ (!\MyLCD|Add7~3\)))) # (GND)
-- \MyLCD|Add7~5\ = CARRY((\myReg|register[2][2]~regout\ & ((\MyLCD|LessThan7~0_combout\) # (!\MyLCD|Add7~3\))) # (!\myReg|register[2][2]~regout\ & (\MyLCD|LessThan7~0_combout\ & !\MyLCD|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][2]~regout\,
	datab => \MyLCD|LessThan7~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add7~3\,
	combout => \MyLCD|Add7~4_combout\,
	cout => \MyLCD|Add7~5\);

-- Location: LCCOMB_X37_Y21_N6
\MyLCD|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~1_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & ((\MyLCD|Add17~4_combout\) # ((!\MyLCD|Mux2~2_combout\)))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & (((\MyLCD|Add7~4_combout\ & \MyLCD|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add17~4_combout\,
	datab => \MyLCD|Add7~4_combout\,
	datac => \MyLCD|mLCD_DATA[0]~5_combout\,
	datad => \MyLCD|Mux2~2_combout\,
	combout => \MyLCD|Mux4~1_combout\);

-- Location: LCCOMB_X35_Y17_N24
\MyLCD|Add14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add14~4_combout\ = ((\myReg|register[4][2]~regout\ $ (\MyLCD|LessThan14~0_combout\ $ (!\MyLCD|Add14~3\)))) # (GND)
-- \MyLCD|Add14~5\ = CARRY((\myReg|register[4][2]~regout\ & ((\MyLCD|LessThan14~0_combout\) # (!\MyLCD|Add14~3\))) # (!\myReg|register[4][2]~regout\ & (\MyLCD|LessThan14~0_combout\ & !\MyLCD|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[4][2]~regout\,
	datab => \MyLCD|LessThan14~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add14~3\,
	combout => \MyLCD|Add14~4_combout\,
	cout => \MyLCD|Add14~5\);

-- Location: LCCOMB_X36_Y24_N18
\MyLCD|Add19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add19~4_combout\ = ((\MyLCD|LessThan19~0_combout\ $ (\myReg|register[7][6]~regout\ $ (!\MyLCD|Add19~3\)))) # (GND)
-- \MyLCD|Add19~5\ = CARRY((\MyLCD|LessThan19~0_combout\ & ((\myReg|register[7][6]~regout\) # (!\MyLCD|Add19~3\))) # (!\MyLCD|LessThan19~0_combout\ & (\myReg|register[7][6]~regout\ & !\MyLCD|Add19~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan19~0_combout\,
	datab => \myReg|register[7][6]~regout\,
	datad => VCC,
	cin => \MyLCD|Add19~3\,
	combout => \MyLCD|Add19~4_combout\,
	cout => \MyLCD|Add19~5\);

-- Location: LCCOMB_X37_Y21_N22
\MyLCD|Add13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add13~4_combout\ = ((\MyLCD|LessThan13~0_combout\ $ (\myReg|register[4][6]~regout\ $ (!\MyLCD|Add13~3\)))) # (GND)
-- \MyLCD|Add13~5\ = CARRY((\MyLCD|LessThan13~0_combout\ & ((\myReg|register[4][6]~regout\) # (!\MyLCD|Add13~3\))) # (!\MyLCD|LessThan13~0_combout\ & (\myReg|register[4][6]~regout\ & !\MyLCD|Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan13~0_combout\,
	datab => \myReg|register[4][6]~regout\,
	datad => VCC,
	cin => \MyLCD|Add13~3\,
	combout => \MyLCD|Add13~4_combout\,
	cout => \MyLCD|Add13~5\);

-- Location: LCCOMB_X36_Y21_N18
\MyLCD|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~2_combout\ = (\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|Add8~4_combout\) # ((\MyLCD|mLCD_DATA[0]~6_combout\)))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & (((!\MyLCD|mLCD_DATA[0]~6_combout\ & \MyLCD|Add13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add8~4_combout\,
	datab => \MyLCD|mLCD_DATA[0]~7_combout\,
	datac => \MyLCD|mLCD_DATA[0]~6_combout\,
	datad => \MyLCD|Add13~4_combout\,
	combout => \MyLCD|Mux4~2_combout\);

-- Location: LCCOMB_X36_Y21_N4
\MyLCD|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~3_combout\ = (\MyLCD|mLCD_DATA[0]~6_combout\ & ((\MyLCD|Mux4~2_combout\ & ((\MyLCD|Add19~4_combout\))) # (!\MyLCD|Mux4~2_combout\ & (\MyLCD|Add14~4_combout\)))) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & (((\MyLCD|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~6_combout\,
	datab => \MyLCD|Add14~4_combout\,
	datac => \MyLCD|Add19~4_combout\,
	datad => \MyLCD|Mux4~2_combout\,
	combout => \MyLCD|Mux4~3_combout\);

-- Location: LCCOMB_X37_Y18_N26
\MyLCD|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~4_combout\ = (\MyLCD|Mux2~2_combout\ & (((\MyLCD|Mux4~1_combout\)))) # (!\MyLCD|Mux2~2_combout\ & ((\MyLCD|Mux4~1_combout\ & ((\MyLCD|Mux4~3_combout\))) # (!\MyLCD|Mux4~1_combout\ & (\MyLCD|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Mux2~2_combout\,
	datab => \MyLCD|Mux4~0_combout\,
	datac => \MyLCD|Mux4~1_combout\,
	datad => \MyLCD|Mux4~3_combout\,
	combout => \MyLCD|Mux4~4_combout\);

-- Location: LCCOMB_X38_Y18_N6
\MyLCD|mLCD_DATA[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[2]~2_combout\ = (\MyLCD|mLCD_DATA[0]~8_combout\ & (\MyLCD|Add9~4_combout\)) # (!\MyLCD|mLCD_DATA[0]~8_combout\ & ((\MyLCD|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~8_combout\,
	datab => \MyLCD|Add9~4_combout\,
	datad => \MyLCD|Mux4~4_combout\,
	combout => \MyLCD|mLCD_DATA[2]~2_combout\);

-- Location: LCCOMB_X36_Y17_N30
\my_data_memory|register[255][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_data_memory|register[255][2]~feeder_combout\ = \myReg|Mux13~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myReg|Mux13~combout\,
	combout => \my_data_memory|register[255][2]~feeder_combout\);

-- Location: LCFF_X36_Y17_N31
\my_data_memory|register[255][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \my_data_memory|register[255][2]~feeder_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \my_data_memory|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_data_memory|register[255][2]~regout\);

-- Location: LCFF_X44_Y18_N21
\my_parall_out|DataOut[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \my_data_memory|register[255][2]~regout\,
	sload => VCC,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(2));

-- Location: LCCOMB_X44_Y18_N26
\MyLCD|Add22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add22~4_combout\ = ((\MyLCD|LessThan22~0_combout\ $ (\my_parall_out|DataOut\(2) $ (!\MyLCD|Add22~3\)))) # (GND)
-- \MyLCD|Add22~5\ = CARRY((\MyLCD|LessThan22~0_combout\ & ((\my_parall_out|DataOut\(2)) # (!\MyLCD|Add22~3\))) # (!\MyLCD|LessThan22~0_combout\ & (\my_parall_out|DataOut\(2) & !\MyLCD|Add22~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan22~0_combout\,
	datab => \my_parall_out|DataOut\(2),
	datad => VCC,
	cin => \MyLCD|Add22~3\,
	combout => \MyLCD|Add22~4_combout\,
	cout => \MyLCD|Add22~5\);

-- Location: LCCOMB_X44_Y18_N14
\MyLCD|Add21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add21~4_combout\ = ((\MyLCD|LessThan21~0_combout\ $ (\my_parall_out|DataOut\(6) $ (!\MyLCD|Add21~3\)))) # (GND)
-- \MyLCD|Add21~5\ = CARRY((\MyLCD|LessThan21~0_combout\ & ((\my_parall_out|DataOut\(6)) # (!\MyLCD|Add21~3\))) # (!\MyLCD|LessThan21~0_combout\ & (\my_parall_out|DataOut\(6) & !\MyLCD|Add21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan21~0_combout\,
	datab => \my_parall_out|DataOut\(6),
	datad => VCC,
	cin => \MyLCD|Add21~3\,
	combout => \MyLCD|Add21~4_combout\,
	cout => \MyLCD|Add21~5\);

-- Location: LCCOMB_X35_Y19_N22
\MyLCD|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add5~4_combout\ = ((\myReg|register[1][2]~regout\ $ (\MyLCD|LessThan5~0_combout\ $ (!\MyLCD|Add5~3\)))) # (GND)
-- \MyLCD|Add5~5\ = CARRY((\myReg|register[1][2]~regout\ & ((\MyLCD|LessThan5~0_combout\) # (!\MyLCD|Add5~3\))) # (!\myReg|register[1][2]~regout\ & (\MyLCD|LessThan5~0_combout\ & !\MyLCD|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[1][2]~regout\,
	datab => \MyLCD|LessThan5~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add5~3\,
	combout => \MyLCD|Add5~4_combout\,
	cout => \MyLCD|Add5~5\);

-- Location: LCCOMB_X35_Y21_N22
\MyLCD|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add4~4_combout\ = ((\MyLCD|LessThan4~0_combout\ $ (\myReg|register[1][6]~regout\ $ (!\MyLCD|Add4~3\)))) # (GND)
-- \MyLCD|Add4~5\ = CARRY((\MyLCD|LessThan4~0_combout\ & ((\myReg|register[1][6]~regout\) # (!\MyLCD|Add4~3\))) # (!\MyLCD|LessThan4~0_combout\ & (\myReg|register[1][6]~regout\ & !\MyLCD|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan4~0_combout\,
	datab => \myReg|register[1][6]~regout\,
	datad => VCC,
	cin => \MyLCD|Add4~3\,
	combout => \MyLCD|Add4~4_combout\,
	cout => \MyLCD|Add4~5\);

-- Location: LCCOMB_X37_Y22_N24
\MyLCD|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add6~4_combout\ = ((\myReg|register[2][6]~regout\ $ (\MyLCD|LessThan6~0_combout\ $ (!\MyLCD|Add6~3\)))) # (GND)
-- \MyLCD|Add6~5\ = CARRY((\myReg|register[2][6]~regout\ & ((\MyLCD|LessThan6~0_combout\) # (!\MyLCD|Add6~3\))) # (!\myReg|register[2][6]~regout\ & (\MyLCD|LessThan6~0_combout\ & !\MyLCD|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[2][6]~regout\,
	datab => \MyLCD|LessThan6~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add6~3\,
	combout => \MyLCD|Add6~4_combout\,
	cout => \MyLCD|Add6~5\);

-- Location: LCCOMB_X36_Y22_N0
\MyLCD|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~5_combout\ = (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|Add6~4_combout\) # (!\MyLCD|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|LUT_INDEX\(0),
	datad => \MyLCD|Add6~4_combout\,
	combout => \MyLCD|Mux4~5_combout\);

-- Location: LCCOMB_X36_Y22_N14
\MyLCD|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~6_combout\ = (\MyLCD|mLCD_DATA[0]~12_combout\ & (((\MyLCD|mLCD_DATA[0]~13_combout\)))) # (!\MyLCD|mLCD_DATA[0]~12_combout\ & ((\MyLCD|mLCD_DATA[0]~13_combout\ & ((\MyLCD|Mux4~5_combout\))) # (!\MyLCD|mLCD_DATA[0]~13_combout\ & 
-- (\MyLCD|Add4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~12_combout\,
	datab => \MyLCD|Add4~4_combout\,
	datac => \MyLCD|Mux4~5_combout\,
	datad => \MyLCD|mLCD_DATA[0]~13_combout\,
	combout => \MyLCD|Mux4~6_combout\);

-- Location: LCFF_X34_Y18_N17
\myReg|register[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[2]~696_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[5][2]~regout\);

-- Location: LCCOMB_X34_Y18_N6
\MyLCD|Add16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add16~4_combout\ = ((\MyLCD|LessThan16~0_combout\ $ (\myReg|register[5][2]~regout\ $ (!\MyLCD|Add16~3\)))) # (GND)
-- \MyLCD|Add16~5\ = CARRY((\MyLCD|LessThan16~0_combout\ & ((\myReg|register[5][2]~regout\) # (!\MyLCD|Add16~3\))) # (!\MyLCD|LessThan16~0_combout\ & (\myReg|register[5][2]~regout\ & !\MyLCD|Add16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan16~0_combout\,
	datab => \myReg|register[5][2]~regout\,
	datad => VCC,
	cin => \MyLCD|Add16~3\,
	combout => \MyLCD|Add16~4_combout\,
	cout => \MyLCD|Add16~5\);

-- Location: LCCOMB_X37_Y19_N10
\MyLCD|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add10~4_combout\ = ((\my_program_counter|PC\(6) $ (\MyLCD|LessThan10~0_combout\ $ (!\MyLCD|Add10~3\)))) # (GND)
-- \MyLCD|Add10~5\ = CARRY((\my_program_counter|PC\(6) & ((\MyLCD|LessThan10~0_combout\) # (!\MyLCD|Add10~3\))) # (!\my_program_counter|PC\(6) & (\MyLCD|LessThan10~0_combout\ & !\MyLCD|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(6),
	datab => \MyLCD|LessThan10~0_combout\,
	datad => VCC,
	cin => \MyLCD|Add10~3\,
	combout => \MyLCD|Add10~4_combout\,
	cout => \MyLCD|Add10~5\);

-- Location: LCCOMB_X36_Y22_N12
\MyLCD|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~7_combout\ = (\MyLCD|LUT_INDEX\(1) & (((\MyLCD|LUT_INDEX\(3))))) # (!\MyLCD|LUT_INDEX\(1) & ((\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add15~4_combout\)) # (!\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Add10~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add15~4_combout\,
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|Add10~4_combout\,
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|Mux4~7_combout\);

-- Location: LCCOMB_X36_Y22_N30
\MyLCD|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~8_combout\ = (\MyLCD|LUT_INDEX\(1) & ((\MyLCD|Mux4~7_combout\ & ((\MyLCD|Add16~4_combout\))) # (!\MyLCD|Mux4~7_combout\ & (\MyLCD|Add11~4_combout\)))) # (!\MyLCD|LUT_INDEX\(1) & (((\MyLCD|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add11~4_combout\,
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|Add16~4_combout\,
	datad => \MyLCD|Mux4~7_combout\,
	combout => \MyLCD|Mux4~8_combout\);

-- Location: LCCOMB_X36_Y22_N24
\MyLCD|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~9_combout\ = (\MyLCD|mLCD_DATA[0]~12_combout\ & ((\MyLCD|Mux4~6_combout\ & ((\MyLCD|Mux4~8_combout\))) # (!\MyLCD|Mux4~6_combout\ & (\MyLCD|Add5~4_combout\)))) # (!\MyLCD|mLCD_DATA[0]~12_combout\ & (((\MyLCD|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~12_combout\,
	datab => \MyLCD|Add5~4_combout\,
	datac => \MyLCD|Mux4~6_combout\,
	datad => \MyLCD|Mux4~8_combout\,
	combout => \MyLCD|Mux4~9_combout\);

-- Location: LCCOMB_X37_Y18_N28
\MyLCD|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~10_combout\ = (\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|mLCD_DATA[0]~10_combout\) # ((\MyLCD|Add21~4_combout\)))) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & (!\MyLCD|mLCD_DATA[0]~10_combout\ & ((\MyLCD|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~11_combout\,
	datab => \MyLCD|mLCD_DATA[0]~10_combout\,
	datac => \MyLCD|Add21~4_combout\,
	datad => \MyLCD|Mux4~9_combout\,
	combout => \MyLCD|Mux4~10_combout\);

-- Location: LCCOMB_X37_Y18_N6
\MyLCD|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux4~11_combout\ = (\MyLCD|mLCD_DATA[0]~10_combout\ & ((\MyLCD|Mux4~10_combout\ & ((\MyLCD|Add22~4_combout\))) # (!\MyLCD|Mux4~10_combout\ & (\MyLCD|Add20~4_combout\)))) # (!\MyLCD|mLCD_DATA[0]~10_combout\ & (((\MyLCD|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add20~4_combout\,
	datab => \MyLCD|mLCD_DATA[0]~10_combout\,
	datac => \MyLCD|Add22~4_combout\,
	datad => \MyLCD|Mux4~10_combout\,
	combout => \MyLCD|Mux4~11_combout\);

-- Location: LCFF_X38_Y18_N7
\MyLCD|mLCD_DATA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mLCD_DATA[2]~2_combout\,
	sdata => \MyLCD|Mux4~11_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|mLCD_DATA[0]~20_combout\,
	sload => \MyLCD|mLCD_DATA[0]~17_combout\,
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(2));

-- Location: LCCOMB_X36_Y19_N16
\MyLCD|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add7~6_combout\ = (\myReg|register[2][3]~regout\ & (!\MyLCD|Add7~5\)) # (!\myReg|register[2][3]~regout\ & ((\MyLCD|Add7~5\) # (GND)))
-- \MyLCD|Add7~7\ = CARRY((!\MyLCD|Add7~5\) # (!\myReg|register[2][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[2][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add7~5\,
	combout => \MyLCD|Add7~6_combout\,
	cout => \MyLCD|Add7~7\);

-- Location: LCCOMB_X35_Y17_N4
\MyLCD|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~3_combout\ = (\MyLCD|Mux2~2_combout\ & (((\MyLCD|Add7~6_combout\ & !\MyLCD|mLCD_DATA[0]~5_combout\)))) # (!\MyLCD|Mux2~2_combout\ & ((\MyLCD|Mux3~2_combout\) # ((\MyLCD|mLCD_DATA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Mux3~2_combout\,
	datab => \MyLCD|Add7~6_combout\,
	datac => \MyLCD|Mux2~2_combout\,
	datad => \MyLCD|mLCD_DATA[0]~5_combout\,
	combout => \MyLCD|Mux3~3_combout\);

-- Location: LCCOMB_X36_Y24_N20
\MyLCD|Add19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add19~6_combout\ = (\myReg|register[7][7]~regout\ & (!\MyLCD|Add19~5\)) # (!\myReg|register[7][7]~regout\ & ((\MyLCD|Add19~5\) # (GND)))
-- \MyLCD|Add19~7\ = CARRY((!\MyLCD|Add19~5\) # (!\myReg|register[7][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[7][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add19~5\,
	combout => \MyLCD|Add19~6_combout\,
	cout => \MyLCD|Add19~7\);

-- Location: LCCOMB_X35_Y25_N14
\MyLCD|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add8~6_combout\ = (\myReg|register[3][7]~regout\ & (!\MyLCD|Add8~5\)) # (!\myReg|register[3][7]~regout\ & ((\MyLCD|Add8~5\) # (GND)))
-- \MyLCD|Add8~7\ = CARRY((!\MyLCD|Add8~5\) # (!\myReg|register[3][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myReg|register[3][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add8~5\,
	combout => \MyLCD|Add8~6_combout\,
	cout => \MyLCD|Add8~7\);

-- Location: LCFF_X34_Y17_N5
\myReg|register[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][3]~regout\);

-- Location: LCCOMB_X35_Y17_N26
\MyLCD|Add14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add14~6_combout\ = (\myReg|register[4][3]~regout\ & (!\MyLCD|Add14~5\)) # (!\myReg|register[4][3]~regout\ & ((\MyLCD|Add14~5\) # (GND)))
-- \MyLCD|Add14~7\ = CARRY((!\MyLCD|Add14~5\) # (!\myReg|register[4][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[4][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add14~5\,
	combout => \MyLCD|Add14~6_combout\,
	cout => \MyLCD|Add14~7\);

-- Location: LCFF_X35_Y25_N7
\myReg|register[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \MuxResSrc|out_mux[7]~1209_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	sload => VCC,
	ena => \myReg|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[4][7]~regout\);

-- Location: LCCOMB_X37_Y21_N24
\MyLCD|Add13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add13~6_combout\ = (\myReg|register[4][7]~regout\ & (!\MyLCD|Add13~5\)) # (!\myReg|register[4][7]~regout\ & ((\MyLCD|Add13~5\) # (GND)))
-- \MyLCD|Add13~7\ = CARRY((!\MyLCD|Add13~5\) # (!\myReg|register[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[4][7]~regout\,
	datad => VCC,
	cin => \MyLCD|Add13~5\,
	combout => \MyLCD|Add13~6_combout\,
	cout => \MyLCD|Add13~7\);

-- Location: LCCOMB_X35_Y17_N6
\MyLCD|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~4_combout\ = (\MyLCD|mLCD_DATA[0]~7_combout\ & (((\MyLCD|mLCD_DATA[0]~6_combout\)))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|mLCD_DATA[0]~6_combout\ & (\MyLCD|Add14~6_combout\)) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & 
-- ((\MyLCD|Add13~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~7_combout\,
	datab => \MyLCD|Add14~6_combout\,
	datac => \MyLCD|Add13~6_combout\,
	datad => \MyLCD|mLCD_DATA[0]~6_combout\,
	combout => \MyLCD|Mux3~4_combout\);

-- Location: LCCOMB_X35_Y17_N2
\MyLCD|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~5_combout\ = (\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|Mux3~4_combout\ & (\MyLCD|Add19~6_combout\)) # (!\MyLCD|Mux3~4_combout\ & ((\MyLCD|Add8~6_combout\))))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & (((\MyLCD|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~7_combout\,
	datab => \MyLCD|Add19~6_combout\,
	datac => \MyLCD|Add8~6_combout\,
	datad => \MyLCD|Mux3~4_combout\,
	combout => \MyLCD|Mux3~5_combout\);

-- Location: LCCOMB_X35_Y17_N30
\MyLCD|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~6_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & ((\MyLCD|Mux3~3_combout\ & ((\MyLCD|Mux3~5_combout\))) # (!\MyLCD|Mux3~3_combout\ & (\MyLCD|Add17~6_combout\)))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & (((\MyLCD|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add17~6_combout\,
	datab => \MyLCD|mLCD_DATA[0]~5_combout\,
	datac => \MyLCD|Mux3~3_combout\,
	datad => \MyLCD|Mux3~5_combout\,
	combout => \MyLCD|Mux3~6_combout\);

-- Location: LCCOMB_X38_Y21_N6
\MyLCD|mLCD_DATA[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[3]~3_combout\ = (\MyLCD|mLCD_DATA[0]~8_combout\ & (\MyLCD|Add9~6_combout\)) # (!\MyLCD|mLCD_DATA[0]~8_combout\ & ((\MyLCD|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add9~6_combout\,
	datab => \MyLCD|mLCD_DATA[0]~8_combout\,
	datad => \MyLCD|Mux3~6_combout\,
	combout => \MyLCD|mLCD_DATA[3]~3_combout\);

-- Location: LCFF_X44_Y18_N3
\my_parall_out|DataOut[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	sdata => \my_data_memory|register[255][3]~regout\,
	sload => VCC,
	ena => \my_parall_out|DataOut[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_parall_out|DataOut\(3));

-- Location: LCCOMB_X44_Y18_N28
\MyLCD|Add22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add22~6_combout\ = (\my_parall_out|DataOut\(3) & (!\MyLCD|Add22~5\)) # (!\my_parall_out|DataOut\(3) & ((\MyLCD|Add22~5\) # (GND)))
-- \MyLCD|Add22~7\ = CARRY((!\MyLCD|Add22~5\) # (!\my_parall_out|DataOut\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_parall_out|DataOut\(3),
	datad => VCC,
	cin => \MyLCD|Add22~5\,
	combout => \MyLCD|Add22~6_combout\,
	cout => \MyLCD|Add22~7\);

-- Location: LCCOMB_X44_Y18_N16
\MyLCD|Add21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add21~6_combout\ = (\my_parall_out|DataOut\(7) & (!\MyLCD|Add21~5\)) # (!\my_parall_out|DataOut\(7) & ((\MyLCD|Add21~5\) # (GND)))
-- \MyLCD|Add21~7\ = CARRY((!\MyLCD|Add21~5\) # (!\my_parall_out|DataOut\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_parall_out|DataOut\(7),
	datad => VCC,
	cin => \MyLCD|Add21~5\,
	combout => \MyLCD|Add21~6_combout\,
	cout => \MyLCD|Add21~7\);

-- Location: LCFF_X33_Y18_N3
\myReg|register[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \myDiv_freq|low_clock~clkctrl_outclk\,
	datain => \MuxResSrc|out_mux[3]~525_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	ena => \myReg|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myReg|register[7][3]~regout\);

-- Location: LCCOMB_X33_Y18_N22
\MyLCD|Add20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add20~6_combout\ = (\myReg|register[7][3]~regout\ & (!\MyLCD|Add20~5\)) # (!\myReg|register[7][3]~regout\ & ((\MyLCD|Add20~5\) # (GND)))
-- \MyLCD|Add20~7\ = CARRY((!\MyLCD|Add20~5\) # (!\myReg|register[7][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[7][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add20~5\,
	combout => \MyLCD|Add20~6_combout\,
	cout => \MyLCD|Add20~7\);

-- Location: LCCOMB_X35_Y19_N24
\MyLCD|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add5~6_combout\ = (\myReg|register[1][3]~regout\ & (!\MyLCD|Add5~5\)) # (!\myReg|register[1][3]~regout\ & ((\MyLCD|Add5~5\) # (GND)))
-- \MyLCD|Add5~7\ = CARRY((!\MyLCD|Add5~5\) # (!\myReg|register[1][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[1][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add5~5\,
	combout => \MyLCD|Add5~6_combout\,
	cout => \MyLCD|Add5~7\);

-- Location: LCCOMB_X35_Y21_N8
\MyLCD|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~7_combout\ = (\MyLCD|mLCD_DATA[0]~12_combout\ & (((\MyLCD|Add5~6_combout\) # (\MyLCD|mLCD_DATA[0]~13_combout\)))) # (!\MyLCD|mLCD_DATA[0]~12_combout\ & (\MyLCD|Add4~6_combout\ & ((!\MyLCD|mLCD_DATA[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add4~6_combout\,
	datab => \MyLCD|Add5~6_combout\,
	datac => \MyLCD|mLCD_DATA[0]~12_combout\,
	datad => \MyLCD|mLCD_DATA[0]~13_combout\,
	combout => \MyLCD|Mux3~7_combout\);

-- Location: LCCOMB_X36_Y22_N26
\MyLCD|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~13_combout\ = (\MyLCD|LUT_INDEX\(3) & (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|Add6~6_combout\)))) # (!\MyLCD|LUT_INDEX\(3) & (((!\MyLCD|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|LUT_INDEX\(0),
	datac => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|Add6~6_combout\,
	combout => \MyLCD|Mux3~13_combout\);

-- Location: LCCOMB_X34_Y18_N8
\MyLCD|Add16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add16~6_combout\ = (\myReg|register[5][3]~regout\ & (!\MyLCD|Add16~5\)) # (!\myReg|register[5][3]~regout\ & ((\MyLCD|Add16~5\) # (GND)))
-- \MyLCD|Add16~7\ = CARRY((!\MyLCD|Add16~5\) # (!\myReg|register[5][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myReg|register[5][3]~regout\,
	datad => VCC,
	cin => \MyLCD|Add16~5\,
	combout => \MyLCD|Add16~6_combout\,
	cout => \MyLCD|Add16~7\);

-- Location: LCCOMB_X36_Y18_N8
\MyLCD|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add11~6_combout\ = (\my_program_counter|PC\(3) & (!\MyLCD|Add11~5\)) # (!\my_program_counter|PC\(3) & ((\MyLCD|Add11~5\) # (GND)))
-- \MyLCD|Add11~7\ = CARRY((!\MyLCD|Add11~5\) # (!\my_program_counter|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datad => VCC,
	cin => \MyLCD|Add11~5\,
	combout => \MyLCD|Add11~6_combout\,
	cout => \MyLCD|Add11~7\);

-- Location: LCCOMB_X36_Y20_N0
\MyLCD|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~8_combout\ = (\MyLCD|LUT_INDEX\(1) & (((\MyLCD|LUT_INDEX\(3))))) # (!\MyLCD|LUT_INDEX\(1) & ((\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Add15~6_combout\))) # (!\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add10~6_combout\,
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add15~6_combout\,
	combout => \MyLCD|Mux3~8_combout\);

-- Location: LCCOMB_X36_Y20_N10
\MyLCD|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~9_combout\ = (\MyLCD|LUT_INDEX\(1) & ((\MyLCD|Mux3~8_combout\ & (\MyLCD|Add16~6_combout\)) # (!\MyLCD|Mux3~8_combout\ & ((\MyLCD|Add11~6_combout\))))) # (!\MyLCD|LUT_INDEX\(1) & (((\MyLCD|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|Add16~6_combout\,
	datac => \MyLCD|Add11~6_combout\,
	datad => \MyLCD|Mux3~8_combout\,
	combout => \MyLCD|Mux3~9_combout\);

-- Location: LCCOMB_X35_Y21_N6
\MyLCD|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~10_combout\ = (\MyLCD|mLCD_DATA[0]~13_combout\ & ((\MyLCD|Mux3~7_combout\ & ((\MyLCD|Mux3~9_combout\))) # (!\MyLCD|Mux3~7_combout\ & (\MyLCD|Mux3~13_combout\)))) # (!\MyLCD|mLCD_DATA[0]~13_combout\ & (\MyLCD|Mux3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~13_combout\,
	datab => \MyLCD|Mux3~7_combout\,
	datac => \MyLCD|Mux3~13_combout\,
	datad => \MyLCD|Mux3~9_combout\,
	combout => \MyLCD|Mux3~10_combout\);

-- Location: LCCOMB_X38_Y21_N0
\MyLCD|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~11_combout\ = (\MyLCD|mLCD_DATA[0]~11_combout\ & (\MyLCD|mLCD_DATA[0]~10_combout\)) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|mLCD_DATA[0]~10_combout\ & (\MyLCD|Add20~6_combout\)) # (!\MyLCD|mLCD_DATA[0]~10_combout\ & 
-- ((\MyLCD|Mux3~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~11_combout\,
	datab => \MyLCD|mLCD_DATA[0]~10_combout\,
	datac => \MyLCD|Add20~6_combout\,
	datad => \MyLCD|Mux3~10_combout\,
	combout => \MyLCD|Mux3~11_combout\);

-- Location: LCCOMB_X38_Y21_N14
\MyLCD|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux3~12_combout\ = (\MyLCD|mLCD_DATA[0]~11_combout\ & ((\MyLCD|Mux3~11_combout\ & (\MyLCD|Add22~6_combout\)) # (!\MyLCD|Mux3~11_combout\ & ((\MyLCD|Add21~6_combout\))))) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & (((\MyLCD|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~11_combout\,
	datab => \MyLCD|Add22~6_combout\,
	datac => \MyLCD|Add21~6_combout\,
	datad => \MyLCD|Mux3~11_combout\,
	combout => \MyLCD|Mux3~12_combout\);

-- Location: LCFF_X38_Y21_N7
\MyLCD|mLCD_DATA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mLCD_DATA[3]~3_combout\,
	sdata => \MyLCD|Mux3~12_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|mLCD_DATA[0]~20_combout\,
	sload => \MyLCD|mLCD_DATA[0]~17_combout\,
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(3));

-- Location: LCCOMB_X44_Y18_N18
\MyLCD|Add21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add21~8_combout\ = !\MyLCD|Add21~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add21~7\,
	combout => \MyLCD|Add21~8_combout\);

-- Location: LCCOMB_X33_Y18_N24
\MyLCD|Add20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add20~8_combout\ = !\MyLCD|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add20~7\,
	combout => \MyLCD|Add20~8_combout\);

-- Location: LCCOMB_X38_Y18_N20
\MyLCD|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~4_combout\ = (!\MyLCD|LUT_INDEX\(0) & ((\MyLCD|LUT_INDEX\(1) & (!\MyLCD|Add21~8_combout\)) # (!\MyLCD|LUT_INDEX\(1) & ((!\MyLCD|Add20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|Add21~8_combout\,
	datac => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|Add20~8_combout\,
	combout => \MyLCD|Mux2~4_combout\);

-- Location: LCCOMB_X44_Y18_N30
\MyLCD|Add22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add22~8_combout\ = \MyLCD|Add22~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add22~7\,
	combout => \MyLCD|Add22~8_combout\);

-- Location: LCCOMB_X38_Y18_N10
\MyLCD|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~3_combout\ = (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|LUT_INDEX\(1) & (!\MyLCD|LUT_INDEX\(2) & \MyLCD|Add22~8_combout\)) # (!\MyLCD|LUT_INDEX\(1) & (\MyLCD|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|Add22~8_combout\,
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|Mux2~3_combout\);

-- Location: LCCOMB_X38_Y18_N30
\MyLCD|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~5_combout\ = (\MyLCD|Mux2~3_combout\) # ((!\MyLCD|LUT_INDEX\(2) & \MyLCD|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|Mux2~4_combout\,
	datad => \MyLCD|Mux2~3_combout\,
	combout => \MyLCD|Mux2~5_combout\);

-- Location: LCCOMB_X36_Y19_N18
\MyLCD|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add7~8_combout\ = !\MyLCD|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add7~7\,
	combout => \MyLCD|Add7~8_combout\);

-- Location: LCCOMB_X35_Y25_N16
\MyLCD|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add8~8_combout\ = !\MyLCD|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add8~7\,
	combout => \MyLCD|Add8~8_combout\);

-- Location: LCCOMB_X36_Y19_N28
\MyLCD|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~7_combout\ = (\MyLCD|LUT_INDEX\(1) & (((!\MyLCD|Add8~8_combout\) # (!\MyLCD|LUT_INDEX\(3))))) # (!\MyLCD|LUT_INDEX\(1) & (!\MyLCD|Add7~8_combout\ & (\MyLCD|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|Add7~8_combout\,
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add8~8_combout\,
	combout => \MyLCD|Mux2~7_combout\);

-- Location: LCCOMB_X33_Y21_N28
\MyLCD|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add9~8_combout\ = !\MyLCD|Add9~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add9~7\,
	combout => \MyLCD|Add9~8_combout\);

-- Location: LCCOMB_X38_Y21_N8
\MyLCD|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~6_combout\ = (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|LUT_INDEX\(3) & (\MyLCD|LUT_INDEX\(1) & !\MyLCD|Add9~8_combout\)) # (!\MyLCD|LUT_INDEX\(3) & (!\MyLCD|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|LUT_INDEX\(3),
	datac => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|Add9~8_combout\,
	combout => \MyLCD|Mux2~6_combout\);

-- Location: LCCOMB_X37_Y19_N4
\MyLCD|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~8_combout\ = (\MyLCD|Mux2~6_combout\) # ((\MyLCD|Mux2~7_combout\ & !\MyLCD|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|Mux2~7_combout\,
	datac => \MyLCD|LUT_INDEX\(0),
	datad => \MyLCD|Mux2~6_combout\,
	combout => \MyLCD|Mux2~8_combout\);

-- Location: LCCOMB_X37_Y19_N14
\MyLCD|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add10~8_combout\ = \MyLCD|Add10~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add10~7\,
	combout => \MyLCD|Add10~8_combout\);

-- Location: LCCOMB_X34_Y18_N10
\MyLCD|Add16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add16~8_combout\ = \MyLCD|Add16~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add16~7\,
	combout => \MyLCD|Add16~8_combout\);

-- Location: LCCOMB_X36_Y19_N26
\MyLCD|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~9_combout\ = (\MyLCD|LUT_INDEX\(3) & (((\MyLCD|Add16~8_combout\) # (\MyLCD|LUT_INDEX\(0))))) # (!\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add11~8_combout\ & ((!\MyLCD|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add11~8_combout\,
	datab => \MyLCD|LUT_INDEX\(3),
	datac => \MyLCD|Add16~8_combout\,
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|Mux2~9_combout\);

-- Location: LCCOMB_X36_Y19_N0
\MyLCD|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~10_combout\ = (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|Mux2~9_combout\ & (\MyLCD|Add15~8_combout\)) # (!\MyLCD|Mux2~9_combout\ & ((\MyLCD|Add10~8_combout\))))) # (!\MyLCD|LUT_INDEX\(0) & (((\MyLCD|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add15~8_combout\,
	datab => \MyLCD|Add10~8_combout\,
	datac => \MyLCD|LUT_INDEX\(0),
	datad => \MyLCD|Mux2~9_combout\,
	combout => \MyLCD|Mux2~10_combout\);

-- Location: LCCOMB_X36_Y19_N30
\MyLCD|Mux2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~24_combout\ = (\MyLCD|Mux2~10_combout\ & (\MyLCD|LUT_INDEX\(0) $ (\MyLCD|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|Mux2~10_combout\,
	combout => \MyLCD|Mux2~24_combout\);

-- Location: LCCOMB_X35_Y21_N26
\MyLCD|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add4~8_combout\ = \MyLCD|Add4~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add4~7\,
	combout => \MyLCD|Add4~8_combout\);

-- Location: LCCOMB_X37_Y22_N14
\MyLCD|mLCD_DATA[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[0]~21_combout\ = (\MyLCD|LUT_INDEX\(3) & \MyLCD|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|mLCD_DATA[0]~21_combout\);

-- Location: LCCOMB_X35_Y19_N26
\MyLCD|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add5~8_combout\ = !\MyLCD|Add5~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add5~7\,
	combout => \MyLCD|Add5~8_combout\);

-- Location: LCCOMB_X37_Y22_N4
\MyLCD|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~11_combout\ = (\MyLCD|mLCD_DATA[0]~21_combout\ & ((\MyLCD|LUT_INDEX\(1) & (!\MyLCD|Add6~8_combout\)) # (!\MyLCD|LUT_INDEX\(1) & ((!\MyLCD|Add5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add6~8_combout\,
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|mLCD_DATA[0]~21_combout\,
	datad => \MyLCD|Add5~8_combout\,
	combout => \MyLCD|Mux2~11_combout\);

-- Location: LCCOMB_X37_Y19_N0
\MyLCD|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~12_combout\ = (\MyLCD|Mux2~11_combout\) # ((\MyLCD|Mux2~2_combout\ & ((\MyLCD|Add4~8_combout\) # (!\MyLCD|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(3),
	datab => \MyLCD|Mux2~2_combout\,
	datac => \MyLCD|Add4~8_combout\,
	datad => \MyLCD|Mux2~11_combout\,
	combout => \MyLCD|Mux2~12_combout\);

-- Location: LCCOMB_X37_Y19_N22
\MyLCD|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~13_combout\ = (\MyLCD|LUT_INDEX\(4) & ((\MyLCD|LUT_INDEX\(2)) # ((\MyLCD|Mux2~24_combout\)))) # (!\MyLCD|LUT_INDEX\(4) & (!\MyLCD|LUT_INDEX\(2) & ((\MyLCD|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|Mux2~24_combout\,
	datad => \MyLCD|Mux2~12_combout\,
	combout => \MyLCD|Mux2~13_combout\);

-- Location: LCCOMB_X37_Y19_N2
\MyLCD|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~18_combout\ = (\MyLCD|LUT_INDEX\(2) & ((\MyLCD|Mux2~13_combout\ & (\MyLCD|Mux2~17_combout\)) # (!\MyLCD|Mux2~13_combout\ & ((\MyLCD|Mux2~8_combout\))))) # (!\MyLCD|LUT_INDEX\(2) & (((\MyLCD|Mux2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Mux2~17_combout\,
	datab => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|Mux2~8_combout\,
	datad => \MyLCD|Mux2~13_combout\,
	combout => \MyLCD|Mux2~18_combout\);

-- Location: LCCOMB_X37_Y19_N20
\MyLCD|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~19_combout\ = (\MyLCD|LUT_INDEX\(5) & (\MyLCD|LessThan1~0_combout\ & (\MyLCD|Mux2~5_combout\))) # (!\MyLCD|LUT_INDEX\(5) & (((\MyLCD|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LessThan1~0_combout\,
	datab => \MyLCD|Mux2~5_combout\,
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|Mux2~18_combout\,
	combout => \MyLCD|Mux2~19_combout\);

-- Location: LCFF_X37_Y19_N21
\MyLCD|mLCD_DATA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|Mux2~19_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(4));

-- Location: LCCOMB_X38_Y18_N18
\MyLCD|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux1~4_combout\ = ((\MyLCD|LUT_INDEX\(0) & ((\MyLCD|Add22~8_combout\) # (!\MyLCD|LUT_INDEX\(1))))) # (!\MyLCD|mLCD_DATA[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|mLCD_DATA[0]~9_combout\,
	datac => \MyLCD|Add22~8_combout\,
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|Mux1~4_combout\);

-- Location: LCCOMB_X37_Y21_N26
\MyLCD|Add13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add13~8_combout\ = \MyLCD|Add13~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add13~7\,
	combout => \MyLCD|Add13~8_combout\);

-- Location: LCCOMB_X37_Y21_N2
\MyLCD|Mux2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~22_combout\ = (\MyLCD|LUT_INDEX\(1) & (((\MyLCD|LUT_INDEX\(3)) # (\MyLCD|Add13~8_combout\)))) # (!\MyLCD|LUT_INDEX\(1) & ((\MyLCD|Add17~8_combout\) # ((!\MyLCD|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add17~8_combout\,
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add13~8_combout\,
	combout => \MyLCD|Mux2~22_combout\);

-- Location: LCCOMB_X35_Y17_N28
\MyLCD|Add14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add14~8_combout\ = !\MyLCD|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add14~7\,
	combout => \MyLCD|Add14~8_combout\);

-- Location: LCCOMB_X36_Y19_N20
\MyLCD|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~14_combout\ = (\MyLCD|LUT_INDEX\(1) & ((\MyLCD|LUT_INDEX\(3) & (\MyLCD|Add19~8_combout\)) # (!\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Add14~8_combout\))))) # (!\MyLCD|LUT_INDEX\(1) & (((\MyLCD|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add19~8_combout\,
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add14~8_combout\,
	combout => \MyLCD|Mux2~14_combout\);

-- Location: LCCOMB_X35_Y17_N16
\MyLCD|Add18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add18~8_combout\ = !\MyLCD|Add18~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add18~7\,
	combout => \MyLCD|Add18~8_combout\);

-- Location: LCCOMB_X36_Y19_N22
\MyLCD|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~15_combout\ = (\MyLCD|LUT_INDEX\(0) & ((\MyLCD|LUT_INDEX\(1) & (!\MyLCD|Mux2~14_combout\)) # (!\MyLCD|LUT_INDEX\(1) & (\MyLCD|Mux2~14_combout\ & !\MyLCD|Add18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(0),
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|Mux2~14_combout\,
	datad => \MyLCD|Add18~8_combout\,
	combout => \MyLCD|Mux2~15_combout\);

-- Location: LCCOMB_X37_Y19_N18
\MyLCD|Mux2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux2~23_combout\ = (\MyLCD|Mux2~15_combout\) # ((!\MyLCD|LUT_INDEX\(0) & \MyLCD|Mux2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_INDEX\(0),
	datac => \MyLCD|Mux2~22_combout\,
	datad => \MyLCD|Mux2~15_combout\,
	combout => \MyLCD|Mux2~23_combout\);

-- Location: LCCOMB_X36_Y19_N4
\MyLCD|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux1~0_combout\ = (\MyLCD|LUT_INDEX\(0)) # ((\MyLCD|LUT_INDEX\(1) & (!\MyLCD|LUT_INDEX\(3))) # (!\MyLCD|LUT_INDEX\(1) & (\MyLCD|LUT_INDEX\(3) & !\MyLCD|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(1),
	datab => \MyLCD|LUT_INDEX\(3),
	datac => \MyLCD|Add4~8_combout\,
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|Mux1~0_combout\);

-- Location: LCCOMB_X37_Y19_N26
\MyLCD|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux1~1_combout\ = (\MyLCD|LUT_INDEX\(4) & (\MyLCD|mLCD_DATA[0]~15_combout\)) # (!\MyLCD|LUT_INDEX\(4) & (((\MyLCD|Mux1~0_combout\ & !\MyLCD|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|mLCD_DATA[0]~15_combout\,
	datac => \MyLCD|Mux1~0_combout\,
	datad => \MyLCD|Mux2~11_combout\,
	combout => \MyLCD|Mux1~1_combout\);

-- Location: LCCOMB_X37_Y19_N16
\MyLCD|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux1~2_combout\ = (\MyLCD|LUT_INDEX\(2) & (\MyLCD|LUT_INDEX\(4))) # (!\MyLCD|LUT_INDEX\(2) & (((\MyLCD|LUT_INDEX\(4) & \MyLCD|Mux2~10_combout\)) # (!\MyLCD|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|Mux2~10_combout\,
	datad => \MyLCD|Mux1~1_combout\,
	combout => \MyLCD|Mux1~2_combout\);

-- Location: LCCOMB_X38_Y18_N28
\MyLCD|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux1~3_combout\ = (\MyLCD|LUT_INDEX\(2) & ((\MyLCD|Mux1~2_combout\ & ((\MyLCD|Mux2~23_combout\))) # (!\MyLCD|Mux1~2_combout\ & (\MyLCD|Mux2~21_combout\)))) # (!\MyLCD|LUT_INDEX\(2) & (((\MyLCD|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Mux2~21_combout\,
	datab => \MyLCD|LUT_INDEX\(2),
	datac => \MyLCD|Mux2~23_combout\,
	datad => \MyLCD|Mux1~2_combout\,
	combout => \MyLCD|Mux1~3_combout\);

-- Location: LCCOMB_X38_Y18_N22
\MyLCD|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux1~5_combout\ = (\MyLCD|LUT_INDEX\(5) & ((\MyLCD|Mux1~4_combout\) # ((\MyLCD|Mux2~4_combout\)))) # (!\MyLCD|LUT_INDEX\(5) & (((\MyLCD|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(5),
	datab => \MyLCD|Mux1~4_combout\,
	datac => \MyLCD|Mux2~4_combout\,
	datad => \MyLCD|Mux1~3_combout\,
	combout => \MyLCD|Mux1~5_combout\);

-- Location: LCFF_X38_Y18_N23
\MyLCD|mLCD_DATA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|Mux1~5_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(5));

-- Location: LCCOMB_X36_Y24_N22
\MyLCD|Add19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add19~8_combout\ = !\MyLCD|Add19~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add19~7\,
	combout => \MyLCD|Add19~8_combout\);

-- Location: LCCOMB_X36_Y21_N26
\MyLCD|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~4_combout\ = (\MyLCD|mLCD_DATA[0]~6_combout\ & (((\MyLCD|mLCD_DATA[0]~7_combout\)))) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & ((\MyLCD|mLCD_DATA[0]~7_combout\ & ((\MyLCD|Add8~8_combout\))) # (!\MyLCD|mLCD_DATA[0]~7_combout\ & 
-- (!\MyLCD|Add13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add13~8_combout\,
	datab => \MyLCD|Add8~8_combout\,
	datac => \MyLCD|mLCD_DATA[0]~6_combout\,
	datad => \MyLCD|mLCD_DATA[0]~7_combout\,
	combout => \MyLCD|Mux0~4_combout\);

-- Location: LCCOMB_X37_Y21_N8
\MyLCD|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~5_combout\ = (\MyLCD|mLCD_DATA[0]~6_combout\ & ((\MyLCD|Mux0~4_combout\ & (\MyLCD|Add19~8_combout\)) # (!\MyLCD|Mux0~4_combout\ & ((\MyLCD|Add14~8_combout\))))) # (!\MyLCD|mLCD_DATA[0]~6_combout\ & (((\MyLCD|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~6_combout\,
	datab => \MyLCD|Add19~8_combout\,
	datac => \MyLCD|Add14~8_combout\,
	datad => \MyLCD|Mux0~4_combout\,
	combout => \MyLCD|Mux0~5_combout\);

-- Location: LCCOMB_X37_Y21_N16
\MyLCD|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~3_combout\ = (\MyLCD|mLCD_DATA[0]~5_combout\ & (((!\MyLCD|Mux2~2_combout\)) # (!\MyLCD|Add17~8_combout\))) # (!\MyLCD|mLCD_DATA[0]~5_combout\ & (((\MyLCD|Add7~8_combout\ & \MyLCD|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add17~8_combout\,
	datab => \MyLCD|Add7~8_combout\,
	datac => \MyLCD|mLCD_DATA[0]~5_combout\,
	datad => \MyLCD|Mux2~2_combout\,
	combout => \MyLCD|Mux0~3_combout\);

-- Location: LCCOMB_X37_Y21_N10
\MyLCD|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~2_combout\ = (\MyLCD|LUT_INDEX\(4) & ((\MyLCD|Add18~8_combout\) # (!\MyLCD|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|Add18~8_combout\,
	combout => \MyLCD|Mux0~2_combout\);

-- Location: LCCOMB_X37_Y21_N14
\MyLCD|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~6_combout\ = (\MyLCD|Mux2~2_combout\ & (((\MyLCD|Mux0~3_combout\)))) # (!\MyLCD|Mux2~2_combout\ & ((\MyLCD|Mux0~3_combout\ & (\MyLCD|Mux0~5_combout\)) # (!\MyLCD|Mux0~3_combout\ & ((\MyLCD|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Mux2~2_combout\,
	datab => \MyLCD|Mux0~5_combout\,
	datac => \MyLCD|Mux0~3_combout\,
	datad => \MyLCD|Mux0~2_combout\,
	combout => \MyLCD|Mux0~6_combout\);

-- Location: LCCOMB_X38_Y18_N16
\MyLCD|mLCD_DATA[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|mLCD_DATA[6]~4_combout\ = (\MyLCD|mLCD_DATA[0]~8_combout\ & (\MyLCD|Add9~8_combout\)) # (!\MyLCD|mLCD_DATA[0]~8_combout\ & ((\MyLCD|Mux0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~8_combout\,
	datab => \MyLCD|Add9~8_combout\,
	datad => \MyLCD|Mux0~6_combout\,
	combout => \MyLCD|mLCD_DATA[6]~4_combout\);

-- Location: LCCOMB_X37_Y22_N12
\MyLCD|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~13_combout\ = (\MyLCD|Add6~8_combout\ & (\MyLCD|LUT_INDEX\(3) & \MyLCD|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add6~8_combout\,
	datab => \MyLCD|LUT_INDEX\(3),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|Mux0~13_combout\);

-- Location: LCCOMB_X37_Y22_N30
\MyLCD|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~7_combout\ = (\MyLCD|mLCD_DATA[0]~12_combout\ & (\MyLCD|mLCD_DATA[0]~13_combout\)) # (!\MyLCD|mLCD_DATA[0]~12_combout\ & ((\MyLCD|mLCD_DATA[0]~13_combout\ & (\MyLCD|Mux0~13_combout\)) # (!\MyLCD|mLCD_DATA[0]~13_combout\ & 
-- ((!\MyLCD|Add4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~12_combout\,
	datab => \MyLCD|mLCD_DATA[0]~13_combout\,
	datac => \MyLCD|Mux0~13_combout\,
	datad => \MyLCD|Add4~8_combout\,
	combout => \MyLCD|Mux0~7_combout\);

-- Location: LCCOMB_X36_Y18_N10
\MyLCD|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Add11~8_combout\ = \MyLCD|Add11~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \MyLCD|Add11~7\,
	combout => \MyLCD|Add11~8_combout\);

-- Location: LCCOMB_X36_Y19_N2
\MyLCD|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~8_combout\ = (\MyLCD|LUT_INDEX\(3) & (((\MyLCD|LUT_INDEX\(1))))) # (!\MyLCD|LUT_INDEX\(3) & ((\MyLCD|LUT_INDEX\(1) & ((!\MyLCD|Add11~8_combout\))) # (!\MyLCD|LUT_INDEX\(1) & (!\MyLCD|Add10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add10~8_combout\,
	datab => \MyLCD|LUT_INDEX\(3),
	datac => \MyLCD|LUT_INDEX\(1),
	datad => \MyLCD|Add11~8_combout\,
	combout => \MyLCD|Mux0~8_combout\);

-- Location: LCCOMB_X36_Y19_N8
\MyLCD|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~9_combout\ = (\MyLCD|LUT_INDEX\(3) & ((\MyLCD|Mux0~8_combout\ & ((!\MyLCD|Add16~8_combout\))) # (!\MyLCD|Mux0~8_combout\ & (!\MyLCD|Add15~8_combout\)))) # (!\MyLCD|LUT_INDEX\(3) & (((\MyLCD|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add15~8_combout\,
	datab => \MyLCD|LUT_INDEX\(3),
	datac => \MyLCD|Add16~8_combout\,
	datad => \MyLCD|Mux0~8_combout\,
	combout => \MyLCD|Mux0~9_combout\);

-- Location: LCCOMB_X37_Y22_N18
\MyLCD|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~10_combout\ = (\MyLCD|mLCD_DATA[0]~12_combout\ & ((\MyLCD|Mux0~7_combout\ & ((\MyLCD|Mux0~9_combout\))) # (!\MyLCD|Mux0~7_combout\ & (\MyLCD|Add5~8_combout\)))) # (!\MyLCD|mLCD_DATA[0]~12_combout\ & (\MyLCD|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~12_combout\,
	datab => \MyLCD|Mux0~7_combout\,
	datac => \MyLCD|Add5~8_combout\,
	datad => \MyLCD|Mux0~9_combout\,
	combout => \MyLCD|Mux0~10_combout\);

-- Location: LCCOMB_X38_Y18_N12
\MyLCD|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~11_combout\ = (\MyLCD|mLCD_DATA[0]~10_combout\ & (((\MyLCD|mLCD_DATA[0]~11_combout\)))) # (!\MyLCD|mLCD_DATA[0]~10_combout\ & ((\MyLCD|mLCD_DATA[0]~11_combout\ & (\MyLCD|Add21~8_combout\)) # (!\MyLCD|mLCD_DATA[0]~11_combout\ & 
-- ((\MyLCD|Mux0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_DATA[0]~10_combout\,
	datab => \MyLCD|Add21~8_combout\,
	datac => \MyLCD|mLCD_DATA[0]~11_combout\,
	datad => \MyLCD|Mux0~10_combout\,
	combout => \MyLCD|Mux0~11_combout\);

-- Location: LCCOMB_X38_Y18_N14
\MyLCD|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Mux0~12_combout\ = (\MyLCD|mLCD_DATA[0]~10_combout\ & ((\MyLCD|Mux0~11_combout\ & (!\MyLCD|Add22~8_combout\)) # (!\MyLCD|Mux0~11_combout\ & ((\MyLCD|Add20~8_combout\))))) # (!\MyLCD|mLCD_DATA[0]~10_combout\ & (((\MyLCD|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|Add22~8_combout\,
	datab => \MyLCD|Add20~8_combout\,
	datac => \MyLCD|mLCD_DATA[0]~10_combout\,
	datad => \MyLCD|Mux0~11_combout\,
	combout => \MyLCD|Mux0~12_combout\);

-- Location: LCFF_X38_Y18_N17
\MyLCD|mLCD_DATA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|mLCD_DATA[6]~4_combout\,
	sdata => \MyLCD|Mux0~12_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \MyLCD|mLCD_DATA[0]~20_combout\,
	sload => \MyLCD|mLCD_DATA[0]~17_combout\,
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(6));

-- Location: LCCOMB_X38_Y21_N2
\MyLCD|LUT_DATA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_DATA~0_combout\ = (!\MyLCD|LUT_INDEX\(1) & (\MyLCD|LUT_INDEX\(2) & (\MyLCD|LUT_INDEX\(4) $ (!\MyLCD|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(2),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|LUT_DATA~0_combout\);

-- Location: LCCOMB_X38_Y21_N10
\MyLCD|LUT_DATA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|LUT_DATA~1_combout\ = (\MyLCD|LUT_DATA~0_combout\ & (!\MyLCD|LUT_INDEX\(5) & !\MyLCD|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|LUT_DATA~0_combout\,
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|LUT_DATA~1_combout\);

-- Location: LCFF_X38_Y21_N11
\MyLCD|mLCD_DATA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|LUT_DATA~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_DATA\(7));

-- Location: LCCOMB_X64_Y4_N0
\myDecod01|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr7~0_combout\ = (\my_instruction_memory|RD[4]~3_combout\ & ((\my_instruction_memory|WideOr7~1_combout\ $ (\my_instruction_memory|WideOr8~1_combout\)) # (!\my_instruction_memory|WideOr6~1_combout\))) # 
-- (!\my_instruction_memory|RD[4]~3_combout\ & ((\my_instruction_memory|WideOr8~1_combout\) # (\my_instruction_memory|WideOr7~1_combout\ $ (!\my_instruction_memory|WideOr6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr7~0_combout\);

-- Location: LCCOMB_X64_Y4_N2
\myDecod01|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr6~0_combout\ = (\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|RD[4]~3_combout\ & (\my_instruction_memory|WideOr6~1_combout\ $ (!\my_instruction_memory|WideOr8~1_combout\)))) # 
-- (!\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|WideOr6~1_combout\ & ((\my_instruction_memory|RD[4]~3_combout\) # (\my_instruction_memory|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr6~0_combout\);

-- Location: LCCOMB_X64_Y4_N16
\myDecod01|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr5~0_combout\ = (\my_instruction_memory|WideOr8~1_combout\ & (((\my_instruction_memory|RD[4]~3_combout\ & \my_instruction_memory|WideOr6~1_combout\)))) # (!\my_instruction_memory|WideOr8~1_combout\ & 
-- ((\my_instruction_memory|WideOr7~1_combout\ & ((\my_instruction_memory|WideOr6~1_combout\))) # (!\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|RD[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr5~0_combout\);

-- Location: LCCOMB_X64_Y4_N14
\myDecod01|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr4~0_combout\ = (\my_instruction_memory|WideOr8~1_combout\ & ((\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|RD[4]~3_combout\)) # (!\my_instruction_memory|WideOr7~1_combout\ & (!\my_instruction_memory|RD[4]~3_combout\ 
-- & !\my_instruction_memory|WideOr6~1_combout\)))) # (!\my_instruction_memory|WideOr8~1_combout\ & (\my_instruction_memory|WideOr6~1_combout\ & (\my_instruction_memory|WideOr7~1_combout\ $ (\my_instruction_memory|RD[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr4~0_combout\);

-- Location: LCCOMB_X64_Y4_N12
\myDecod01|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr3~0_combout\ = (\my_instruction_memory|WideOr7~1_combout\ & (!\my_instruction_memory|WideOr6~1_combout\ & ((\my_instruction_memory|WideOr8~1_combout\) # (!\my_instruction_memory|RD[4]~3_combout\)))) # 
-- (!\my_instruction_memory|WideOr7~1_combout\ & (!\my_instruction_memory|RD[4]~3_combout\ & (\my_instruction_memory|WideOr6~1_combout\ & \my_instruction_memory|WideOr8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr3~0_combout\);

-- Location: LCCOMB_X64_Y4_N22
\myDecod01|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr2~0_combout\ = (\my_instruction_memory|WideOr6~1_combout\ & (\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|RD[4]~3_combout\ $ (\my_instruction_memory|WideOr8~1_combout\)))) # 
-- (!\my_instruction_memory|WideOr6~1_combout\ & ((\my_instruction_memory|RD[4]~3_combout\ & ((\my_instruction_memory|WideOr8~1_combout\))) # (!\my_instruction_memory|RD[4]~3_combout\ & (\my_instruction_memory|WideOr7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr2~0_combout\);

-- Location: LCCOMB_X64_Y4_N24
\myDecod01|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod01|WideOr1~0_combout\ = (\my_instruction_memory|WideOr7~1_combout\ & (!\my_instruction_memory|WideOr8~1_combout\ & (\my_instruction_memory|RD[4]~3_combout\ $ (\my_instruction_memory|WideOr6~1_combout\)))) # 
-- (!\my_instruction_memory|WideOr7~1_combout\ & (\my_instruction_memory|RD[4]~3_combout\ & (\my_instruction_memory|WideOr6~1_combout\ $ (\my_instruction_memory|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr7~1_combout\,
	datab => \my_instruction_memory|RD[4]~3_combout\,
	datac => \my_instruction_memory|WideOr6~1_combout\,
	datad => \my_instruction_memory|WideOr8~1_combout\,
	combout => \myDecod01|WideOr1~0_combout\);

-- Location: LCCOMB_X35_Y13_N4
\myDecod02|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr7~0_combout\ = (\my_instruction_memory|WideOr5~1_combout\ & ((\my_instruction_memory|RD[11]~5_combout\) # (\my_instruction_memory|WideOr3~1_combout\ $ (\my_instruction_memory|WideOr4~1_combout\)))) # 
-- (!\my_instruction_memory|WideOr5~1_combout\ & ((\my_instruction_memory|WideOr4~1_combout\) # (\my_instruction_memory|WideOr3~1_combout\ $ (\my_instruction_memory|RD[11]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr7~0_combout\);

-- Location: LCCOMB_X35_Y13_N22
\myDecod02|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr6~0_combout\ = (\my_instruction_memory|WideOr5~1_combout\ & (\my_instruction_memory|RD[11]~5_combout\ $ (((\my_instruction_memory|WideOr4~1_combout\) # (!\my_instruction_memory|WideOr3~1_combout\))))) # 
-- (!\my_instruction_memory|WideOr5~1_combout\ & (!\my_instruction_memory|WideOr3~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ & !\my_instruction_memory|RD[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr6~0_combout\);

-- Location: LCCOMB_X35_Y13_N24
\myDecod02|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr5~0_combout\ = (\my_instruction_memory|WideOr4~1_combout\ & (\my_instruction_memory|WideOr5~1_combout\ & ((!\my_instruction_memory|RD[11]~5_combout\)))) # (!\my_instruction_memory|WideOr4~1_combout\ & 
-- ((\my_instruction_memory|WideOr3~1_combout\ & ((!\my_instruction_memory|RD[11]~5_combout\))) # (!\my_instruction_memory|WideOr3~1_combout\ & (\my_instruction_memory|WideOr5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr5~0_combout\);

-- Location: LCCOMB_X35_Y13_N18
\myDecod02|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr4~0_combout\ = (\my_instruction_memory|WideOr4~1_combout\ & ((\my_instruction_memory|WideOr5~1_combout\ & (\my_instruction_memory|WideOr3~1_combout\)) # (!\my_instruction_memory|WideOr5~1_combout\ & 
-- (!\my_instruction_memory|WideOr3~1_combout\ & \my_instruction_memory|RD[11]~5_combout\)))) # (!\my_instruction_memory|WideOr4~1_combout\ & (!\my_instruction_memory|RD[11]~5_combout\ & (\my_instruction_memory|WideOr5~1_combout\ $ 
-- (\my_instruction_memory|WideOr3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr4~0_combout\);

-- Location: LCCOMB_X35_Y13_N28
\myDecod02|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr3~0_combout\ = (\my_instruction_memory|WideOr3~1_combout\ & (\my_instruction_memory|RD[11]~5_combout\ & ((\my_instruction_memory|WideOr4~1_combout\) # (!\my_instruction_memory|WideOr5~1_combout\)))) # 
-- (!\my_instruction_memory|WideOr3~1_combout\ & (!\my_instruction_memory|WideOr5~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ & !\my_instruction_memory|RD[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr3~0_combout\);

-- Location: LCCOMB_X35_Y13_N26
\myDecod02|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr2~0_combout\ = (\my_instruction_memory|WideOr4~1_combout\ & ((\my_instruction_memory|WideOr5~1_combout\ & ((\my_instruction_memory|RD[11]~5_combout\))) # (!\my_instruction_memory|WideOr5~1_combout\ & 
-- (\my_instruction_memory|WideOr3~1_combout\)))) # (!\my_instruction_memory|WideOr4~1_combout\ & (\my_instruction_memory|WideOr3~1_combout\ & (\my_instruction_memory|WideOr5~1_combout\ $ (\my_instruction_memory|RD[11]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr2~0_combout\);

-- Location: LCCOMB_X35_Y13_N8
\myDecod02|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod02|WideOr1~0_combout\ = (\my_instruction_memory|WideOr3~1_combout\ & (!\my_instruction_memory|WideOr4~1_combout\ & (\my_instruction_memory|WideOr5~1_combout\ $ (!\my_instruction_memory|RD[11]~5_combout\)))) # 
-- (!\my_instruction_memory|WideOr3~1_combout\ & (\my_instruction_memory|WideOr5~1_combout\ & (\my_instruction_memory|WideOr4~1_combout\ $ (!\my_instruction_memory|RD[11]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr5~1_combout\,
	datab => \my_instruction_memory|WideOr3~1_combout\,
	datac => \my_instruction_memory|WideOr4~1_combout\,
	datad => \my_instruction_memory|RD[11]~5_combout\,
	combout => \myDecod02|WideOr1~0_combout\);

-- Location: LCCOMB_X34_Y19_N16
\myDecod03|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod03|Decoder0~0_combout\ = (\my_program_counter|PC\(3) & (!\my_instruction_memory|WideOr2~1_combout\ & \my_instruction_memory|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_program_counter|PC\(3),
	datab => \my_instruction_memory|WideOr2~1_combout\,
	datad => \my_instruction_memory|Decoder0~0_combout\,
	combout => \myDecod03|Decoder0~0_combout\);

-- Location: LCCOMB_X33_Y20_N28
\myDecod03|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod03|Decoder0~1_combout\ = (\my_instruction_memory|Decoder0~0_combout\ & (\my_program_counter|PC\(3) & \my_instruction_memory|WideOr2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~0_combout\,
	datab => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|WideOr2~1_combout\,
	combout => \myDecod03|Decoder0~1_combout\);

-- Location: LCCOMB_X33_Y20_N26
\myDecod05|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr7~0_combout\ = ((\my_instruction_memory|Decoder0~0_combout\ & !\my_program_counter|PC\(3))) # (!\my_instruction_memory|WideOr1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~0_combout\,
	datab => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myDecod05|WideOr7~0_combout\);

-- Location: LCCOMB_X33_Y20_N4
\myDecod05|WideOr6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr6~2_combout\ = (\my_instruction_memory|WideOr1~1_combout\ & (((\my_instruction_memory|RD[20]~8_combout\)))) # (!\my_instruction_memory|WideOr1~1_combout\ & (((\my_program_counter|PC\(3))) # (!\my_instruction_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \my_instruction_memory|Decoder0~0_combout\,
	datac => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_program_counter|PC\(3),
	combout => \myDecod05|WideOr6~2_combout\);

-- Location: LCCOMB_X33_Y20_N18
\myDecod05|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr5~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & ((\my_program_counter|PC\(3)) # (!\my_instruction_memory|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~0_combout\,
	datab => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_program_counter|PC\(3),
	combout => \myDecod05|WideOr5~0_combout\);

-- Location: LCCOMB_X33_Y20_N8
\myDecod05|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr4~0_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & (\my_instruction_memory|WideOr1~1_combout\ $ (((\my_instruction_memory|Decoder0~0_combout\ & !\my_program_counter|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~1_combout\,
	datab => \my_instruction_memory|Decoder0~0_combout\,
	datac => \my_instruction_memory|RD[20]~8_combout\,
	datad => \my_program_counter|PC\(3),
	combout => \myDecod05|WideOr4~0_combout\);

-- Location: LCCOMB_X37_Y22_N16
\myDecod05|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr3~0_combout\ = (\my_instruction_memory|WideOr1~1_combout\) # (\my_instruction_memory|RD[20]~8_combout\ $ (((\my_instruction_memory|Decoder0~0_combout\ & !\my_program_counter|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~0_combout\,
	datab => \my_instruction_memory|WideOr1~1_combout\,
	datac => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|RD[20]~8_combout\,
	combout => \myDecod05|WideOr3~0_combout\);

-- Location: LCCOMB_X33_Y20_N22
\myDecod05|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr2~0_combout\ = (\my_instruction_memory|Decoder0~0_combout\ & (!\my_program_counter|PC\(3) & !\my_instruction_memory|WideOr1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|Decoder0~0_combout\,
	datab => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|WideOr1~1_combout\,
	combout => \myDecod05|WideOr2~0_combout\);

-- Location: LCCOMB_X33_Y20_N14
\myDecod05|WideOr6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod05|WideOr6~3_combout\ = (\my_instruction_memory|RD[20]~8_combout\ & ((\my_instruction_memory|WideOr1~0_combout\) # ((\my_program_counter|PC\(5)) # (!\my_instruction_memory|RD[20]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr1~0_combout\,
	datab => \my_instruction_memory|RD[20]~4_combout\,
	datac => \my_program_counter|PC\(5),
	datad => \my_instruction_memory|RD[20]~8_combout\,
	combout => \myDecod05|WideOr6~3_combout\);

-- Location: LCCOMB_X33_Y20_N16
\myDecod06|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDecod06|Decoder0~2_combout\ = (!\my_program_counter|PC\(3) & (\my_instruction_memory|Decoder0~0_combout\ & ((\my_instruction_memory|WideOr0~0_combout\) # (!\my_instruction_memory|RD[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_instruction_memory|WideOr0~0_combout\,
	datab => \my_program_counter|PC\(3),
	datac => \my_instruction_memory|Decoder0~0_combout\,
	datad => \my_instruction_memory|RD[20]~0_combout\,
	combout => \myDecod06|Decoder0~2_combout\);

-- Location: LCCOMB_X36_Y20_N24
\my_instruction_memory|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_instruction_memory|Decoder0~2_combout\ = (!\my_program_counter|PC\(3) & \my_instruction_memory|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_program_counter|PC\(3),
	datad => \my_instruction_memory|Decoder0~0_combout\,
	combout => \my_instruction_memory|Decoder0~2_combout\);

-- Location: LCCOMB_X58_Y17_N8
\myDiv_freq|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~2_combout\ = (\myDiv_freq|cont\(1) & (!\myDiv_freq|Add0~1\)) # (!\myDiv_freq|cont\(1) & ((\myDiv_freq|Add0~1\) # (GND)))
-- \myDiv_freq|Add0~3\ = CARRY((!\myDiv_freq|Add0~1\) # (!\myDiv_freq|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(1),
	datad => VCC,
	cin => \myDiv_freq|Add0~1\,
	combout => \myDiv_freq|Add0~2_combout\,
	cout => \myDiv_freq|Add0~3\);

-- Location: LCFF_X58_Y17_N9
\myDiv_freq|cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~2_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(1));

-- Location: LCCOMB_X58_Y17_N10
\myDiv_freq|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~4_combout\ = (\myDiv_freq|cont\(2) & (\myDiv_freq|Add0~3\ $ (GND))) # (!\myDiv_freq|cont\(2) & (!\myDiv_freq|Add0~3\ & VCC))
-- \myDiv_freq|Add0~5\ = CARRY((\myDiv_freq|cont\(2) & !\myDiv_freq|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(2),
	datad => VCC,
	cin => \myDiv_freq|Add0~3\,
	combout => \myDiv_freq|Add0~4_combout\,
	cout => \myDiv_freq|Add0~5\);

-- Location: LCCOMB_X58_Y17_N14
\myDiv_freq|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~8_combout\ = (\myDiv_freq|cont\(4) & (\myDiv_freq|Add0~7\ $ (GND))) # (!\myDiv_freq|cont\(4) & (!\myDiv_freq|Add0~7\ & VCC))
-- \myDiv_freq|Add0~9\ = CARRY((\myDiv_freq|cont\(4) & !\myDiv_freq|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(4),
	datad => VCC,
	cin => \myDiv_freq|Add0~7\,
	combout => \myDiv_freq|Add0~8_combout\,
	cout => \myDiv_freq|Add0~9\);

-- Location: LCFF_X58_Y17_N15
\myDiv_freq|cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~8_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(4));

-- Location: LCCOMB_X58_Y17_N16
\myDiv_freq|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~10_combout\ = (\myDiv_freq|cont\(5) & (!\myDiv_freq|Add0~9\)) # (!\myDiv_freq|cont\(5) & ((\myDiv_freq|Add0~9\) # (GND)))
-- \myDiv_freq|Add0~11\ = CARRY((!\myDiv_freq|Add0~9\) # (!\myDiv_freq|cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(5),
	datad => VCC,
	cin => \myDiv_freq|Add0~9\,
	combout => \myDiv_freq|Add0~10_combout\,
	cout => \myDiv_freq|Add0~11\);

-- Location: LCCOMB_X57_Y16_N0
\myDiv_freq|cont~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~7_combout\ = (!\myDiv_freq|Equal0~8_combout\ & \myDiv_freq|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDiv_freq|Equal0~8_combout\,
	datad => \myDiv_freq|Add0~10_combout\,
	combout => \myDiv_freq|cont~7_combout\);

-- Location: LCFF_X57_Y16_N1
\myDiv_freq|cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~7_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(5));

-- Location: LCCOMB_X58_Y17_N18
\myDiv_freq|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~12_combout\ = (\myDiv_freq|cont\(6) & (\myDiv_freq|Add0~11\ $ (GND))) # (!\myDiv_freq|cont\(6) & (!\myDiv_freq|Add0~11\ & VCC))
-- \myDiv_freq|Add0~13\ = CARRY((\myDiv_freq|cont\(6) & !\myDiv_freq|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(6),
	datad => VCC,
	cin => \myDiv_freq|Add0~11\,
	combout => \myDiv_freq|Add0~12_combout\,
	cout => \myDiv_freq|Add0~13\);

-- Location: LCFF_X58_Y17_N19
\myDiv_freq|cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~12_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(6));

-- Location: LCCOMB_X57_Y16_N4
\myDiv_freq|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~6_combout\ = (\myDiv_freq|cont\(3) & (!\myDiv_freq|cont\(6) & (\myDiv_freq|cont\(4) & !\myDiv_freq|cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(3),
	datab => \myDiv_freq|cont\(6),
	datac => \myDiv_freq|cont\(4),
	datad => \myDiv_freq|cont\(5),
	combout => \myDiv_freq|Equal0~6_combout\);

-- Location: LCFF_X58_Y17_N11
\myDiv_freq|cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~4_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(2));

-- Location: LCCOMB_X58_Y17_N0
\myDiv_freq|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~7_combout\ = (\myDiv_freq|cont\(0) & (\myDiv_freq|cont\(1) & \myDiv_freq|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(0),
	datac => \myDiv_freq|cont\(1),
	datad => \myDiv_freq|cont\(2),
	combout => \myDiv_freq|Equal0~7_combout\);

-- Location: LCCOMB_X58_Y17_N20
\myDiv_freq|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~14_combout\ = (\myDiv_freq|cont\(7) & (!\myDiv_freq|Add0~13\)) # (!\myDiv_freq|cont\(7) & ((\myDiv_freq|Add0~13\) # (GND)))
-- \myDiv_freq|Add0~15\ = CARRY((!\myDiv_freq|Add0~13\) # (!\myDiv_freq|cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(7),
	datad => VCC,
	cin => \myDiv_freq|Add0~13\,
	combout => \myDiv_freq|Add0~14_combout\,
	cout => \myDiv_freq|Add0~15\);

-- Location: LCCOMB_X57_Y16_N2
\myDiv_freq|cont~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~6_combout\ = (!\myDiv_freq|Equal0~8_combout\ & \myDiv_freq|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDiv_freq|Equal0~8_combout\,
	datad => \myDiv_freq|Add0~14_combout\,
	combout => \myDiv_freq|cont~6_combout\);

-- Location: LCFF_X57_Y16_N3
\myDiv_freq|cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~6_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(7));

-- Location: LCCOMB_X58_Y17_N22
\myDiv_freq|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~16_combout\ = (\myDiv_freq|cont\(8) & (\myDiv_freq|Add0~15\ $ (GND))) # (!\myDiv_freq|cont\(8) & (!\myDiv_freq|Add0~15\ & VCC))
-- \myDiv_freq|Add0~17\ = CARRY((\myDiv_freq|cont\(8) & !\myDiv_freq|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(8),
	datad => VCC,
	cin => \myDiv_freq|Add0~15\,
	combout => \myDiv_freq|Add0~16_combout\,
	cout => \myDiv_freq|Add0~17\);

-- Location: LCCOMB_X57_Y16_N18
\myDiv_freq|cont~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~5_combout\ = (!\myDiv_freq|Equal0~8_combout\ & \myDiv_freq|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDiv_freq|Equal0~8_combout\,
	datad => \myDiv_freq|Add0~16_combout\,
	combout => \myDiv_freq|cont~5_combout\);

-- Location: LCFF_X57_Y16_N19
\myDiv_freq|cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~5_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(8));

-- Location: LCCOMB_X58_Y17_N26
\myDiv_freq|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~20_combout\ = (\myDiv_freq|cont\(10) & (\myDiv_freq|Add0~19\ $ (GND))) # (!\myDiv_freq|cont\(10) & (!\myDiv_freq|Add0~19\ & VCC))
-- \myDiv_freq|Add0~21\ = CARRY((\myDiv_freq|cont\(10) & !\myDiv_freq|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(10),
	datad => VCC,
	cin => \myDiv_freq|Add0~19\,
	combout => \myDiv_freq|Add0~20_combout\,
	cout => \myDiv_freq|Add0~21\);

-- Location: LCCOMB_X57_Y16_N22
\myDiv_freq|cont~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~4_combout\ = (!\myDiv_freq|Equal0~8_combout\ & \myDiv_freq|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDiv_freq|Equal0~8_combout\,
	datad => \myDiv_freq|Add0~20_combout\,
	combout => \myDiv_freq|cont~4_combout\);

-- Location: LCFF_X57_Y16_N23
\myDiv_freq|cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~4_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(10));

-- Location: LCCOMB_X58_Y17_N28
\myDiv_freq|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~22_combout\ = (\myDiv_freq|cont\(11) & (!\myDiv_freq|Add0~21\)) # (!\myDiv_freq|cont\(11) & ((\myDiv_freq|Add0~21\) # (GND)))
-- \myDiv_freq|Add0~23\ = CARRY((!\myDiv_freq|Add0~21\) # (!\myDiv_freq|cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(11),
	datad => VCC,
	cin => \myDiv_freq|Add0~21\,
	combout => \myDiv_freq|Add0~22_combout\,
	cout => \myDiv_freq|Add0~23\);

-- Location: LCFF_X58_Y17_N29
\myDiv_freq|cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~22_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(11));

-- Location: LCCOMB_X58_Y17_N30
\myDiv_freq|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~24_combout\ = (\myDiv_freq|cont\(12) & (\myDiv_freq|Add0~23\ $ (GND))) # (!\myDiv_freq|cont\(12) & (!\myDiv_freq|Add0~23\ & VCC))
-- \myDiv_freq|Add0~25\ = CARRY((\myDiv_freq|cont\(12) & !\myDiv_freq|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(12),
	datad => VCC,
	cin => \myDiv_freq|Add0~23\,
	combout => \myDiv_freq|Add0~24_combout\,
	cout => \myDiv_freq|Add0~25\);

-- Location: LCFF_X58_Y17_N31
\myDiv_freq|cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~24_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(12));

-- Location: LCCOMB_X58_Y16_N2
\myDiv_freq|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~28_combout\ = (\myDiv_freq|cont\(14) & (\myDiv_freq|Add0~27\ $ (GND))) # (!\myDiv_freq|cont\(14) & (!\myDiv_freq|Add0~27\ & VCC))
-- \myDiv_freq|Add0~29\ = CARRY((\myDiv_freq|cont\(14) & !\myDiv_freq|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(14),
	datad => VCC,
	cin => \myDiv_freq|Add0~27\,
	combout => \myDiv_freq|Add0~28_combout\,
	cout => \myDiv_freq|Add0~29\);

-- Location: LCFF_X58_Y16_N3
\myDiv_freq|cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~28_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(14));

-- Location: LCCOMB_X58_Y16_N4
\myDiv_freq|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~30_combout\ = (\myDiv_freq|cont\(15) & (!\myDiv_freq|Add0~29\)) # (!\myDiv_freq|cont\(15) & ((\myDiv_freq|Add0~29\) # (GND)))
-- \myDiv_freq|Add0~31\ = CARRY((!\myDiv_freq|Add0~29\) # (!\myDiv_freq|cont\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(15),
	datad => VCC,
	cin => \myDiv_freq|Add0~29\,
	combout => \myDiv_freq|Add0~30_combout\,
	cout => \myDiv_freq|Add0~31\);

-- Location: LCFF_X58_Y16_N5
\myDiv_freq|cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~30_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(15));

-- Location: LCCOMB_X58_Y16_N8
\myDiv_freq|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~34_combout\ = (\myDiv_freq|cont\(17) & (!\myDiv_freq|Add0~33\)) # (!\myDiv_freq|cont\(17) & ((\myDiv_freq|Add0~33\) # (GND)))
-- \myDiv_freq|Add0~35\ = CARRY((!\myDiv_freq|Add0~33\) # (!\myDiv_freq|cont\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(17),
	datad => VCC,
	cin => \myDiv_freq|Add0~33\,
	combout => \myDiv_freq|Add0~34_combout\,
	cout => \myDiv_freq|Add0~35\);

-- Location: LCCOMB_X58_Y16_N30
\myDiv_freq|cont~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~2_combout\ = (\myDiv_freq|Add0~34_combout\ & !\myDiv_freq|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDiv_freq|Add0~34_combout\,
	datad => \myDiv_freq|Equal0~8_combout\,
	combout => \myDiv_freq|cont~2_combout\);

-- Location: LCFF_X58_Y16_N31
\myDiv_freq|cont[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~2_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(17));

-- Location: LCCOMB_X58_Y16_N12
\myDiv_freq|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~38_combout\ = (\myDiv_freq|cont\(19) & (!\myDiv_freq|Add0~37\)) # (!\myDiv_freq|cont\(19) & ((\myDiv_freq|Add0~37\) # (GND)))
-- \myDiv_freq|Add0~39\ = CARRY((!\myDiv_freq|Add0~37\) # (!\myDiv_freq|cont\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(19),
	datad => VCC,
	cin => \myDiv_freq|Add0~37\,
	combout => \myDiv_freq|Add0~38_combout\,
	cout => \myDiv_freq|Add0~39\);

-- Location: LCCOMB_X58_Y16_N14
\myDiv_freq|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~40_combout\ = (\myDiv_freq|cont\(20) & (\myDiv_freq|Add0~39\ $ (GND))) # (!\myDiv_freq|cont\(20) & (!\myDiv_freq|Add0~39\ & VCC))
-- \myDiv_freq|Add0~41\ = CARRY((\myDiv_freq|cont\(20) & !\myDiv_freq|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(20),
	datad => VCC,
	cin => \myDiv_freq|Add0~39\,
	combout => \myDiv_freq|Add0~40_combout\,
	cout => \myDiv_freq|Add0~41\);

-- Location: LCFF_X58_Y16_N15
\myDiv_freq|cont[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~40_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(20));

-- Location: LCFF_X58_Y16_N13
\myDiv_freq|cont[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~38_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(19));

-- Location: LCCOMB_X58_Y16_N16
\myDiv_freq|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~42_combout\ = (\myDiv_freq|cont\(21) & (!\myDiv_freq|Add0~41\)) # (!\myDiv_freq|cont\(21) & ((\myDiv_freq|Add0~41\) # (GND)))
-- \myDiv_freq|Add0~43\ = CARRY((!\myDiv_freq|Add0~41\) # (!\myDiv_freq|cont\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(21),
	datad => VCC,
	cin => \myDiv_freq|Add0~41\,
	combout => \myDiv_freq|Add0~42_combout\,
	cout => \myDiv_freq|Add0~43\);

-- Location: LCCOMB_X58_Y16_N28
\myDiv_freq|cont~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|cont~0_combout\ = (\myDiv_freq|Add0~42_combout\ & !\myDiv_freq|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDiv_freq|Add0~42_combout\,
	datad => \myDiv_freq|Equal0~8_combout\,
	combout => \myDiv_freq|cont~0_combout\);

-- Location: LCFF_X58_Y16_N29
\myDiv_freq|cont[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|cont~0_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(21));

-- Location: LCCOMB_X57_Y16_N28
\myDiv_freq|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~1_combout\ = (!\myDiv_freq|cont\(22) & (!\myDiv_freq|cont\(20) & (!\myDiv_freq|cont\(19) & \myDiv_freq|cont\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(22),
	datab => \myDiv_freq|cont\(20),
	datac => \myDiv_freq|cont\(19),
	datad => \myDiv_freq|cont\(21),
	combout => \myDiv_freq|Equal0~1_combout\);

-- Location: LCCOMB_X57_Y16_N16
\myDiv_freq|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~3_combout\ = (\myDiv_freq|cont\(13) & (!\myDiv_freq|cont\(14) & (!\myDiv_freq|cont\(12) & !\myDiv_freq|cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(13),
	datab => \myDiv_freq|cont\(14),
	datac => \myDiv_freq|cont\(12),
	datad => \myDiv_freq|cont\(11),
	combout => \myDiv_freq|Equal0~3_combout\);

-- Location: LCCOMB_X58_Y16_N18
\myDiv_freq|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~44_combout\ = (\myDiv_freq|cont\(22) & (\myDiv_freq|Add0~43\ $ (GND))) # (!\myDiv_freq|cont\(22) & (!\myDiv_freq|Add0~43\ & VCC))
-- \myDiv_freq|Add0~45\ = CARRY((\myDiv_freq|cont\(22) & !\myDiv_freq|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(22),
	datad => VCC,
	cin => \myDiv_freq|Add0~43\,
	combout => \myDiv_freq|Add0~44_combout\,
	cout => \myDiv_freq|Add0~45\);

-- Location: LCFF_X58_Y16_N19
\myDiv_freq|cont[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~44_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(22));

-- Location: LCCOMB_X58_Y16_N20
\myDiv_freq|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~46_combout\ = (\myDiv_freq|cont\(23) & (!\myDiv_freq|Add0~45\)) # (!\myDiv_freq|cont\(23) & ((\myDiv_freq|Add0~45\) # (GND)))
-- \myDiv_freq|Add0~47\ = CARRY((!\myDiv_freq|Add0~45\) # (!\myDiv_freq|cont\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(23),
	datad => VCC,
	cin => \myDiv_freq|Add0~45\,
	combout => \myDiv_freq|Add0~46_combout\,
	cout => \myDiv_freq|Add0~47\);

-- Location: LCCOMB_X58_Y16_N22
\myDiv_freq|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Add0~48_combout\ = (\myDiv_freq|cont\(24) & (\myDiv_freq|Add0~47\ $ (GND))) # (!\myDiv_freq|cont\(24) & (!\myDiv_freq|Add0~47\ & VCC))
-- \myDiv_freq|Add0~49\ = CARRY((\myDiv_freq|cont\(24) & !\myDiv_freq|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDiv_freq|cont\(24),
	datad => VCC,
	cin => \myDiv_freq|Add0~47\,
	combout => \myDiv_freq|Add0~48_combout\,
	cout => \myDiv_freq|Add0~49\);

-- Location: LCFF_X58_Y16_N23
\myDiv_freq|cont[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~48_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(24));

-- Location: LCFF_X58_Y16_N25
\myDiv_freq|cont[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~50_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(25));

-- Location: LCFF_X58_Y16_N21
\myDiv_freq|cont[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|Add0~46_combout\,
	aclr => \ALT_INV_KEY[2]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|cont\(23));

-- Location: LCCOMB_X57_Y16_N12
\myDiv_freq|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~0_combout\ = (!\myDiv_freq|cont\(26) & (!\myDiv_freq|cont\(25) & (!\myDiv_freq|cont\(24) & !\myDiv_freq|cont\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|cont\(26),
	datab => \myDiv_freq|cont\(25),
	datac => \myDiv_freq|cont\(24),
	datad => \myDiv_freq|cont\(23),
	combout => \myDiv_freq|Equal0~0_combout\);

-- Location: LCCOMB_X57_Y16_N26
\myDiv_freq|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~4_combout\ = (\myDiv_freq|Equal0~2_combout\ & (\myDiv_freq|Equal0~1_combout\ & (\myDiv_freq|Equal0~3_combout\ & \myDiv_freq|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|Equal0~2_combout\,
	datab => \myDiv_freq|Equal0~1_combout\,
	datac => \myDiv_freq|Equal0~3_combout\,
	datad => \myDiv_freq|Equal0~0_combout\,
	combout => \myDiv_freq|Equal0~4_combout\);

-- Location: LCCOMB_X57_Y16_N24
\myDiv_freq|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|Equal0~8_combout\ = (\myDiv_freq|Equal0~5_combout\ & (\myDiv_freq|Equal0~6_combout\ & (\myDiv_freq|Equal0~7_combout\ & \myDiv_freq|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDiv_freq|Equal0~5_combout\,
	datab => \myDiv_freq|Equal0~6_combout\,
	datac => \myDiv_freq|Equal0~7_combout\,
	datad => \myDiv_freq|Equal0~4_combout\,
	combout => \myDiv_freq|Equal0~8_combout\);

-- Location: LCCOMB_X57_Y16_N8
\myDiv_freq|low_clock~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \myDiv_freq|low_clock~0_combout\ = \myDiv_freq|low_clock~regout\ $ (((\KEY~combout\(2) & \myDiv_freq|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(2),
	datac => \myDiv_freq|low_clock~regout\,
	datad => \myDiv_freq|Equal0~8_combout\,
	combout => \myDiv_freq|low_clock~0_combout\);

-- Location: LCFF_X57_Y16_N9
\myDiv_freq|low_clock\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \myDiv_freq|low_clock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \myDiv_freq|low_clock~regout\);

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2),
	combout => \KEY~combout\(2));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1),
	combout => \KEY~combout\(1));

-- Location: LCCOMB_X25_Y23_N18
\MyLCD|u0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector4~0_combout\ = (\MyLCD|u0|Cont\(4) & ((\MyLCD|u0|ST.10~regout\) # ((\MyLCD|u0|ST.01~regout\) # (!\MyLCD|u0|ST.00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|ST.10~regout\,
	datab => \MyLCD|u0|ST.01~regout\,
	datac => \MyLCD|u0|ST.00~regout\,
	datad => \MyLCD|u0|Cont\(4),
	combout => \MyLCD|u0|Selector4~0_combout\);

-- Location: LCCOMB_X25_Y23_N22
\MyLCD|u0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector2~0_combout\ = (\MyLCD|u0|ST.01~regout\) # ((\MyLCD|u0|ST.10~regout\ & !\MyLCD|u0|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|ST.01~regout\,
	datac => \MyLCD|u0|ST.10~regout\,
	datad => \MyLCD|u0|Cont\(4),
	combout => \MyLCD|u0|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y22_N24
\MyLCD|u0|oDone~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|oDone~0_combout\ = (\MyLCD|u0|oDone~regout\ & ((\MyLCD|u0|preStart~regout\) # (!\MyLCD|mLCD_Start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|preStart~regout\,
	datac => \MyLCD|mLCD_Start~regout\,
	datad => \MyLCD|u0|oDone~regout\,
	combout => \MyLCD|u0|oDone~0_combout\);

-- Location: LCCOMB_X25_Y22_N30
\MyLCD|u0|oDone~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|oDone~1_combout\ = (\MyLCD|u0|oDone~0_combout\) # ((\MyLCD|u0|ST.11~regout\ & \MyLCD|u0|mStart~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|u0|ST.11~regout\,
	datac => \MyLCD|u0|oDone~0_combout\,
	datad => \MyLCD|u0|mStart~regout\,
	combout => \MyLCD|u0|oDone~1_combout\);

-- Location: LCFF_X25_Y22_N31
\MyLCD|u0|oDone\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|oDone~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|oDone~regout\);

-- Location: LCCOMB_X25_Y22_N18
\MyLCD|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Selector0~0_combout\ = (\MyLCD|mLCD_Start~regout\ & ((!\MyLCD|u0|oDone~regout\) # (!\MyLCD|mLCD_ST.000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|mLCD_ST.000001~regout\,
	datac => \MyLCD|mLCD_Start~regout\,
	datad => \MyLCD|u0|oDone~regout\,
	combout => \MyLCD|Selector0~0_combout\);

-- Location: LCCOMB_X25_Y22_N16
\MyLCD|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|Selector0~1_combout\ = (\MyLCD|Selector0~0_combout\) # ((!\MyLCD|mLCD_ST.000010~regout\ & (!\MyLCD|mLCD_ST.000011~regout\ & !\MyLCD|mLCD_ST.000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_ST.000010~regout\,
	datab => \MyLCD|Selector0~0_combout\,
	datac => \MyLCD|mLCD_ST.000011~regout\,
	datad => \MyLCD|mLCD_ST.000001~regout\,
	combout => \MyLCD|Selector0~1_combout\);

-- Location: LCFF_X25_Y22_N17
\MyLCD|mLCD_Start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|Selector0~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_Start~regout\);

-- Location: LCFF_X25_Y22_N23
\MyLCD|u0|preStart\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \MyLCD|mLCD_Start~regout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|preStart~regout\);

-- Location: LCCOMB_X25_Y22_N6
\MyLCD|u0|mStart~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|mStart~0_combout\ = (\MyLCD|u0|mStart~regout\ & (((!\MyLCD|u0|ST.11~regout\)))) # (!\MyLCD|u0|mStart~regout\ & (\MyLCD|mLCD_Start~regout\ & (!\MyLCD|u0|preStart~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|mLCD_Start~regout\,
	datab => \MyLCD|u0|preStart~regout\,
	datac => \MyLCD|u0|mStart~regout\,
	datad => \MyLCD|u0|ST.11~regout\,
	combout => \MyLCD|u0|mStart~0_combout\);

-- Location: LCFF_X25_Y22_N7
\MyLCD|u0|mStart\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|mStart~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|mStart~regout\);

-- Location: LCFF_X25_Y23_N23
\MyLCD|u0|ST.10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector2~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|ST.10~regout\);

-- Location: LCCOMB_X25_Y23_N28
\MyLCD|u0|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector4~1_combout\ = (\MyLCD|u0|Selector4~0_combout\) # ((\MyLCD|u0|Add0~8_combout\ & \MyLCD|u0|ST.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|Add0~8_combout\,
	datab => \MyLCD|u0|Selector4~0_combout\,
	datad => \MyLCD|u0|ST.10~regout\,
	combout => \MyLCD|u0|Selector4~1_combout\);

-- Location: LCFF_X25_Y23_N29
\MyLCD|u0|Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector4~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|Cont\(4));

-- Location: LCCOMB_X25_Y22_N26
\MyLCD|u0|ST~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|ST~14_combout\ = (\MyLCD|u0|Cont\(4) & \MyLCD|u0|ST.10~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|u0|Cont\(4),
	datad => \MyLCD|u0|ST.10~regout\,
	combout => \MyLCD|u0|ST~14_combout\);

-- Location: LCFF_X25_Y22_N27
\MyLCD|u0|ST.11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|ST~14_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|ST.11~regout\);

-- Location: LCCOMB_X25_Y22_N4
\MyLCD|u0|ST.00~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|ST.00~0_combout\ = !\MyLCD|u0|ST.11~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MyLCD|u0|ST.11~regout\,
	combout => \MyLCD|u0|ST.00~0_combout\);

-- Location: LCFF_X25_Y22_N5
\MyLCD|u0|ST.00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|ST.00~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|ST.00~regout\);

-- Location: LCCOMB_X25_Y23_N26
\MyLCD|u0|ST.01~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|ST.01~0_combout\ = !\MyLCD|u0|ST.00~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MyLCD|u0|ST.00~regout\,
	combout => \MyLCD|u0|ST.01~0_combout\);

-- Location: LCFF_X25_Y23_N27
\MyLCD|u0|ST.01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|ST.01~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|ST.01~regout\);

-- Location: LCCOMB_X25_Y23_N20
\MyLCD|u0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|u0|Selector3~0_combout\ = (\MyLCD|u0|ST.01~regout\) # ((\MyLCD|u0|LCD_EN~regout\ & ((\MyLCD|u0|ST.10~regout\) # (!\MyLCD|u0|ST.00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|u0|ST.00~regout\,
	datab => \MyLCD|u0|ST.01~regout\,
	datac => \MyLCD|u0|LCD_EN~regout\,
	datad => \MyLCD|u0|ST.10~regout\,
	combout => \MyLCD|u0|Selector3~0_combout\);

-- Location: LCFF_X25_Y23_N21
\MyLCD|u0|LCD_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|u0|Selector3~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|u0|mStart~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|u0|LCD_EN~regout\);

-- Location: LCCOMB_X38_Y21_N26
\MyLCD|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|WideOr0~0_combout\ = (\MyLCD|LUT_INDEX\(2) & ((\MyLCD|LUT_INDEX\(1)) # (\MyLCD|LUT_INDEX\(4) $ (\MyLCD|LUT_INDEX\(0))))) # (!\MyLCD|LUT_INDEX\(2) & (\MyLCD|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyLCD|LUT_INDEX\(4),
	datab => \MyLCD|LUT_INDEX\(1),
	datac => \MyLCD|LUT_INDEX\(2),
	datad => \MyLCD|LUT_INDEX\(0),
	combout => \MyLCD|WideOr0~0_combout\);

-- Location: LCCOMB_X38_Y21_N16
\MyLCD|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MyLCD|WideOr0~1_combout\ = (\MyLCD|WideOr0~0_combout\) # ((\MyLCD|LUT_INDEX\(5)) # (\MyLCD|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyLCD|WideOr0~0_combout\,
	datac => \MyLCD|LUT_INDEX\(5),
	datad => \MyLCD|LUT_INDEX\(3),
	combout => \MyLCD|WideOr0~1_combout\);

-- Location: LCFF_X38_Y21_N17
\MyLCD|mLCD_RS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \MyLCD|WideOr0~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \MyLCD|ALT_INV_mLCD_ST.000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MyLCD|mLCD_RS~regout\);

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|MemWrite~combout\,
	oe => \my_unit_control|ImmSrc[1]_187~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|ULAControl\(0),
	oe => \my_unit_control|ImmSrc[1]_187~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_LEDR(6));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|ResultSrc$latch~combout\,
	oe => \my_unit_control|RegWrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_LEDR(8));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(0));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(1));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(2));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(3));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(4));

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(5));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(6));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_DATA\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(7));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(0));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(1));

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(2));

-- Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(3));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(4));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(5));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(6));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(7));

-- Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(8));

-- Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(9));

-- Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(10));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(11));

-- Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(12));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(13));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(14));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(15));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(16));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(17));

-- Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(18));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(19));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(20));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(21));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(22));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(23));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(24));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(25));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(26));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(27));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(28));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(29));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(30));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(31));

-- Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(32));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(33));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(34));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(35));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(0));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(1));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(2));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(3));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(4));

-- Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(5));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(6));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(7));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(8));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(9));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(10));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(11));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(12));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(13));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(14));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(15));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(16));

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(17));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(18));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(19));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(20));

-- Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(21));

-- Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(22));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(23));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(24));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(25));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(26));

-- Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(27));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(28));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(29));

-- Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(30));

-- Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(31));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(32));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(33));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(34));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(35));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_27);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|WideOr9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|ALT_INV_WideOr9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|ALT_INV_WideOr9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|ALT_INV_WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod01|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|ALT_INV_WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod02|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|ALT_INV_WideOr2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod03|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod03|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod03|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod03|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|ALT_INV_WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|WideOr6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|ALT_INV_WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod05|WideOr6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod06|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod06|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|ALT_INV_WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|ALT_INV_WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDecod06|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|ALT_INV_RD[28]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[28]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[28]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_instruction_memory|RD[28]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myDiv_freq|low_clock~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \myULA|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_KEY~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_KEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(8));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|ULAControl\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|ULAControl\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|ULASrc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|RegWrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|MemWrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_unit_control|ULAControl\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TXD);

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RXD);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_ON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_ON);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_BLON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_BLON);

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RW~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RW);

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|u0|LCD_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_EN);

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MyLCD|mLCD_RS~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RS);
END structure;


