Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IDSegTest_isim_beh.exe -prj C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IDSegTest_beh.prj work.IDSegTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/RegHeap.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/Controller.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IDSeg.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IDSegTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IDSeg.v" Line 64: Port ZF is not connected to this instance
Completed static elaboration
Compiling module RegHeap
Compiling module Controller
Compiling module IDSeg
Compiling module IDSegTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IDSegTest_isim_beh.exe
Fuse Memory Usage: 28504 KB
Fuse CPU Usage: 343 ms
