Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 18 10:48:00 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (49)
7. checking multiple_clock (562)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (562)
--------------------------------
 There are 562 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.085        0.000                      0                 1243        0.044        0.000                      0                 1243        3.000        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          1.085        0.000                      0                 1243        0.117        0.000                      0                 1243        3.650        0.000                       0                   564  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        1.086        0.000                      0                 1243        0.117        0.000                      0                 1243        3.650        0.000                       0                   564  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          1.085        0.000                      0                 1243        0.044        0.000                      0                 1243  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        1.085        0.000                      0                 1243        0.044        0.000                      0                 1243  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 2.768ns (34.256%)  route 5.312ns (65.744%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          1.295     6.258    drawer/display_spaceship
    SLICE_X73Y108        LUT4 (Prop_lut4_I3_O)        0.118     6.376 r  drawer/vga_r[2]_i_4/O
                         net (fo=1, routed)           0.467     6.844    drawer/vga_r[2]_i_4_n_0
    SLICE_X73Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.170 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.170    drawer/vga_r[2]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.031     8.255    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 2.572ns (32.009%)  route 5.463ns (67.991%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 7.815 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.231     7.000    drawer/vga_r[3]_i_2_n_0
    SLICE_X73Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.124    drawer/vga_r[0]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.577     7.815    drawer/clk108mhz
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.296    
                         clock uncertainty           -0.073     8.223    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)        0.029     8.252    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.572ns (31.858%)  route 5.501ns (68.142%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.270     7.039    drawer/vga_r[3]_i_2_n_0
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.163 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.163    drawer/vga_r[1]_i_1_n_0
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.073     8.226    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)        0.077     8.303    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.632%)  route 5.310ns (67.368%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.075     6.847    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     6.971    drawer/vga_g[0]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.029     8.253    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.629%)  route 5.310ns (67.371%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.076     6.848    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     6.972    drawer/vga_g[2]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.255    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.572ns (32.649%)  route 5.306ns (67.351%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.071     6.843    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     6.967    drawer/vga_g[3]_i_2_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.032     8.256    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.572ns (32.668%)  route 5.301ns (67.332%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.067     6.839    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.963 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     6.963    drawer/vga_g[1]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.255    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.572ns (32.591%)  route 5.320ns (67.409%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.088     6.857    drawer/vga_r[3]_i_2_n_0
    SLICE_X76Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     6.981    drawer/vga_r[3]_i_1_n_0
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.073     8.226    
    SLICE_X76Y108        FDRE (Setup_fdre_C_D)        0.081     8.307    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.073     8.233    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.709    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.073     8.233    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.709    drawer/spaceship_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.327    accelerometer/adxl/Dout[2]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.553    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.444    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.077    -0.355    accelerometer/adxl/in[1]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.075    -0.498    accelerometer/adxl/Data_Reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.083    -0.349    accelerometer/adxl/in[3]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.076    -0.497    accelerometer/adxl/Data_Reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.115%)  route 0.086ns (37.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.086    -0.346    accelerometer/adxl/in[7]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.078    -0.495    accelerometer/adxl/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.100    -0.331    accelerometer/adxl/Cmd_Reg_reg[2]_0[1]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.076    -0.482    accelerometer/adxl/D_Send_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][2]/Q
                         net (fo=3, routed)           0.082    -0.350    accelerometer/adxl/in[2]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.071    -0.502    accelerometer/adxl/Data_Reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X79Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.328    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X78Y82         FDRE (Hold_fdre_C_D)         0.120    -0.437    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.336    accelerometer/adxl/Dout[4]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.553    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.499    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.329    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.063    -0.495    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X75Y82         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.071    -0.487    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X60Y88     VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y89     VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y89     VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y89     VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 2.768ns (34.256%)  route 5.312ns (65.744%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          1.295     6.258    drawer/display_spaceship
    SLICE_X73Y108        LUT4 (Prop_lut4_I3_O)        0.118     6.376 r  drawer/vga_r[2]_i_4/O
                         net (fo=1, routed)           0.467     6.844    drawer/vga_r[2]_i_4_n_0
    SLICE_X73Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.170 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.170    drawer/vga_r[2]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.072     8.225    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.031     8.256    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 2.572ns (32.009%)  route 5.463ns (67.991%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 7.815 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.231     7.000    drawer/vga_r[3]_i_2_n_0
    SLICE_X73Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.124    drawer/vga_r[0]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.577     7.815    drawer/clk108mhz
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.296    
                         clock uncertainty           -0.072     8.224    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)        0.029     8.253    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.572ns (31.858%)  route 5.501ns (68.142%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.270     7.039    drawer/vga_r[3]_i_2_n_0
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.163 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.163    drawer/vga_r[1]_i_1_n_0
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.072     8.227    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)        0.077     8.304    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.632%)  route 5.310ns (67.368%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.075     6.847    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     6.971    drawer/vga_g[0]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.072     8.225    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.029     8.254    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.629%)  route 5.310ns (67.371%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.076     6.848    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     6.972    drawer/vga_g[2]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.072     8.225    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.256    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.572ns (32.649%)  route 5.306ns (67.351%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.071     6.843    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     6.967    drawer/vga_g[3]_i_2_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.072     8.225    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.032     8.257    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.572ns (32.668%)  route 5.301ns (67.332%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.067     6.839    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.963 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     6.963    drawer/vga_g[1]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.072     8.225    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.256    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.572ns (32.591%)  route 5.320ns (67.409%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.088     6.857    drawer/vga_r[3]_i_2_n_0
    SLICE_X76Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     6.981    drawer/vga_r[3]_i_1_n_0
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.072     8.227    
    SLICE_X76Y108        FDRE (Setup_fdre_C_D)        0.081     8.308    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.072     8.234    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.710    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.072     8.234    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.710    drawer/spaceship_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.327    accelerometer/adxl/Dout[2]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.553    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.444    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.077    -0.355    accelerometer/adxl/in[1]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.075    -0.498    accelerometer/adxl/Data_Reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.083    -0.349    accelerometer/adxl/in[3]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.076    -0.497    accelerometer/adxl/Data_Reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.115%)  route 0.086ns (37.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.086    -0.346    accelerometer/adxl/in[7]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.078    -0.495    accelerometer/adxl/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.100    -0.331    accelerometer/adxl/Cmd_Reg_reg[2]_0[1]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.076    -0.482    accelerometer/adxl/D_Send_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][2]/Q
                         net (fo=3, routed)           0.082    -0.350    accelerometer/adxl/in[2]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.071    -0.502    accelerometer/adxl/Data_Reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X79Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.328    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X78Y82         FDRE (Hold_fdre_C_D)         0.120    -0.437    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.336    accelerometer/adxl/Dout[4]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.553    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.499    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.329    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.063    -0.495    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X75Y82         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.071    -0.487    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X60Y88     VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y88     VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y89     VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y89     VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X62Y89     VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y85     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y88     accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 2.768ns (34.256%)  route 5.312ns (65.744%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          1.295     6.258    drawer/display_spaceship
    SLICE_X73Y108        LUT4 (Prop_lut4_I3_O)        0.118     6.376 r  drawer/vga_r[2]_i_4/O
                         net (fo=1, routed)           0.467     6.844    drawer/vga_r[2]_i_4_n_0
    SLICE_X73Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.170 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.170    drawer/vga_r[2]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.031     8.255    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 2.572ns (32.009%)  route 5.463ns (67.991%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 7.815 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.231     7.000    drawer/vga_r[3]_i_2_n_0
    SLICE_X73Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.124    drawer/vga_r[0]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.577     7.815    drawer/clk108mhz
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.296    
                         clock uncertainty           -0.073     8.223    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)        0.029     8.252    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.572ns (31.858%)  route 5.501ns (68.142%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.270     7.039    drawer/vga_r[3]_i_2_n_0
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.163 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.163    drawer/vga_r[1]_i_1_n_0
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.073     8.226    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)        0.077     8.303    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.632%)  route 5.310ns (67.368%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.075     6.847    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     6.971    drawer/vga_g[0]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.029     8.253    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.629%)  route 5.310ns (67.371%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.076     6.848    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     6.972    drawer/vga_g[2]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.255    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.572ns (32.649%)  route 5.306ns (67.351%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.071     6.843    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     6.967    drawer/vga_g[3]_i_2_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.032     8.256    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.572ns (32.668%)  route 5.301ns (67.332%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.067     6.839    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.963 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     6.963    drawer/vga_g[1]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.255    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.572ns (32.591%)  route 5.320ns (67.409%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.088     6.857    drawer/vga_r[3]_i_2_n_0
    SLICE_X76Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     6.981    drawer/vga_r[3]_i_1_n_0
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.073     8.226    
    SLICE_X76Y108        FDRE (Setup_fdre_C_D)        0.081     8.307    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.073     8.233    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.709    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.073     8.233    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.709    drawer/spaceship_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.327    accelerometer/adxl/Dout[2]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.371    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.077    -0.355    accelerometer/adxl/in[1]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.075    -0.425    accelerometer/adxl/Data_Reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.083    -0.349    accelerometer/adxl/in[3]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.076    -0.424    accelerometer/adxl/Data_Reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.115%)  route 0.086ns (37.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.086    -0.346    accelerometer/adxl/in[7]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.078    -0.422    accelerometer/adxl/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.100    -0.331    accelerometer/adxl/Cmd_Reg_reg[2]_0[1]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.076    -0.409    accelerometer/adxl/D_Send_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][2]/Q
                         net (fo=3, routed)           0.082    -0.350    accelerometer/adxl/in[2]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.071    -0.429    accelerometer/adxl/Data_Reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X79Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.328    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X78Y82         FDRE (Hold_fdre_C_D)         0.120    -0.364    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.336    accelerometer/adxl/Dout[4]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.426    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.329    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.063    -0.422    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X75Y82         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.071    -0.414    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 2.768ns (34.256%)  route 5.312ns (65.744%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          1.295     6.258    drawer/display_spaceship
    SLICE_X73Y108        LUT4 (Prop_lut4_I3_O)        0.118     6.376 r  drawer/vga_r[2]_i_4/O
                         net (fo=1, routed)           0.467     6.844    drawer/vga_r[2]_i_4_n_0
    SLICE_X73Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.170 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.170    drawer/vga_r[2]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X73Y107        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.031     8.255    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 2.572ns (32.009%)  route 5.463ns (67.991%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 7.815 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.231     7.000    drawer/vga_r[3]_i_2_n_0
    SLICE_X73Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.124    drawer/vga_r[0]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.577     7.815    drawer/clk108mhz
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.296    
                         clock uncertainty           -0.073     8.223    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)        0.029     8.252    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.572ns (31.858%)  route 5.501ns (68.142%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.270     7.039    drawer/vga_r[3]_i_2_n_0
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.163 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.163    drawer/vga_r[1]_i_1_n_0
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.073     8.226    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)        0.077     8.303    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.632%)  route 5.310ns (67.368%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.075     6.847    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     6.971    drawer/vga_g[0]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.029     8.253    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.572ns (32.629%)  route 5.310ns (67.371%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.076     6.848    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     6.972    drawer/vga_g[2]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.255    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.572ns (32.649%)  route 5.306ns (67.351%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.071     6.843    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     6.967    drawer/vga_g[3]_i_2_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.032     8.256    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.572ns (32.668%)  route 5.301ns (67.332%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 r  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.685     5.648    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     5.772 r  drawer/vga_g[3]_i_6/O
                         net (fo=4, routed)           1.067     6.839    drawer/vga_g[3]_i_6_n_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.963 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     6.963    drawer/vga_g[1]_i_1_n_0
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.578     7.816    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.297    
                         clock uncertainty           -0.073     8.224    
    SLICE_X72Y108        FDSE (Setup_fdse_C_D)        0.031     8.255    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.572ns (32.591%)  route 5.320ns (67.409%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.736     4.634    spaceship/vga_b_reg[1]_0[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.329     4.963 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=36, routed)          0.682     5.645    drawer/display_spaceship
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  drawer/vga_r[3]_i_2/O
                         net (fo=4, routed)           1.088     6.857    drawer/vga_r[3]_i_2_n_0
    SLICE_X76Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     6.981    drawer/vga_r[3]_i_1_n_0
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.580     7.818    drawer/clk108mhz
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.299    
                         clock uncertainty           -0.073     8.226    
    SLICE_X76Y108        FDRE (Setup_fdre_C_D)        0.081     8.307    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.073     8.233    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.709    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.324ns (32.376%)  route 4.854ns (67.624%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.629    -0.911    VGA/hsync/clk108mhz
    SLICE_X62Y88         FDRE                                         r  VGA/hsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.433 r  VGA/hsync/count_reg[3]/Q
                         net (fo=27, routed)          0.693     0.260    VGA/hsync/count_reg[3]
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.327     0.587 r  VGA/hsync/spaceship_ROM_address[10]_i_9/O
                         net (fo=9, routed)           0.796     1.383    VGA/hsync/spaceship_ROM_address[10]_i_9_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.322     1.705 f  VGA/hsync/vga_r5_carry_i_10/O
                         net (fo=8, routed)           0.855     2.560    spaceship/vga_r5_carry_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.326     2.886 r  spaceship/vga_r5_carry_i_1/O
                         net (fo=1, routed)           0.470     3.356    drawer/vga_r5_carry__0_0[3]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.741 r  drawer/vga_r5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    drawer/vga_r5_carry_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.898 f  drawer/vga_r5_carry__0/CO[1]
                         net (fo=4, routed)           0.745     4.643    spaceship/vga_b_reg[1]_0[0]
    SLICE_X66Y92         LUT5 (Prop_lut5_I2_O)        0.329     4.972 r  spaceship/spaceship_ROM_address[10]_i_1/O
                         net (fo=22, routed)          1.295     6.267    drawer/SR[0]
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.587     7.825    drawer/clk108mhz
    SLICE_X80Y106        FDRE                                         r  drawer/spaceship_ROM_address_reg[10]/C
                         clock pessimism              0.480     8.306    
                         clock uncertainty           -0.073     8.233    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.524     7.709    drawer/spaceship_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.327    accelerometer/adxl/Dout[2]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.371    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.077    -0.355    accelerometer/adxl/in[1]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][1]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.075    -0.425    accelerometer/adxl/Data_Reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.083    -0.349    accelerometer/adxl/in[3]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][3]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.076    -0.424    accelerometer/adxl/Data_Reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.115%)  route 0.086ns (37.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.086    -0.346    accelerometer/adxl/in[7]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][7]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.078    -0.422    accelerometer/adxl/Data_Reg_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.100    -0.331    accelerometer/adxl/Cmd_Reg_reg[2]_0[1]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[1]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.076    -0.409    accelerometer/adxl/D_Send_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Data_Reg_reg[5][2]/Q
                         net (fo=3, routed)           0.082    -0.350    accelerometer/adxl/in[2]
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.862    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X72Y86         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X72Y86         FDRE (Hold_fdre_C_D)         0.071    -0.429    accelerometer/adxl/Data_Reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X79Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.328    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y82         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X78Y82         FDRE (Hold_fdre_C_D)         0.120    -0.364    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y88         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.336    accelerometer/adxl/Dout[4]
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.868    -0.805    accelerometer/adxl/clk108mhz
    SLICE_X76Y88         SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X76Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.426    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.329    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X76Y83         FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.063    -0.422    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.591    -0.573    accelerometer/adxl/clk108mhz
    SLICE_X75Y82         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X75Y83         FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.073    -0.485    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.071    -0.414    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.094    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.137ns  (logic 5.184ns (30.253%)  route 11.953ns (69.747%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.703     8.210    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.334 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.249    13.584    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    17.137 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.137    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.887ns  (logic 5.205ns (30.825%)  route 11.682ns (69.175%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.445     7.952    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.076 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.237    13.313    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    16.887 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.887    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.709ns  (logic 5.183ns (31.021%)  route 11.525ns (68.979%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.711     8.218    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X86Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.342 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.814    13.156    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    16.709 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.709    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.523ns  (logic 5.412ns (32.758%)  route 11.110ns (67.242%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.084     7.591    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I0_O)        0.146     7.737 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.027    12.763    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.759    16.523 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.523    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.432ns  (logic 5.208ns (31.695%)  route 11.224ns (68.305%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.084     7.591    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.715 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.140    12.855    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.432 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.432    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.364ns  (logic 5.183ns (31.670%)  route 11.182ns (68.330%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.445     7.952    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.076 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.737    12.813    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    16.364 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.364    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.198ns  (logic 5.181ns (31.985%)  route 11.017ns (68.015%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.668     8.175    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.299 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.349    12.648    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    16.198 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.198    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.146ns  (logic 5.167ns (31.999%)  route 10.979ns (68.001%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.478     7.985    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.109 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.501    12.610    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    16.146 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.146    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.110ns  (logic 5.167ns (32.071%)  route 10.943ns (67.929%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.499     8.006    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.130 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.445    12.574    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    16.110 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.110    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.103ns  (logic 5.433ns (33.740%)  route 10.670ns (66.260%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          6.076     7.583    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.735 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.594    12.329    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    16.103 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.103    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.833ns  (logic 1.538ns (31.828%)  route 3.294ns (68.172%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.767     3.042    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y91         LUT2 (Prop_lut2_I0_O)        0.045     3.087 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.527     3.614    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.833 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.833    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.714ns  (logic 1.558ns (27.263%)  route 4.156ns (72.737%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.621     2.895    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I4_O)        0.045     2.940 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.536     4.476    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.714 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.714    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.715ns  (logic 1.514ns (26.492%)  route 4.201ns (73.508%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.690     2.964    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I0_O)        0.045     3.009 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.511     4.520    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     5.715 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.715    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.789ns  (logic 1.559ns (26.924%)  route 4.230ns (73.076%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.397     2.671    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.716 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.833     4.550    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     5.789 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     5.789    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.894ns  (logic 1.554ns (26.365%)  route 4.340ns (73.635%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.630     2.904    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I0_O)        0.045     2.949 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.711     4.660    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.894 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.894    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.042ns  (logic 1.643ns (27.187%)  route 4.399ns (72.813%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.690     2.964    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I4_O)        0.044     3.008 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.718    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.324     6.042 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.042    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.152ns  (logic 1.556ns (25.292%)  route 4.596ns (74.708%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.930     3.204    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y90         LUT2 (Prop_lut2_I0_O)        0.045     3.249 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.916    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     6.152 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.152    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.157ns  (logic 1.653ns (26.846%)  route 4.504ns (73.154%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.630     2.904    score/counter/CPU_RESETN_IBUF
    SLICE_X80Y90         LUT5 (Prop_lut5_I0_O)        0.049     2.953 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.828    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.329     6.157 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.157    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.204ns  (logic 1.556ns (25.078%)  route 4.648ns (74.922%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          2.923     3.198    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y90         LUT2 (Prop_lut2_I0_O)        0.045     3.243 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.968    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     6.204 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.204    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.275ns  (logic 1.570ns (25.023%)  route 4.705ns (74.977%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=55, routed)          3.012     3.286    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.045     3.331 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.693     5.025    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     6.275 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.275    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.396ns  (logic 5.362ns (37.249%)  route 9.034ns (62.751%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.293     4.475    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I3_O)        0.325     4.800 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.027     9.827    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.759    13.586 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.586    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.301ns  (logic 5.154ns (36.039%)  route 9.147ns (63.961%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.293     4.475    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I2_O)        0.299     4.774 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.140     9.915    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.492 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.492    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.097ns  (logic 5.397ns (38.282%)  route 8.701ns (61.718%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.903     2.828    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.952    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     3.193 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.251     4.444    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.327     4.771 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.748     9.520    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    13.288 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.288    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.971ns  (logic 5.379ns (38.503%)  route 8.592ns (61.497%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.283     4.465    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.327     4.792 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.594     9.387    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    13.161 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.161    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.536ns  (logic 5.134ns (37.924%)  route 8.403ns (62.076%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.903     2.828    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.952    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     3.193 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.251     4.444    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.298     4.742 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.451     9.193    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.726 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.726    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.248ns  (logic 5.137ns (38.778%)  route 8.111ns (61.222%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.903     2.828    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.952    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     3.193 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.265     4.458    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I3_O)        0.298     4.756 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.145     8.901    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.438 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.438    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.214ns  (logic 5.070ns (38.368%)  route 8.144ns (61.632%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.283     4.465    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.299     4.764 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.147     8.912    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.405 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.405    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.225ns  (logic 4.289ns (41.949%)  route 5.936ns (58.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X87Y89         FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.699     0.308    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X87Y89         LUT2 (Prop_lut2_I1_O)        0.296     0.604 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.237     5.841    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.416 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.416    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 4.180ns (41.212%)  route 5.963ns (58.788%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.708    -0.832    accelerometer/adxl/clk108mhz
    SLICE_X76Y82         FDRE                                         r  accelerometer/adxl/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  accelerometer/adxl/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=15, routed)          1.117     0.804    accelerometer/adxl/SPI_Interface/StC_Spi_Trans[1]
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124     0.928 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.845     5.773    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     9.311 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     9.311    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.133ns (41.935%)  route 5.723ns (58.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.474     0.120    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X86Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.249     5.493    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.047 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.047    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random/mic/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.353ns (79.758%)  route 0.343ns (20.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.601    -0.563    random/mic/clk108mhz
    SLICE_X85Y100        FDRE                                         r  random/mic/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  random/mic/mic_clk_reg/Q
                         net (fo=18, routed)          0.343    -0.079    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.133 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.133    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.405ns (67.068%)  route 0.690ns (32.932%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.606    -0.558    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.162    -0.255    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X87Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.527     0.317    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.536 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.536    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.416ns (61.169%)  route 0.899ns (38.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.899     0.489    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.741 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.741    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.395ns (59.546%)  route 0.948ns (40.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.948     0.513    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.767 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.767    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.413ns (59.180%)  route 0.975ns (40.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.975     0.564    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.813 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.813    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.386ns (56.692%)  route 1.059ns (43.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           1.059     0.624    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.869 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.869    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.393ns (56.864%)  route 1.057ns (43.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X75Y108        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           1.057     0.624    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.876 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.876    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.389ns (56.284%)  route 1.079ns (43.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X75Y108        FDRE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           1.079     0.645    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.893 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.388ns (56.167%)  route 1.083ns (43.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           1.083     0.648    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.895 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.895    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.388ns (55.205%)  route 1.126ns (44.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           1.126     0.691    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.938 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.938    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.396ns  (logic 5.362ns (37.249%)  route 9.034ns (62.751%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.293     4.475    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I3_O)        0.325     4.800 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.027     9.827    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.759    13.586 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.586    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.301ns  (logic 5.154ns (36.039%)  route 9.147ns (63.961%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.293     4.475    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I2_O)        0.299     4.774 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.140     9.915    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.492 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.492    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.097ns  (logic 5.397ns (38.282%)  route 8.701ns (61.718%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.903     2.828    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.952    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     3.193 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.251     4.444    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.327     4.771 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.748     9.520    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    13.288 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.288    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.971ns  (logic 5.379ns (38.503%)  route 8.592ns (61.497%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.283     4.465    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.327     4.792 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.594     9.387    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    13.161 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.161    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.536ns  (logic 5.134ns (37.924%)  route 8.403ns (62.076%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.903     2.828    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.952    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     3.193 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.251     4.444    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.298     4.742 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.451     9.193    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.726 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.726    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.248ns  (logic 5.137ns (38.778%)  route 8.111ns (61.222%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.903     2.828    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.952    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     3.193 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.265     4.458    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I3_O)        0.298     4.756 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.145     8.901    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.438 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.438    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.214ns  (logic 5.070ns (38.368%)  route 8.144ns (61.632%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[4]/Q
                         net (fo=5, routed)           0.845     0.492    score/seven_seg/ROTATE_LEFT[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I2_O)        0.154     0.646 r  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.953     1.599    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I4_O)        0.327     1.926 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.916     2.841    score/counter/SEG_OBUF[6]_inst_i_3_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.965 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.965    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X86Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     3.182 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.283     4.465    score/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X80Y90         LUT5 (Prop_lut5_I1_O)        0.299     4.764 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.147     8.912    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.405 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.405    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.225ns  (logic 4.289ns (41.949%)  route 5.936ns (58.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X87Y89         FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.699     0.308    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X87Y89         LUT2 (Prop_lut2_I1_O)        0.296     0.604 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.237     5.841    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.416 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.416    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 4.180ns (41.212%)  route 5.963ns (58.788%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.708    -0.832    accelerometer/adxl/clk108mhz
    SLICE_X76Y82         FDRE                                         r  accelerometer/adxl/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  accelerometer/adxl/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=15, routed)          1.117     0.804    accelerometer/adxl/SPI_Interface/StC_Spi_Trans[1]
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124     0.928 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.845     5.773    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     9.311 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     9.311    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.133ns (41.935%)  route 5.723ns (58.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.730    -0.810    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.474     0.120    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X86Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.249     5.493    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.047 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.047    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random/mic/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.353ns (79.758%)  route 0.343ns (20.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.601    -0.563    random/mic/clk108mhz
    SLICE_X85Y100        FDRE                                         r  random/mic/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  random/mic/mic_clk_reg/Q
                         net (fo=18, routed)          0.343    -0.079    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.133 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.133    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.405ns (67.068%)  route 0.690ns (32.932%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.606    -0.558    score/seven_seg/clk108mhz
    SLICE_X86Y90         FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.162    -0.255    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X87Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.527     0.317    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.536 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.536    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.416ns (61.169%)  route 0.899ns (38.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X76Y108        FDRE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.899     0.489    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.741 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.741    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.395ns (59.546%)  route 0.948ns (40.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X73Y109        FDRE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.948     0.513    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.767 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.767    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.413ns (59.180%)  route 0.975ns (40.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X74Y108        FDRE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.975     0.564    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.813 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.813    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.386ns (56.692%)  route 1.059ns (43.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           1.059     0.624    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.869 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.869    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.393ns (56.864%)  route 1.057ns (43.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X75Y108        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           1.057     0.624    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.876 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.876    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.389ns (56.284%)  route 1.079ns (43.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X75Y108        FDRE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           1.079     0.645    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.893 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.388ns (56.167%)  route 1.083ns (43.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           1.083     0.648    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.895 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.895    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.388ns (55.205%)  route 1.126ns (44.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.588    -0.576    drawer/clk108mhz
    SLICE_X72Y108        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           1.126     0.691    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.938 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.938    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           359 Endpoints
Min Delay           359 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 4.022ns (37.094%)  route 6.820ns (62.906%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.810    10.842    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 4.022ns (37.094%)  route 6.820ns (62.906%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.810    10.842    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.243ns (39.435%)  route 0.373ns (60.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.373     0.616    random/mic/D[0]
    SLICE_X86Y101        FDRE                                         r  random/mic/bits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.799    random/mic/clk108mhz
    SLICE_X86Y101        FDRE                                         r  random/mic/bits_reg[11]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.243ns (36.233%)  route 0.427ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.427     0.670    random/mic/D[0]
    SLICE_X87Y101        FDRE                                         r  random/mic/bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.799    random/mic/clk108mhz
    SLICE_X87Y101        FDRE                                         r  random/mic/bits_reg[5]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.243ns (35.768%)  route 0.436ns (64.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.436     0.679    random/mic/D[0]
    SLICE_X84Y102        FDRE                                         r  random/mic/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X84Y102        FDRE                                         r  random/mic/bits_reg[0]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.243ns (32.809%)  route 0.497ns (67.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.497     0.740    random/mic/D[0]
    SLICE_X83Y101        FDRE                                         r  random/mic/bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X83Y101        FDRE                                         r  random/mic/bits_reg[10]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.243ns (32.551%)  route 0.503ns (67.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.503     0.746    random/mic/D[0]
    SLICE_X82Y101        FDRE                                         r  random/mic/bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X82Y101        FDRE                                         r  random/mic/bits_reg[1]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.243ns (27.266%)  route 0.648ns (72.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.648     0.890    random/mic/D[0]
    SLICE_X83Y98         FDRE                                         r  random/mic/bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X83Y98         FDRE                                         r  random/mic/bits_reg[6]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.243ns (25.339%)  route 0.715ns (74.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.715     0.958    random/mic/D[0]
    SLICE_X85Y99         FDRE                                         r  random/mic/bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X85Y99         FDRE                                         r  random/mic/bits_reg[4]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.243ns (25.339%)  route 0.715ns (74.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.715     0.958    random/mic/D[0]
    SLICE_X84Y99         FDRE                                         r  random/mic/bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X84Y99         FDRE                                         r  random/mic/bits_reg[8]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.243ns (25.176%)  route 0.721ns (74.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.721     0.964    random/mic/D[0]
    SLICE_X82Y98         FDRE                                         r  random/mic/bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X82Y98         FDRE                                         r  random/mic/bits_reg[15]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.243ns (24.215%)  route 0.760ns (75.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.760     1.002    random/mic/D[0]
    SLICE_X83Y100        FDRE                                         r  random/mic/bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X83Y100        FDRE                                         r  random/mic/bits_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           359 Endpoints
Min Delay           359 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.893ns  (logic 4.022ns (36.921%)  route 6.871ns (63.079%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.861    10.893    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.609    -1.411    random/mic/sampler/clk108mhz
    SLICE_X84Y92         FDRE                                         r  random/mic/sampler/count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.843ns  (logic 4.022ns (37.087%)  route 6.822ns (62.913%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.812    10.843    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y93         FDRE                                         r  random/mic/sampler/count_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 4.022ns (37.094%)  route 6.820ns (62.906%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.810    10.842    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            random/mic/sampler/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 4.022ns (37.094%)  route 6.820ns (62.906%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=41, routed)          2.234     3.711    random/mic/sampler/SW_IBUF[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.835 r  random/mic/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.835    random/mic/sampler/count1_carry_i_6_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  random/mic/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.385    random/mic/sampler/count1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  random/mic/sampler/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.499    random/mic/sampler/count1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  random/mic/sampler/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.613    random/mic/sampler/count1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  random/mic/sampler/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.727    random/mic/sampler/count1_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.040 r  random/mic/sampler/count1_carry__3/O[3]
                         net (fo=2, routed)           3.206     8.246    random/mic/sampler/count1_carry__3_n_4
    SLICE_X85Y97         LUT4 (Prop_lut4_I1_O)        0.306     8.552 r  random/mic/sampler/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.552    random/mic/sampler/count0_carry__1_i_5_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.122 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.571     9.693    random/mic/sampler/count0_carry__1_n_1
    SLICE_X83Y97         LUT2 (Prop_lut2_I0_O)        0.339    10.032 r  random/mic/sampler/count[0]_i_1__2/O
                         net (fo=24, routed)          0.810    10.842    random/mic/sampler/count[0]_i_1__2_n_0
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         1.610    -1.410    random/mic/sampler/clk108mhz
    SLICE_X84Y96         FDRE                                         r  random/mic/sampler/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.243ns (39.435%)  route 0.373ns (60.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.373     0.616    random/mic/D[0]
    SLICE_X86Y101        FDRE                                         r  random/mic/bits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.799    random/mic/clk108mhz
    SLICE_X86Y101        FDRE                                         r  random/mic/bits_reg[11]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.243ns (36.233%)  route 0.427ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.427     0.670    random/mic/D[0]
    SLICE_X87Y101        FDRE                                         r  random/mic/bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.799    random/mic/clk108mhz
    SLICE_X87Y101        FDRE                                         r  random/mic/bits_reg[5]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.243ns (35.768%)  route 0.436ns (64.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.436     0.679    random/mic/D[0]
    SLICE_X84Y102        FDRE                                         r  random/mic/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X84Y102        FDRE                                         r  random/mic/bits_reg[0]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.243ns (32.809%)  route 0.497ns (67.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.497     0.740    random/mic/D[0]
    SLICE_X83Y101        FDRE                                         r  random/mic/bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X83Y101        FDRE                                         r  random/mic/bits_reg[10]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.243ns (32.551%)  route 0.503ns (67.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.503     0.746    random/mic/D[0]
    SLICE_X82Y101        FDRE                                         r  random/mic/bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X82Y101        FDRE                                         r  random/mic/bits_reg[1]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.243ns (27.266%)  route 0.648ns (72.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.648     0.890    random/mic/D[0]
    SLICE_X83Y98         FDRE                                         r  random/mic/bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X83Y98         FDRE                                         r  random/mic/bits_reg[6]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.243ns (25.339%)  route 0.715ns (74.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.715     0.958    random/mic/D[0]
    SLICE_X85Y99         FDRE                                         r  random/mic/bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X85Y99         FDRE                                         r  random/mic/bits_reg[4]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.243ns (25.339%)  route 0.715ns (74.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.715     0.958    random/mic/D[0]
    SLICE_X84Y99         FDRE                                         r  random/mic/bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X84Y99         FDRE                                         r  random/mic/bits_reg[8]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.243ns (25.176%)  route 0.721ns (74.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.721     0.964    random/mic/D[0]
    SLICE_X82Y98         FDRE                                         r  random/mic/bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.879    -0.794    random/mic/clk108mhz
    SLICE_X82Y98         FDRE                                         r  random/mic/bits_reg[15]/C

Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            random/mic/bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.243ns (24.215%)  route 0.760ns (75.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=16, routed)          0.760     1.002    random/mic/D[0]
    SLICE_X83Y100        FDRE                                         r  random/mic/bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=562, routed)         0.873    -0.800    random/mic/clk108mhz
    SLICE_X83Y100        FDRE                                         r  random/mic/bits_reg[3]/C





