// Seed: 4098011525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7
);
  inout wand id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = -1;
  logic id_8 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    output tri0  id_0,
    input  uwire _id_1,
    output wor   id_2,
    input  wire  id_3
);
  wire [id_1 : -1] id_5;
  logic [-1 : id_1] id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_5,
      id_7,
      id_5,
      id_6
  );
endmodule
