<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CLK: FDCPE port map (CLK,CLK_D,clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_D <= (NOT P00/contador(20) AND NOT P00/contador(21));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_197 <= ((C(2) AND C(1) AND C(0) AND NOT aux2(0) AND NOT aux2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT C(0) AND aux2(0) AND aux2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	aux2(2)));
</td></tr><tr><td>
FTCPE_P00/contador0: FTCPE port map (P00/contador(0),'0',clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador1: FTCPE port map (P00/contador(1),P00/contador(0),clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador2: FTCPE port map (P00/contador(2),P00/contador_T(2),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(2) <= (P00/contador(0) AND P00/contador(1));
</td></tr><tr><td>
FTCPE_P00/contador3: FTCPE port map (P00/contador(3),P00/contador_T(3),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(3) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2));
</td></tr><tr><td>
FTCPE_P00/contador4: FTCPE port map (P00/contador(4),P00/contador_T(4),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(4) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3));
</td></tr><tr><td>
FTCPE_P00/contador5: FTCPE port map (P00/contador(5),P00/contador_T(5),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(5) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4));
</td></tr><tr><td>
FTCPE_P00/contador6: FTCPE port map (P00/contador(6),P00/contador_T(6),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(6) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5));
</td></tr><tr><td>
FTCPE_P00/contador7: FTCPE port map (P00/contador(7),P00/contador_T(7),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(7) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6));
</td></tr><tr><td>
FTCPE_P00/contador8: FTCPE port map (P00/contador(8),P00/contador_T(8),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(8) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7));
</td></tr><tr><td>
FTCPE_P00/contador9: FTCPE port map (P00/contador(9),P00/contador_T(9),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(9) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(8));
</td></tr><tr><td>
FTCPE_P00/contador10: FTCPE port map (P00/contador(10),P00/contador_T(10),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(10) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(8) AND P00/contador(9));
</td></tr><tr><td>
FTCPE_P00/contador11: FTCPE port map (P00/contador(11),P00/contador_T(11),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(11) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9));
</td></tr><tr><td>
FTCPE_P00/contador12: FTCPE port map (P00/contador(12),P00/contador_T(12),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(12) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11));
</td></tr><tr><td>
FTCPE_P00/contador13: FTCPE port map (P00/contador(13),P00/contador_T(13),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(13) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12));
</td></tr><tr><td>
FTCPE_P00/contador14: FTCPE port map (P00/contador(14),P00/contador_T(14),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(14) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13));
</td></tr><tr><td>
FTCPE_P00/contador15: FTCPE port map (P00/contador(15),P00/contador_T(15),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(15) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14));
</td></tr><tr><td>
FTCPE_P00/contador16: FTCPE port map (P00/contador(16),P00/contador_T(16),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(16) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15));
</td></tr><tr><td>
FTCPE_P00/contador17: FTCPE port map (P00/contador(17),P00/contador_T(17),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(17) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16));
</td></tr><tr><td>
FTCPE_P00/contador18: FTCPE port map (P00/contador(18),P00/contador_T(18),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(18) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17));
</td></tr><tr><td>
FTCPE_P00/contador19: FTCPE port map (P00/contador(19),P00/contador_T(19),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(19) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17) AND P00/contador(18));
</td></tr><tr><td>
FTCPE_P00/contador20: FTCPE port map (P00/contador(20),P00/contador_T(20),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(20) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17) AND P00/contador(18) AND P00/contador(19));
</td></tr><tr><td>
FTCPE_P00/contador21: FTCPE port map (P00/contador(21),P00/contador_T(21),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(21) <= (P00/contador(20) AND P00/contador(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(10) AND P00/contador(1) AND P00/contador(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(3) AND P00/contador(4) AND P00/contador(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(6) AND P00/contador(7) AND P00/contador(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(9) AND P00/contador(11) AND P00/contador(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(13) AND P00/contador(14) AND P00/contador(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(16) AND P00/contador(17) AND P00/contador(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(19));
</td></tr><tr><td>
FDCPE_Q0: FDCPE port map (Q(0),Q_D(0),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q_D(0) <= NOT (((NOT C(2) AND NOT C(1) AND Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND C(0) AND NOT aux2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT C(0) AND aux2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND C(0) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND NOT C(0) AND NOT Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND C(0) AND NOT Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT E(0))));
</td></tr><tr><td>
FDCPE_Q1: FDCPE port map (Q(1),Q_D(1),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q_D(1) <= NOT ((NOT C(1) AND NOT Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT C(2) AND C(0) AND NOT Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT E(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT C(0) AND Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND C(0) AND NOT aux2(0) AND NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND C(0) AND NOT aux2(1) AND NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT C(0) AND aux2(0) AND aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT C(0) AND aux2(1) AND aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND aux2(0) AND aux2(1) AND aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT aux2(0) AND NOT aux2(1) AND NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND NOT C(0) AND Q(0) AND NOT Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND NOT C(0) AND NOT Q(0) AND Q(2))));
</td></tr><tr><td>
FDCPE_Q2: FDCPE port map (Q(2),Q_D(2),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q_D(2) <= NOT ((C(2) AND C(1) AND aux2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((C(2) AND C(1) AND C(0) AND NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT aux2(0) AND NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT aux2(1) AND NOT aux2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND C(0) AND NOT Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND NOT C(0) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND C(0) AND NOT Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT E(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(0) AND Q(1) AND NOT Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND C(0) AND NOT aux2(0) AND NOT aux2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT C(0) AND NOT Q(0) AND NOT Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND Q(0) AND NOT Q(1) AND NOT Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(1) AND C(0) AND NOT Q(0) AND NOT Q(1) AND Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT C(0) AND Q(0) AND Q(1) AND Q(2))));
</td></tr><tr><td>
FDCPE_Q3: FDCPE port map (Q(3),Q_D(3),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q_D(3) <= NOT (((aux2(3) AND N_PZ_197)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT aux2(3) AND NOT N_PZ_197)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND C(0) AND NOT Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND NOT C(1) AND NOT C(0) AND NOT Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND C(0) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT E(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(0) AND Q(0) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT C(0) AND NOT Q(2) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT Q(0) AND Q(1) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT Q(1) AND Q(2) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(1) AND C(0) AND NOT Q(0) AND NOT Q(1) AND NOT Q(2) AND Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1) AND NOT C(0) AND Q(0) AND Q(1) AND Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Q(3))));
</td></tr><tr><td>
FTCPE_aux20: FTCPE port map (aux2(0),aux2_T(0),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;aux2_T(0) <= ((C(2) AND C(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(1) AND NOT C(0) AND E(0) AND NOT aux2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(1) AND NOT C(0) AND NOT E(0) AND aux2(0)));
</td></tr><tr><td>
FTCPE_aux21: FTCPE port map (aux2(1),aux2_T(1),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;aux2_T(1) <= ((C(2) AND C(1) AND C(0) AND NOT aux2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT C(0) AND aux2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND aux2(1) AND NOT E(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT aux2(1) AND E(1)));
</td></tr><tr><td>
FTCPE_aux22: FTCPE port map (aux2(2),aux2_T(2),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;aux2_T(2) <= ((C(2) AND C(1) AND C(0) AND NOT aux2(0) AND NOT aux2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT C(0) AND aux2(0) AND aux2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND aux2(2) AND NOT E(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT aux2(2) AND E(2)));
</td></tr><tr><td>
FTCPE_aux23: FTCPE port map (aux2(3),aux2_T(3),CLK,NOT CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;aux2_T(3) <= ((N_PZ_197)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND aux2(3) AND NOT E(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND C(1) AND NOT C(0) AND NOT aux2(3) AND E(3)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
