# Synospys Constraint Checker(syntax only), version mapact, Build 729R, built Jun 20 2012
# Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

# Written on Thu Feb 26 15:11:15 2015


##### DESIGN INFO #######################################################

Top View:                "lab4"
Constraint File(s):      "C:\Users\Kyler\Desktop\Spring 2015\ECE 5780\Embedded-Systems\Lab 4_Kyler\lab4fpga\component\work\lab4_MSS\mss_tshell_syn.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start       Requested     Requested     Clock        Clock          
Clock       Frequency     Period        Type         Group          
--------------------------------------------------------------------
System      1.0 MHz       1000.000      system       system_clkgroup
FAB_CLK     10.0 MHz      100.000       declared     clk_group_0    
FCLK        10.0 MHz      100.000       declared     clk_group_0    
====================================================================
