Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate Z:\Documents\HDL\Quartus_Projects\FinalProject\finalproject_trivia.qsys --block-symbol-file --output-directory=Z:\Documents\HDL\Quartus_Projects\FinalProject --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FinalProject/finalproject_trivia.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_input_key [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_input_key
Progress: Adding pio_input_level [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_input_level
Progress: Adding pio_output_answer [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_output_answer
Progress: Adding pio_sseg [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_sseg
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalproject_trivia.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalproject_trivia.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalproject_trivia.pio_input_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalproject_trivia.pio_input_level: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalproject_trivia.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalproject_trivia.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalproject_trivia.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: finalproject_trivia.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate Z:\Documents\HDL\Quartus_Projects\FinalProject\finalproject_trivia.qsys --synthesis=VHDL --output-directory=Z:\Documents\HDL\Quartus_Projects\FinalProject\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FinalProject/finalproject_trivia.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_input_key [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_input_key
Progress: Adding pio_input_level [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_input_level
Progress: Adding pio_output_answer [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_output_answer
Progress: Adding pio_sseg [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_sseg
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalproject_trivia.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalproject_trivia.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalproject_trivia.pio_input_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalproject_trivia.pio_input_level: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalproject_trivia.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalproject_trivia.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalproject_trivia.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: finalproject_trivia.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: finalproject_trivia: Generating finalproject_trivia "finalproject_trivia" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: altpll_0: "finalproject_trivia" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'finalproject_trivia_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproject_trivia_jtag_uart_0 --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0004_jtag_uart_0_gen//finalproject_trivia_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'finalproject_trivia_jtag_uart_0'
Info: jtag_uart_0: "finalproject_trivia" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'finalproject_trivia_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproject_trivia_new_sdram_controller_0 --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0005_new_sdram_controller_0_gen//finalproject_trivia_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'finalproject_trivia_new_sdram_controller_0'
Info: new_sdram_controller_0: "finalproject_trivia" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "finalproject_trivia" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'finalproject_trivia_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproject_trivia_onchip_memory2_0 --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0006_onchip_memory2_0_gen//finalproject_trivia_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'finalproject_trivia_onchip_memory2_0'
Info: onchip_memory2_0: "finalproject_trivia" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_input_key: Starting RTL generation for module 'finalproject_trivia_pio_input_key'
Info: pio_input_key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_trivia_pio_input_key --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0007_pio_input_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0007_pio_input_key_gen//finalproject_trivia_pio_input_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_input_key: Done RTL generation for module 'finalproject_trivia_pio_input_key'
Info: pio_input_key: "finalproject_trivia" instantiated altera_avalon_pio "pio_input_key"
Info: pio_output_answer: Starting RTL generation for module 'finalproject_trivia_pio_output_answer'
Info: pio_output_answer:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_trivia_pio_output_answer --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0008_pio_output_answer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0008_pio_output_answer_gen//finalproject_trivia_pio_output_answer_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output_answer: Done RTL generation for module 'finalproject_trivia_pio_output_answer'
Info: pio_output_answer: "finalproject_trivia" instantiated altera_avalon_pio "pio_output_answer"
Info: pio_sseg: Starting RTL generation for module 'finalproject_trivia_pio_sseg'
Info: pio_sseg:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_trivia_pio_sseg --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0009_pio_sseg_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0009_pio_sseg_gen//finalproject_trivia_pio_sseg_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sseg: Done RTL generation for module 'finalproject_trivia_pio_sseg'
Info: pio_sseg: "finalproject_trivia" instantiated altera_avalon_pio "pio_sseg"
Info: sysid_qsys_0: "finalproject_trivia" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'finalproject_trivia_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalproject_trivia_timer_0 --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0011_timer_0_gen//finalproject_trivia_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'finalproject_trivia_timer_0'
Info: timer_0: "finalproject_trivia" instantiated altera_avalon_timer "timer_0"
Info: video_character_buffer_with_dma_0: Starting Generation of Character Buffer
Info: video_character_buffer_with_dma_0: "finalproject_trivia" instantiated altera_up_avalon_video_character_buffer_with_dma "video_character_buffer_with_dma_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "finalproject_trivia" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "finalproject_trivia" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "finalproject_trivia" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "finalproject_trivia" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "finalproject_trivia" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'finalproject_trivia_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproject_trivia_nios2_gen2_0_cpu --dir=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/klobkec/AppData/Local/Temp/alt9303_8160009979419467401.dir/0017_cpu_gen//finalproject_trivia_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.11.07 16:09:12 (*) Starting Nios II generation
Info: cpu: # 2022.11.07 16:09:12 (*)   Checking for plaintext license.
Info: cpu: # 2022.11.07 16:09:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.11.07 16:09:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.11.07 16:09:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.11.07 16:09:12 (*)   Plaintext license not found.
Info: cpu: # 2022.11.07 16:09:12 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.11.07 16:09:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.07 16:09:12 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.07 16:09:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.07 16:09:13 (*)   Creating plain-text RTL
Info: cpu: # 2022.11.07 16:09:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'finalproject_trivia_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"
Info: Reusing file Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: finalproject_trivia: Done "finalproject_trivia" with 45 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
