#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\pango\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-47517NI
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Nov  7 22:19:39 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/hdmi_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/hdmi_final/device_map/top.pcf
Constraint check start.
Executing : def_port gnd1 -LOC U18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW
Executing : def_port gnd1 -LOC U18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port gnd2 -LOC V18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW
Executing : def_port gnd2 -LOC V18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led -LOC F13 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE
Executing : def_port led -LOC F13 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port signal1 -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal1 -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port signal2 -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal2 -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port signal3 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal3 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port signal4 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal4 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port {B_data_input[0]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[0]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[1]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[1]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[2]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[2]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[3]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[3]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[4]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[4]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[5]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[5]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[6]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[6]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[7]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[7]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[1]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[1]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[2]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[2]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[3]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[3]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[4]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[4]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[5]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[5]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[6]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[6]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[7]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[7]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[0]} -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[0]} -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[1]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[1]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[2]} -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[2]} -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[3]} -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[3]} -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[4]} -LOC P12 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[4]} -LOC P12 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[5]} -LOC P11 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[5]} -LOC P11 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[6]} -LOC T11 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[6]} -LOC T11 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[7]} -LOC R11 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[7]} -LOC R11 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_clk -LOC T18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_clk -LOC T18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_de -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_de -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_hs -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_hs -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_vs -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_vs -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Constraint check end.
Executing : apply_constraint -f D:/hdmi_final/device_map/top.pcf successfully.

Placement started.
Pre global placement started.
Mapping instance instance_name/u_pll_e1/goppll to PLL_82_71.
Mapping instance led_clk/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_13/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_14/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_12/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_11/gopclkbufg to USCM_74_107.
Mapping instance clkbufg_10/gopclkbufg to USCM_74_108.
Pre global placement takes 5.23 sec.

Global placement started.
Run super clustering :
	Initial slack 160274.
	2 iterations finished.
	Final slack 161263.
Super clustering done.
Design Utilization : 47%.
Wirelength after global placement is 62734.
Global placement takes 4.28 sec.

Post global placement started.
Placed fixed group with base inst B_data_input_ibuf[0]/opit_1 on IOL_151_165.
Placed fixed group with base inst B_data_input_ibuf[1]/opit_1 on IOL_151_166.
Placed fixed group with base inst B_data_input_ibuf[2]/opit_1 on IOL_151_138.
Placed fixed group with base inst B_data_input_ibuf[3]/opit_1 on IOL_151_130.
Placed fixed group with base inst B_data_input_ibuf[4]/opit_1 on IOL_151_129.
Placed fixed group with base inst B_data_input_ibuf[5]/opit_1 on IOL_151_145.
Placed fixed group with base inst B_data_input_ibuf[6]/opit_1 on IOL_151_146.
Placed fixed group with base inst B_data_input_ibuf[7]/opit_1 on IOL_151_77.
Placed fixed group with base inst G_data_input_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst G_data_input_ibuf[1]/opit_1 on IOL_151_81.
Placed fixed group with base inst G_data_input_ibuf[2]/opit_1 on IOL_151_21.
Placed fixed group with base inst G_data_input_ibuf[3]/opit_1 on IOL_151_22.
Placed fixed group with base inst G_data_input_ibuf[4]/opit_1 on IOL_151_41.
Placed fixed group with base inst G_data_input_ibuf[5]/opit_1 on IOL_151_42.
Placed fixed group with base inst G_data_input_ibuf[6]/opit_1 on IOL_151_17.
Placed fixed group with base inst G_data_input_ibuf[7]/opit_1 on IOL_151_18.
Placed fixed group with base inst R_data_input_ibuf[0]/opit_1 on IOL_151_10.
Placed fixed group with base inst R_data_input_ibuf[1]/opit_1 on IOL_151_9.
Placed fixed group with base inst R_data_input_ibuf[2]/opit_1 on IOL_151_13.
Placed fixed group with base inst R_data_input_ibuf[3]/opit_1 on IOL_151_14.
Placed fixed group with base inst R_data_input_ibuf[4]/opit_1 on IOL_151_85.
Placed fixed group with base inst R_data_input_ibuf[5]/opit_1 on IOL_151_86.
Placed fixed group with base inst R_data_input_ibuf[6]/opit_1 on IOL_151_89.
Placed fixed group with base inst R_data_input_ibuf[7]/opit_1 on IOL_151_90.
Placed fixed group with base inst gnd1_obuf/opit_1 on IOL_151_78.
Placed fixed group with base inst gnd2_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst hdmi_clk_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst hdmi_de_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst hdmi_hs_ibuf/opit_1 on IOL_151_162.
Placed fixed group with base inst hdmi_vs_ibuf/opit_1 on IOL_151_134.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_241.
Placed fixed group with base inst signal1_obuf/opit_1 on IOL_151_209.
Placed fixed group with base inst signal2_obuf/opit_1 on IOL_151_210.
Placed fixed group with base inst signal3_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst signal4_obuf/opit_1 on IOL_151_174.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_74_108.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_12/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_13/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_14/gopclkbufg on USCM_74_105.
Placed fixed instance instance_name/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance led_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 63935.
Macro cell placement takes 0.05 sec.

Run super clustering :
	Initial slack 160274.
	2 iterations finished.
	Final slack 161263.
Super clustering done.
Design Utilization : 47%.
Wirelength after post global placement is 71105.
Post global placement takes 4.30 sec.

Legalization started.
Wirelength after legalization is 73646.
Legalization takes 0.45 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 163051.
Wirelength after replication placement is 73646.
Legalized cost 163051.000000.
Cost at iteration 0 : 163051.000000, wslk 163011.
Cost at iteration 1 : 163369.000000, wslk 163367.
Cost at iteration 2 : 163367.000000, wslk 163369.
Cost at iteration 3 : 163369.000000, wslk 163367.
Cost at iteration 4 : 163367.000000, wslk 163369.
Cost at iteration 5 : 163369.000000, wslk 163367.
Cost at iteration 6 : 163367.000000, wslk 163369.
Cost at iteration 7 : 163369.000000, wslk 163367.
Cost at iteration 8 : 163367.000000, wslk 163369.
Cost at iteration 9 : 163369.000000, wslk 163367.
Cost at iteration 10 : 163367.000000, wslk 163369.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 73656.
Timing-driven detailed placement takes 2.30 sec.

Worst slack is 163349, TNS after placement is 0.
Placement done.
Total placement takes 17.20 sec.
Finished placement. (CPU time elapsed 0h:00m:17s)

Routing started.
Building routing graph takes 0.80 sec.
Worst slack is 163349, TNS before global route is 0.
Processing design graph takes 0.27 sec.
Total memory for routing:
	51.853931 M.
Total nets for routing : 8624.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 189 at the end of iteration 0.
Unrouted nets 146 at the end of iteration 1.
Unrouted nets 130 at the end of iteration 2.
Unrouted nets 120 at the end of iteration 3.
Unrouted nets 105 at the end of iteration 4.
Unrouted nets 98 at the end of iteration 5.
Unrouted nets 91 at the end of iteration 6.
Unrouted nets 82 at the end of iteration 7.
Unrouted nets 76 at the end of iteration 8.
Unrouted nets 59 at the end of iteration 9.
Unrouted nets 59 at the end of iteration 10.
Unrouted nets 52 at the end of iteration 11.
Unrouted nets 46 at the end of iteration 12.
Unrouted nets 33 at the end of iteration 13.
Unrouted nets 24 at the end of iteration 14.
Unrouted nets 18 at the end of iteration 15.
Unrouted nets 22 at the end of iteration 16.
Unrouted nets 18 at the end of iteration 17.
Unrouted nets 9 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 0 at the end of iteration 21.
Global Routing step 3 processed 333 nets, it takes 11.52 sec.
Global routing takes 11.53 sec.
Total 12412 subnets.
    forward max bucket size 446 , backward 461.
        Unrouted nets 10117 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.500000 sec.
    forward max bucket size 359 , backward 186.
        Unrouted nets 8254 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.437500 sec.
    forward max bucket size 312 , backward 604.
        Unrouted nets 6286 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.406250 sec.
    forward max bucket size 312 , backward 439.
        Unrouted nets 5457 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.265625 sec.
    forward max bucket size 371 , backward 779.
        Unrouted nets 4449 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.125000 sec.
    forward max bucket size 642 , backward 444.
        Unrouted nets 4563 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.812500 sec.
    forward max bucket size 633 , backward 506.
        Unrouted nets 3867 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.687500 sec.
    forward max bucket size 608 , backward 590.
        Unrouted nets 3013 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.593750 sec.
    forward max bucket size 859 , backward 624.
        Unrouted nets 2400 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.468750 sec.
    forward max bucket size 411 , backward 705.
        Unrouted nets 1941 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.390625 sec.
    forward max bucket size 712 , backward 384.
        Unrouted nets 1462 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.312500 sec.
    forward max bucket size 480 , backward 491.
        Unrouted nets 1138 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.265625 sec.
    forward max bucket size 254 , backward 166.
        Unrouted nets 895 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.218750 sec.
    forward max bucket size 172 , backward 265.
        Unrouted nets 678 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.171875 sec.
    forward max bucket size 617 , backward 326.
        Unrouted nets 496 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.156250 sec.
    forward max bucket size 130 , backward 168.
        Unrouted nets 373 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.125000 sec.
    forward max bucket size 86 , backward 137.
        Unrouted nets 276 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.109375 sec.
    forward max bucket size 192 , backward 232.
        Unrouted nets 205 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.093750 sec.
    forward max bucket size 225 , backward 262.
        Unrouted nets 155 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.078125 sec.
    forward max bucket size 225 , backward 230.
        Unrouted nets 134 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.062500 sec.
    forward max bucket size 189 , backward 215.
        Unrouted nets 118 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.062500 sec.
    forward max bucket size 176 , backward 159.
        Unrouted nets 78 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 63 , backward 147.
        Unrouted nets 62 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.062500 sec.
    forward max bucket size 192 , backward 237.
        Unrouted nets 33 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 43.
        Unrouted nets 38 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 54.
        Unrouted nets 47 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.046875 sec.
    forward max bucket size 71 , backward 85.
        Unrouted nets 28 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 28 , backward 29.
        Unrouted nets 19 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 36 , backward 54.
        Unrouted nets 15 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.031250 sec.
    forward max bucket size 49 , backward 41.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 8 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 17.
        Unrouted nets 7 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 6 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 80 , backward 53.
        Unrouted nets 4 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 76 , backward 53.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 82 , backward 57.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 7.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 20.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 11 , backward 55.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 67.
        Unrouted nets 5 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 67.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.046875 sec.
    forward max bucket size 7 , backward 13.
        Unrouted nets 0 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.031250 sec.
C: Route-2036: The clock path from led_top_up/led_inst/outputdata_inst/addr_change/opit_0_L5Q:Q to led_top_up/led_inst/outputdata_inst/choose_inst/data_reg/opit_0_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from data_to_block_inst/ok/opit_0_L5Q:Q to cal_block1/Bdata[3]/opit_0_A2Q21:CLK is routed by SRB.
Detailed routing takes 12.98 sec.
Start fix hold violation.
Build tmp routing results takes 0.09 sec.
Timing analysis takes 0.56 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 570.
Incremental timing analysis takes 0.42 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.66 sec.
Used srb routing arc is 125373.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 27.97 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 2153     | 3274          | 66                  
|   FF                     | 3381     | 19644         | 18                  
|   LUT                    | 6634     | 13096         | 51                  
|   LUT-FF pairs           | 1541     | 13096         | 12                  
| Use of CLMS              | 778      | 1110          | 71                  
|   FF                     | 652      | 6660          | 10                  
|   LUT                    | 1622     | 4440          | 37                  
|   LUT-FF pairs           | 151      | 4440          | 4                   
|   Distributed RAM        | 408      | 4440          | 10                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 15       | 114           | 14                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 2        | 24            | 9                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:46s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 50.000 sec
Action pnr: CPU time elapsed is 49.297 sec
Current time: Mon Nov  7 22:20:28 2022
Action pnr: Peak memory pool usage is 581,935,104 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:47s)
