 ==  Bambu executed with: bambu -O2 -fno-caller-saves -fno-ivopts -fno-reorder-blocks -fno-strict-overflow -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_81 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2560
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2560
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.24 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.32 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.23 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.24 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 54
    Minimum slack: 0.030999998999997058
    Estimated max frequency (MHz): 201.24773592246964
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 52
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function find_min:
    Number of control steps: 55
    Minimum slack: 0.030999998999997058
    Estimated max frequency (MHz): 201.24773592246964
  Time to perform scheduling: 0.27 seconds


  State Transition Graph Information of function find_min:
    Number of states: 53
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 55
    Minimum slack: 0.030999998999997058
    Estimated max frequency (MHz): 201.24773592246964
  Time to perform scheduling: 0.16 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 53
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 83
    Minimum slack: 0.030999998999997058
    Estimated max frequency (MHz): 201.24773592246964
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 81
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:284/362
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:448/550
  Time to perform easy binding: 0.01 seconds


  Easy binding information for function is_connected:
    Bound operations:267/347
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:234/314
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 206
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 386
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 175
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 162
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 188 registers(LB:47)
  Time to perform register binding: 0.14 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 202 registers(LB:47)
  Time to perform register binding: 0.14 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 202 registers(LB:47)
  Time to perform register binding: 0.14 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 349
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1530
    Estimated area of MUX21: 232
    Total estimated area: 1762
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.14 seconds
    Clique covering computation completed in 0.28 seconds
  Time to perform module binding: 0.43 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 202 registers(LB:47)
  Time to perform register binding: 0.15 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 49
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function count_edges: 553

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 326 registers(LB:83)
  Time to perform register binding: 0.63 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 368 registers(LB:83)
  Time to perform register binding: 0.62 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 368 registers(LB:83)
  Time to perform register binding: 0.62 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 534
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 3887
    Estimated area of MUX21: 332
    Total estimated area: 4219
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.64 seconds
    Clique covering computation completed in 1.24 seconds
  Time to perform module binding: 1.90 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 368 registers(LB:83)
  Time to perform register binding: 0.63 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 78
  Time to perform interconnection binding: 0.04 seconds

  Total number of flip-flops in function find_min: 1053

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.18 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 109
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.08 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 109
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function kruskal:
    Bound operations:184/269
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 101
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 173 registers(LB:44)
  Time to perform register binding: 0.11 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 173 registers(LB:44)
  Time to perform register binding: 0.10 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 333
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1270
    Estimated area of MUX21: 266
    Total estimated area: 1536
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.11 seconds
    Clique covering computation completed in 0.11 seconds
  Time to perform module binding: 0.23 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 173 registers(LB:44)
  Time to perform register binding: 0.10 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 36
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function is_connected: 503

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 85 registers(LB:54)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 87 registers(LB:54)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 219
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9503
    Estimated area of MUX21: 563
    Total estimated area: 10066
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.04 seconds
  Time to perform module binding: 0.08 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 87 registers(LB:54)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 58
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 714

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:79)
  Time to perform register binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 131 registers(LB:79)
  Time to perform register binding: 0.05 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 131 registers(LB:79)
  Time to perform register binding: 0.05 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 270
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1268
    Estimated area of MUX21: 614
    Total estimated area: 1882
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.06 seconds
    Clique covering computation completed in 0.12 seconds
  Time to perform module binding: 0.19 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 131 registers(LB:79)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 93
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 985

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 11
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 12
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:16/21
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 7
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 18
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7878
    Estimated area of MUX21: 198
    Total estimated area: 8076
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 61
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_81/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 44300 cycles
  Number of executions     : 1
  Average execution        : 44300 cycles
