PPA Report for Cascadable Binary Clock Divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 4
IO Count: 6
Cell Count: 21

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 272.18 MHz
Reg-to-Reg Critical Path Delay: 2.974 ns

POWER METRICS:
-------------
Total Power Consumption: 3.304 W
