<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='482' type='unsigned int llvm::AMDGPU::mc2PseudoReg(unsigned int Reg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2537' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser15usesConstantBusERKN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2576' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser30validateConstantBusLimitationsERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2642' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser31validateEarlyClobberLimitationsERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2650' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser31validateEarlyClobberLimitationsERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='365' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='860' ll='862' type='unsigned int llvm::AMDGPU::mc2PseudoReg(unsigned int Reg)'/>
