//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 roots[48];
.const .align 8 .b8 coefficients[32];
.const .align 4 .u32 colorMagnifier;
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 ZOOMING_IN_FLAG_MASK = 32;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 4 .f32 pixelRealWidthInCm = 0f3CD94079;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[44] = {109, 0, 97, 0, 120, 0, 83, 0, 117, 0, 112, 0, 101, 0, 114, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 105, 0, 110, 0, 103, 0, 32, 0, 62, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str3[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[42] = {109, 0, 97, 0, 120, 0, 83, 0, 117, 0, 112, 0, 101, 0, 114, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 105, 0, 110, 0, 103, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str7[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str8[31] = {102, 111, 99, 117, 115, 58, 32, 115, 97, 109, 112, 108, 101, 115, 58, 37, 102, 44, 32, 114, 101, 117, 115, 105, 110, 103, 58, 37, 105, 10, 0};
.global .align 16 .b8 $str9[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str10[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};
.global .align 16 .b8 $str11[54] = {112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 73, 0, 100, 0, 120, 0, 32, 0, 60, 0, 32, 0, 112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 76, 0, 101, 0, 110, 0, 103, 0, 116, 0, 104, 0, 0, 0};
.global .align 16 .b8 $str12[146] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 115, 0, 47, 0, 110, 0, 101, 0, 119, 0, 116, 0, 111, 0, 110, 0, 95, 0, 105, 0, 116, 0, 101, 0, 114, 0, 97, 0, 116, 0, 105, 0, 111, 0, 110, 0, 115, 0, 46, 0, 99, 0, 117, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<46>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<140>;
	.reg .b32 	%r<112>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<57>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r27, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r29, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r28, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f43, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f42, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f41, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f40, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r30, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f44, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r31, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r28;
	setp.lt.u32	%p3, %r5, %r29;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB1_41;
	bra.uni 	BB1_3;

BB1_3:
	setp.ge.f32	%p5, %f44, 0f3F800000;
	@%p5 bra 	BB1_5;

	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r50, 196;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_5:
	setp.lt.f32	%p6, %f44, 0f3F800000;
	mov.f32 	%f137, 0f00000000;
	mov.f32 	%f139, %f137;
	@%p6 bra 	BB1_39;

	abs.f32 	%f47, %f44;
	mov.b32 	 %r51, %f44;
	and.b32  	%r52, %r51, -2147483648;
	or.b32  	%r53, %r52, 1056964608;
	mov.b32 	 %f48, %r53;
	add.f32 	%f49, %f48, %f44;
	cvt.rzi.f32.f32	%f50, %f49;
	setp.gt.f32	%p7, %f47, 0f4B000000;
	selp.f32	%f128, %f44, %f50, %p7;
	setp.geu.f32	%p8, %f47, 0f3F000000;
	@%p8 bra 	BB1_8;

	cvt.rzi.f32.f32	%f128, %f44;

BB1_8:
	cvt.rzi.u32.f32	%r54, %f128;
	mov.u32 	%r55, 64;
	min.u32 	%r109, %r55, %r54;
	setp.lt.u32	%p9, %r109, 65;
	@%p9 bra 	BB1_10;

	mov.u64 	%rd15, $str10;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r56, 113;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r56;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_10:
	setp.eq.s32	%p10, %r109, 0;
	cvt.rn.f32.u32	%f137, %r109;
	mov.u32 	%r110, 0;
	@%p10 bra 	BB1_11;

	cvt.rn.f32.u32	%f7, %r4;
	cvt.rn.f32.u32	%f8, %r5;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f9, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f10, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f11, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f12, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f13, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f14, %fd12;
	cvt.rn.f32.u32	%f51, %r28;
	sub.f32 	%f52, %f42, %f40;
	div.rn.f32 	%f15, %f52, %f51;
	cvt.rn.f32.u32	%f53, %r29;
	sub.f32 	%f54, %f43, %f41;
	div.rn.f32 	%f16, %f54, %f53;
	mov.u32 	%r60, 0;
	and.b32  	%r63, %r31, 1;
	mov.u32 	%r100, %r60;
	mov.u32 	%r110, %r60;

BB1_13:
	mov.u32 	%r9, %r109;
	mov.u32 	%r7, %r100;
	cvt.rn.f32.u32	%f55, %r7;
	div.rn.f32 	%f56, %f55, %f137;
	add.f32 	%f57, %f7, %f56;
	add.f32 	%f58, %f8, %f56;
	neg.f32 	%f59, %f58;
	fma.rn.f32 	%f131, %f15, %f57, %f40;
	fma.rn.f32 	%f130, %f16, %f59, %f43;
	setp.eq.s32	%p11, %r30, 0;
	mov.u32 	%r104, %r60;
	@%p11 bra 	BB1_21;

BB1_14:
	mul.f32 	%f60, %f130, %f130;
	mul.f32 	%f61, %f131, %f131;
	sub.f32 	%f62, %f61, %f60;
	mul.f32 	%f63, %f131, %f130;
	fma.rn.f32 	%f64, %f131, %f130, %f63;
	mul.f32 	%f65, %f131, %f62;
	mul.f32 	%f66, %f130, %f64;
	sub.f32 	%f67, %f65, %f66;
	mul.f32 	%f68, %f131, %f64;
	fma.rn.f32 	%f69, %f130, %f62, %f68;
	cvt.f64.f32	%fd13, %f131;
	cvt.f64.f32	%fd14, %f130;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f62;
	cvt.f64.f32	%fd17, %f64;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f67;
	cvt.f64.f32	%fd22, %f69;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f70, %fd23;
	cvt.rn.f32.f64	%f71, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f72, %fd27;
	cvt.rn.f32.f64	%f73, %fd28;
	abs.f32 	%f74, %f72;
	abs.f32 	%f75, %f73;
	add.f32 	%f76, %f74, %f75;
	rcp.rn.f32 	%f77, %f76;
	mul.f32 	%f78, %f70, %f77;
	mul.f32 	%f79, %f71, %f77;
	mul.f32 	%f80, %f77, %f72;
	mul.f32 	%f81, %f77, %f73;
	mul.f32 	%f82, %f81, %f81;
	fma.rn.f32 	%f83, %f80, %f80, %f82;
	rcp.rn.f32 	%f84, %f83;
	mul.f32 	%f85, %f79, %f81;
	fma.rn.f32 	%f86, %f78, %f80, %f85;
	mul.f32 	%f87, %f84, %f86;
	mul.f32 	%f88, %f79, %f80;
	mul.f32 	%f89, %f78, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f84, %f90;
	sub.f32 	%f131, %f131, %f87;
	sub.f32 	%f130, %f130, %f91;
	add.s32 	%r104, %r104, 1;
	sub.f32 	%f92, %f131, %f9;
	abs.f32 	%f93, %f92;
	setp.geu.f32	%p12, %f93, 0f38D1B717;
	@%p12 bra 	BB1_16;

	sub.f32 	%f94, %f130, %f10;
	abs.f32 	%f95, %f94;
	setp.lt.f32	%p13, %f95, 0f38D1B717;
	@%p13 bra 	BB1_21;

BB1_16:
	sub.f32 	%f96, %f131, %f11;
	abs.f32 	%f97, %f96;
	setp.geu.f32	%p14, %f97, 0f38D1B717;
	@%p14 bra 	BB1_18;

	sub.f32 	%f98, %f130, %f12;
	abs.f32 	%f99, %f98;
	setp.lt.f32	%p15, %f99, 0f38D1B717;
	@%p15 bra 	BB1_21;

BB1_18:
	sub.f32 	%f100, %f131, %f13;
	abs.f32 	%f101, %f100;
	setp.lt.f32	%p16, %f101, 0f38D1B717;
	@%p16 bra 	BB1_20;
	bra.uni 	BB1_19;

BB1_20:
	setp.lt.u32	%p18, %r104, %r30;
	sub.f32 	%f102, %f130, %f14;
	abs.f32 	%f103, %f102;
	setp.geu.f32	%p19, %f103, 0f38D1B717;
	and.pred  	%p20, %p19, %p18;
	@%p20 bra 	BB1_14;
	bra.uni 	BB1_21;

BB1_19:
	setp.lt.u32	%p17, %r104, %r30;
	@%p17 bra 	BB1_14;

BB1_21:
	cvt.rn.f32.u32	%f104, %r104;
	cvt.rzi.u32.f32	%r13, %f104;
	add.s32 	%r110, %r13, %r110;
	setp.gt.u32	%p21, %r7, 9;
	@%p21 bra 	BB1_23;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r7, 4;
	add.s64 	%rd24, %rd22, %rd23;
	st.local.u32 	[%rd24], %r13;

BB1_23:
	setp.lt.u32	%p22, %r7, 10;
	setp.eq.b32	%p23, %r63, 1;
	setp.ne.s32	%p24, %r7, 0;
	and.pred  	%p25, %p22, %p24;
	and.pred  	%p26, %p25, %p23;
	shr.u32 	%r64, %r9, 1;
	setp.eq.s32	%p27, %r7, %r64;
	or.pred  	%p28, %p26, %p27;
	add.s32 	%r100, %r7, 1;
	mov.u32 	%r109, %r9;
	@!%p28 bra 	BB1_37;
	bra.uni 	BB1_24;

BB1_24:
	div.u32 	%r65, %r110, %r100;
	cvt.rn.f32.u32	%f24, %r65;
	setp.eq.s32	%p29, %r7, 0;
	mov.f32 	%f136, 0f00000000;
	@%p29 bra 	BB1_33;

	and.b32  	%r67, %r7, 3;
	setp.eq.s32	%p30, %r67, 0;
	mov.f32 	%f136, 0f00000000;
	mov.u32 	%r108, 0;
	@%p30 bra 	BB1_31;

	setp.eq.s32	%p31, %r67, 1;
	mov.f32 	%f133, 0f00000000;
	mov.u32 	%r106, 0;
	@%p31 bra 	BB1_30;

	setp.eq.s32	%p32, %r67, 2;
	mov.f32 	%f132, 0f00000000;
	mov.u32 	%r105, 0;
	@%p32 bra 	BB1_29;

	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	ld.local.u32 	%r73, [%rd26];
	cvt.rn.f32.u32	%f109, %r73;
	sub.f32 	%f110, %f109, %f24;
	fma.rn.f32 	%f132, %f110, %f110, 0f00000000;
	mov.u32 	%r105, 1;

BB1_29:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r105, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r74, [%rd30];
	cvt.rn.f32.u32	%f111, %r74;
	sub.f32 	%f112, %f111, %f24;
	fma.rn.f32 	%f133, %f112, %f112, %f132;
	add.s32 	%r106, %r105, 1;

BB1_30:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd32, %rd31;
	mul.wide.u32 	%rd33, %r106, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.local.u32 	%r75, [%rd34];
	cvt.rn.f32.u32	%f113, %r75;
	sub.f32 	%f114, %f113, %f24;
	fma.rn.f32 	%f136, %f114, %f114, %f133;
	add.s32 	%r108, %r106, 1;

BB1_31:
	add.u64 	%rd35, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd35;
	setp.lt.u32	%p33, %r7, 4;
	@%p33 bra 	BB1_33;

BB1_32:
	mul.wide.u32 	%rd36, %r108, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r76, [%rd37];
	cvt.rn.f32.u32	%f115, %r76;
	sub.f32 	%f116, %f115, %f24;
	fma.rn.f32 	%f117, %f116, %f116, %f136;
	add.s32 	%r77, %r108, 1;
	mul.wide.u32 	%rd38, %r77, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r78, [%rd39];
	cvt.rn.f32.u32	%f118, %r78;
	sub.f32 	%f119, %f118, %f24;
	fma.rn.f32 	%f120, %f119, %f119, %f117;
	add.s32 	%r79, %r108, 2;
	mul.wide.u32 	%rd40, %r79, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.local.u32 	%r80, [%rd41];
	cvt.rn.f32.u32	%f121, %r80;
	sub.f32 	%f122, %f121, %f24;
	fma.rn.f32 	%f123, %f122, %f122, %f120;
	add.s32 	%r81, %r108, 3;
	mul.wide.u32 	%rd42, %r81, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.local.u32 	%r82, [%rd43];
	cvt.rn.f32.u32	%f124, %r82;
	sub.f32 	%f125, %f124, %f24;
	fma.rn.f32 	%f136, %f125, %f125, %f123;
	add.s32 	%r108, %r108, 4;
	setp.lt.u32	%p34, %r108, %r7;
	@%p34 bra 	BB1_32;

BB1_33:
	add.s32 	%r83, %r7, -1;
	cvt.rn.f32.u32	%f126, %r83;
	div.rn.f32 	%f127, %f136, %f126;
	div.rn.f32 	%f34, %f127, %f24;
	setp.ne.s32	%p35, %r7, 1;
	@%p35 bra 	BB1_35;

	// inline asm
	activemask.b32 %r84;
	// inline asm
	add.u64 	%rd44, %SP, 0;
	cvta.to.local.u64 	%rd45, %rd44;
	ld.local.v2.u32 	{%r86, %r87}, [%rd45];
	setp.eq.s32	%p36, %r86, %r87;
	vote.sync.all.pred 	%p37, %p36, %r84;
	mov.u32 	%r109, 2;
	@%p37 bra 	BB1_37;

BB1_35:
	// inline asm
	activemask.b32 %r91;
	// inline asm
	setp.lt.f32	%p38, %f34, 0f3C23D70A;
	vote.sync.all.pred 	%p39, %p38, %r91;
	mov.u32 	%r109, %r100;
	@%p39 bra 	BB1_37;

	// inline asm
	activemask.b32 %r93;
	// inline asm
	setp.le.f32	%p40, %f34, 0f3F800000;
	vote.sync.all.pred 	%p41, %p40, %r93;
	setp.ge.u32	%p42, %r7, %r64;
	and.pred  	%p43, %p41, %p42;
	selp.b32	%r109, %r100, %r9, %p43;

BB1_37:
	cvt.rn.f32.u32	%f137, %r109;
	setp.lt.u32	%p44, %r100, %r109;
	@%p44 bra 	BB1_13;
	bra.uni 	BB1_38;

BB1_11:
	mov.u32 	%r109, %r110;

BB1_38:
	div.u32 	%r96, %r110, %r109;
	cvt.rn.f32.u32	%f139, %r96;

BB1_39:
	mul.lo.s32 	%r97, %r5, %r27;
	cvt.u64.u32	%rd46, %r97;
	cvta.to.global.u64 	%rd47, %rd2;
	add.s64 	%rd48, %rd47, %rd46;
	mul.wide.u32 	%rd49, %r4, 16;
	add.s64 	%rd50, %rd48, %rd49;
	st.global.f32 	[%rd50], %f139;
	st.global.f32 	[%rd50+4], %f137;
	mov.u32 	%r98, 0;
	st.global.u32 	[%rd50+12], %r98;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd50+8], %rs1;
	setp.gt.f32	%p45, %f137, 0f00000000;
	@%p45 bra 	BB1_41;

	mov.u64 	%rd51, $str3;
	cvta.global.u64 	%rd52, %rd51;
	mov.u64 	%rd53, $str1;
	cvta.global.u64 	%rd54, %rd53;
	mov.u32 	%r99, 203;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd56, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd52;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd54;
	.param .b32 param2;
	st.param.b32	[param2+0], %r99;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd55;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd56;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB1_41:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .f32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<46>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<132>;
	.reg .b64 	%rd<58>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r29, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r28, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd39, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd38, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd37, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd36, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r30, [fractalRenderMainDouble_param_4];
	ld.param.f32 	%f8, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r31, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r28;
	setp.lt.u32	%p3, %r5, %r29;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB2_40;
	bra.uni 	BB2_3;

BB2_3:
	setp.ge.f32	%p5, %f8, 0f3F800000;
	@%p5 bra 	BB2_5;

	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r50, 196;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_5:
	setp.lt.f32	%p6, %f8, 0f3F800000;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	@%p6 bra 	BB2_38;

	abs.f32 	%f11, %f8;
	mov.b32 	 %r51, %f8;
	and.b32  	%r52, %r51, -2147483648;
	or.b32  	%r53, %r52, 1056964608;
	mov.b32 	 %f12, %r53;
	add.f32 	%f13, %f12, %f8;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p7, %f11, 0f4B000000;
	selp.f32	%f16, %f8, %f14, %p7;
	setp.geu.f32	%p8, %f11, 0f3F000000;
	@%p8 bra 	BB2_8;

	cvt.rzi.f32.f32	%f16, %f8;

BB2_8:
	cvt.rzi.u32.f32	%r54, %f16;
	mov.u32 	%r55, 64;
	min.u32 	%r6, %r55, %r54;
	setp.lt.u32	%p9, %r6, 65;
	@%p9 bra 	BB2_10;

	mov.u64 	%rd15, $str10;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r56, 113;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r56;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB2_10:
	setp.eq.s32	%p10, %r6, 0;
	mov.u32 	%r135, 0;
	mov.u32 	%r134, %r135;
	@%p10 bra 	BB2_37;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd5, [coefficients+8];
	ld.const.f64 	%fd6, [coefficients];
	ld.const.f64 	%fd7, [coefficients+16];
	add.f64 	%fd8, %fd7, %fd7;
	ld.const.f64 	%fd9, [coefficients+24];
	mul.f64 	%fd10, %fd9, 0d4008000000000000;
	ld.const.f64 	%fd11, [roots];
	ld.const.f64 	%fd12, [roots+8];
	ld.const.f64 	%fd13, [roots+16];
	ld.const.f64 	%fd14, [roots+24];
	ld.const.f64 	%fd15, [roots+32];
	ld.const.f64 	%fd16, [roots+40];
	cvt.rn.f64.u32	%fd40, %r28;
	sub.f64 	%fd41, %fd38, %fd36;
	div.rn.f64 	%fd17, %fd41, %fd40;
	cvt.rn.f64.u32	%fd42, %r29;
	sub.f64 	%fd43, %fd39, %fd37;
	div.rn.f64 	%fd18, %fd43, %fd42;
	mov.u32 	%r60, 0;
	and.b32  	%r63, %r31, 1;
	mov.u32 	%r125, %r60;
	mov.u32 	%r135, %r60;
	mov.u32 	%r134, %r6;

BB2_12:
	mov.u32 	%r9, %r134;
	mov.u32 	%r7, %r125;
	ld.param.f64 	%fd124, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd123, [fractalRenderMainDouble_param_3];
	cvt.rn.f64.u32	%fd44, %r9;
	cvt.rn.f64.u32	%fd45, %r7;
	div.rn.f64 	%fd46, %fd45, %fd44;
	add.f64 	%fd47, %fd3, %fd46;
	add.f64 	%fd48, %fd4, %fd46;
	neg.f64 	%fd49, %fd48;
	fma.rn.f64 	%fd126, %fd17, %fd47, %fd123;
	fma.rn.f64 	%fd125, %fd18, %fd49, %fd124;
	setp.eq.s32	%p11, %r30, 0;
	mov.u32 	%r128, %r60;
	mov.u32 	%r129, %r60;
	@%p11 bra 	BB2_20;

BB2_13:
	mul.f64 	%fd50, %fd125, %fd125;
	mul.f64 	%fd51, %fd126, %fd126;
	sub.f64 	%fd52, %fd51, %fd50;
	mul.f64 	%fd53, %fd126, %fd125;
	fma.rn.f64 	%fd54, %fd126, %fd125, %fd53;
	mul.f64 	%fd55, %fd126, %fd52;
	mul.f64 	%fd56, %fd125, %fd54;
	sub.f64 	%fd57, %fd55, %fd56;
	mul.f64 	%fd58, %fd126, %fd54;
	fma.rn.f64 	%fd59, %fd125, %fd52, %fd58;
	fma.rn.f64 	%fd60, %fd126, %fd5, %fd6;
	mul.f64 	%fd61, %fd54, %fd7;
	fma.rn.f64 	%fd62, %fd52, %fd7, %fd60;
	fma.rn.f64 	%fd63, %fd125, %fd5, %fd61;
	fma.rn.f64 	%fd64, %fd57, %fd9, %fd62;
	fma.rn.f64 	%fd65, %fd59, %fd9, %fd63;
	fma.rn.f64 	%fd66, %fd126, %fd8, %fd5;
	mul.f64 	%fd67, %fd54, %fd10;
	fma.rn.f64 	%fd68, %fd52, %fd10, %fd66;
	fma.rn.f64 	%fd69, %fd125, %fd8, %fd67;
	abs.f64 	%fd70, %fd68;
	abs.f64 	%fd71, %fd69;
	add.f64 	%fd72, %fd70, %fd71;
	rcp.rn.f64 	%fd73, %fd72;
	mul.f64 	%fd74, %fd64, %fd73;
	mul.f64 	%fd75, %fd65, %fd73;
	mul.f64 	%fd76, %fd68, %fd73;
	mul.f64 	%fd77, %fd69, %fd73;
	mul.f64 	%fd78, %fd77, %fd77;
	fma.rn.f64 	%fd79, %fd76, %fd76, %fd78;
	rcp.rn.f64 	%fd80, %fd79;
	mul.f64 	%fd81, %fd75, %fd77;
	fma.rn.f64 	%fd82, %fd74, %fd76, %fd81;
	mul.f64 	%fd83, %fd80, %fd82;
	mul.f64 	%fd84, %fd75, %fd76;
	mul.f64 	%fd85, %fd74, %fd77;
	sub.f64 	%fd86, %fd84, %fd85;
	mul.f64 	%fd87, %fd80, %fd86;
	sub.f64 	%fd126, %fd126, %fd83;
	sub.f64 	%fd125, %fd125, %fd87;
	sub.f64 	%fd88, %fd126, %fd11;
	abs.f64 	%fd89, %fd88;
	setp.geu.f64	%p12, %fd89, 0d3F1A36E2EB1C432D;
	@%p12 bra 	BB2_15;

	add.s32 	%r129, %r128, 1;
	sub.f64 	%fd90, %fd125, %fd12;
	abs.f64 	%fd91, %fd90;
	setp.lt.f64	%p13, %fd91, 0d3F1A36E2EB1C432D;
	@%p13 bra 	BB2_20;

BB2_15:
	sub.f64 	%fd92, %fd126, %fd13;
	abs.f64 	%fd93, %fd92;
	setp.geu.f64	%p14, %fd93, 0d3F1A36E2EB1C432D;
	@%p14 bra 	BB2_17;

	add.s32 	%r129, %r128, 1;
	sub.f64 	%fd94, %fd125, %fd14;
	abs.f64 	%fd95, %fd94;
	setp.lt.f64	%p15, %fd95, 0d3F1A36E2EB1C432D;
	@%p15 bra 	BB2_20;

BB2_17:
	sub.f64 	%fd96, %fd126, %fd15;
	abs.f64 	%fd97, %fd96;
	add.s32 	%r128, %r128, 1;
	setp.lt.f64	%p16, %fd97, 0d3F1A36E2EB1C432D;
	@%p16 bra 	BB2_19;
	bra.uni 	BB2_18;

BB2_19:
	setp.lt.u32	%p18, %r128, %r30;
	sub.f64 	%fd98, %fd125, %fd16;
	abs.f64 	%fd99, %fd98;
	setp.geu.f64	%p19, %fd99, 0d3F1A36E2EB1C432D;
	and.pred  	%p20, %p19, %p18;
	mov.u32 	%r129, %r128;
	@%p20 bra 	BB2_13;
	bra.uni 	BB2_20;

BB2_18:
	setp.lt.u32	%p17, %r128, %r30;
	mov.u32 	%r129, %r128;
	@%p17 bra 	BB2_13;

BB2_20:
	cvt.rn.f32.u32	%f15, %r129;
	cvt.rzi.u32.f32	%r13, %f15;
	add.s32 	%r135, %r13, %r135;
	setp.gt.u32	%p21, %r7, 9;
	@%p21 bra 	BB2_22;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r7, 4;
	add.s64 	%rd24, %rd22, %rd23;
	st.local.u32 	[%rd24], %r13;

BB2_22:
	setp.lt.u32	%p22, %r7, 10;
	setp.eq.b32	%p23, %r63, 1;
	setp.ne.s32	%p24, %r7, 0;
	and.pred  	%p25, %p22, %p24;
	and.pred  	%p26, %p25, %p23;
	shr.u32 	%r64, %r9, 1;
	setp.eq.s32	%p27, %r7, %r64;
	or.pred  	%p28, %p26, %p27;
	add.s32 	%r125, %r7, 1;
	mov.u32 	%r134, %r9;
	@!%p28 bra 	BB2_36;
	bra.uni 	BB2_23;

BB2_23:
	div.u32 	%r65, %r135, %r125;
	cvt.rn.f64.u32	%fd25, %r65;
	setp.eq.s32	%p29, %r7, 0;
	mov.f64 	%fd131, 0d0000000000000000;
	@%p29 bra 	BB2_32;

	and.b32  	%r67, %r7, 3;
	setp.eq.s32	%p30, %r67, 0;
	mov.f64 	%fd131, 0d0000000000000000;
	mov.u32 	%r133, 0;
	@%p30 bra 	BB2_30;

	setp.eq.s32	%p31, %r67, 1;
	mov.f64 	%fd128, 0d0000000000000000;
	mov.u32 	%r131, 0;
	@%p31 bra 	BB2_29;

	setp.eq.s32	%p32, %r67, 2;
	mov.f64 	%fd127, 0d0000000000000000;
	mov.u32 	%r130, 0;
	@%p32 bra 	BB2_28;

	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	ld.local.u32 	%r73, [%rd26];
	cvt.rn.f64.u32	%fd104, %r73;
	sub.f64 	%fd105, %fd104, %fd25;
	fma.rn.f64 	%fd127, %fd105, %fd105, 0d0000000000000000;
	mov.u32 	%r130, 1;

BB2_28:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r130, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r74, [%rd30];
	cvt.rn.f64.u32	%fd106, %r74;
	sub.f64 	%fd107, %fd106, %fd25;
	fma.rn.f64 	%fd128, %fd107, %fd107, %fd127;
	add.s32 	%r131, %r130, 1;

BB2_29:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd32, %rd31;
	mul.wide.u32 	%rd33, %r131, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.local.u32 	%r75, [%rd34];
	cvt.rn.f64.u32	%fd108, %r75;
	sub.f64 	%fd109, %fd108, %fd25;
	fma.rn.f64 	%fd131, %fd109, %fd109, %fd128;
	add.s32 	%r133, %r131, 1;

BB2_30:
	add.u64 	%rd35, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd35;
	setp.lt.u32	%p33, %r7, 4;
	@%p33 bra 	BB2_32;

BB2_31:
	mul.wide.u32 	%rd36, %r133, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r76, [%rd37];
	cvt.rn.f64.u32	%fd110, %r76;
	sub.f64 	%fd111, %fd110, %fd25;
	fma.rn.f64 	%fd112, %fd111, %fd111, %fd131;
	add.s32 	%r77, %r133, 1;
	mul.wide.u32 	%rd38, %r77, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r78, [%rd39];
	cvt.rn.f64.u32	%fd113, %r78;
	sub.f64 	%fd114, %fd113, %fd25;
	fma.rn.f64 	%fd115, %fd114, %fd114, %fd112;
	add.s32 	%r79, %r133, 2;
	mul.wide.u32 	%rd40, %r79, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.local.u32 	%r80, [%rd41];
	cvt.rn.f64.u32	%fd116, %r80;
	sub.f64 	%fd117, %fd116, %fd25;
	fma.rn.f64 	%fd118, %fd117, %fd117, %fd115;
	add.s32 	%r81, %r133, 3;
	mul.wide.u32 	%rd42, %r81, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.local.u32 	%r82, [%rd43];
	cvt.rn.f64.u32	%fd119, %r82;
	sub.f64 	%fd120, %fd119, %fd25;
	fma.rn.f64 	%fd131, %fd120, %fd120, %fd118;
	add.s32 	%r133, %r133, 4;
	setp.lt.u32	%p34, %r133, %r7;
	@%p34 bra 	BB2_31;

BB2_32:
	add.s32 	%r83, %r7, -1;
	cvt.rn.f64.u32	%fd121, %r83;
	div.rn.f64 	%fd122, %fd131, %fd121;
	div.rn.f64 	%fd35, %fd122, %fd25;
	setp.ne.s32	%p35, %r7, 1;
	@%p35 bra 	BB2_34;

	// inline asm
	activemask.b32 %r84;
	// inline asm
	add.u64 	%rd44, %SP, 0;
	cvta.to.local.u64 	%rd45, %rd44;
	ld.local.v2.u32 	{%r86, %r87}, [%rd45];
	setp.eq.s32	%p36, %r86, %r87;
	vote.sync.all.pred 	%p37, %p36, %r84;
	mov.u32 	%r134, 2;
	@%p37 bra 	BB2_36;

BB2_34:
	// inline asm
	activemask.b32 %r91;
	// inline asm
	setp.lt.f64	%p38, %fd35, 0d3F847AE140000000;
	vote.sync.all.pred 	%p39, %p38, %r91;
	mov.u32 	%r134, %r125;
	@%p39 bra 	BB2_36;

	// inline asm
	activemask.b32 %r93;
	// inline asm
	setp.le.f64	%p40, %fd35, 0d3FF0000000000000;
	vote.sync.all.pred 	%p41, %p40, %r93;
	setp.ge.u32	%p42, %r7, %r64;
	and.pred  	%p43, %p41, %p42;
	selp.b32	%r134, %r125, %r9, %p43;

BB2_36:
	setp.lt.u32	%p44, %r125, %r134;
	@%p44 bra 	BB2_12;

BB2_37:
	cvt.rn.f32.u32	%f17, %r134;
	div.u32 	%r96, %r135, %r134;
	cvt.rn.f32.u32	%f18, %r96;

BB2_38:
	ld.param.u64 	%rd57, [fractalRenderMainDouble_param_0];
	mov.u32 	%r120, %tid.y;
	mov.u32 	%r119, %ntid.x;
	mov.u32 	%r118, %tid.x;
	mad.lo.s32 	%r117, %r119, %r120, %r118;
	shl.b32 	%r116, %r119, 2;
	ld.param.u32 	%r115, [fractalRenderMainDouble_param_1];
	div.u32 	%r114, %r117, %r116;
	bfe.u32 	%r113, %r117, 2, 2;
	shl.b32 	%r112, %r114, 2;
	add.s32 	%r111, %r112, %r113;
	mov.u32 	%r110, %ntid.y;
	mov.u32 	%r109, %ctaid.y;
	mad.lo.s32 	%r108, %r109, %r110, %r111;
	and.b32  	%r107, %r117, 15;
	rem.u32 	%r106, %r117, %r116;
	sub.s32 	%r105, %r106, %r107;
	and.b32  	%r104, %r117, 3;
	shr.u32 	%r103, %r105, 2;
	add.s32 	%r102, %r103, %r104;
	mov.u32 	%r101, %ctaid.x;
	mad.lo.s32 	%r100, %r101, %r119, %r102;
	mul.lo.s32 	%r97, %r108, %r115;
	cvt.u64.u32	%rd46, %r97;
	cvta.to.global.u64 	%rd47, %rd57;
	add.s64 	%rd48, %rd47, %rd46;
	mul.wide.u32 	%rd49, %r100, 16;
	add.s64 	%rd50, %rd48, %rd49;
	st.global.f32 	[%rd50], %f18;
	st.global.f32 	[%rd50+4], %f17;
	mov.u32 	%r98, 0;
	st.global.u32 	[%rd50+12], %r98;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd50+8], %rs1;
	setp.gt.f32	%p45, %f17, 0f00000000;
	@%p45 bra 	BB2_40;

	mov.u64 	%rd51, $str3;
	cvta.global.u64 	%rd52, %rd51;
	mov.u64 	%rd53, $str1;
	cvta.global.u64 	%rd54, %rd53;
	mov.u32 	%r99, 203;
	mov.u64 	%rd55, 0;
	mov.u64 	%rd56, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd52;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd54;
	.param .b32 param2;
	st.param.b32	[param2+0], %r99;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd55;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd56;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB2_40:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .f32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[56];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<411>;
	.reg .b32 	%r<223>;
	.reg .f64 	%fd<62>;
	.reg .b64 	%rd<111>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r57, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r56, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f107, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f106, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f105, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f104, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r58, [fractalRenderAdvancedFloat_param_4];
	ld.param.f32 	%f380, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r59, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f112, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f111, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f110, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f109, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r60, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r62, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r61, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB3_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r63, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r63;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_2:
	mov.u32 	%r64, %tid.x;
	mov.u32 	%r65, %tid.y;
	mad.lo.s32 	%r66, %r1, %r65, %r64;
	shl.b32 	%r67, %r1, 2;
	and.b32  	%r68, %r66, 15;
	rem.u32 	%r69, %r66, %r67;
	sub.s32 	%r70, %r69, %r68;
	shr.u32 	%r71, %r70, 2;
	and.b32  	%r72, %r66, 3;
	add.s32 	%r73, %r71, %r72;
	div.u32 	%r74, %r66, %r67;
	shl.b32 	%r75, %r74, 2;
	bfe.u32 	%r76, %r66, 2, 2;
	add.s32 	%r77, %r75, %r76;
	mov.u32 	%r78, %ctaid.x;
	mad.lo.s32 	%r4, %r78, %r1, %r73;
	mov.u32 	%r79, %ctaid.y;
	mov.u32 	%r80, %ntid.y;
	mad.lo.s32 	%r5, %r79, %r80, %r77;
	setp.lt.u32	%p2, %r4, %r56;
	setp.gt.u32	%p3, %r57, %r5;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB3_96;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r81, %r59, 52;
	mov.u16 	%rs15, 0;
	setp.ne.s32	%p5, %r81, 52;
	@%p5 bra 	BB3_4;

	setp.gt.f32	%p6, %f380, 0f00000000;
	@%p6 bra 	BB3_7;

	mov.u64 	%rd11, $str6;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r82, 237;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r82;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_7:
	and.b32  	%r83, %r4, -8;
	cvt.rn.f32.u32	%f113, %r83;
	and.b32  	%r84, %r5, -4;
	cvt.rn.f32.u32	%f114, %r84;
	cvt.rn.f32.u32	%f115, %r61;
	sub.f32 	%f116, %f115, %f113;
	cvt.rn.f32.u32	%f117, %r62;
	sub.f32 	%f118, %f117, %f114;
	mul.f32 	%f119, %f118, %f118;
	fma.rn.f32 	%f120, %f116, %f116, %f119;
	sqrt.rn.f32 	%f121, %f120;
	ld.global.f32 	%f122, [pixelRealWidthInCm];
	mul.f32 	%f123, %f121, %f122;
	ld.global.f32 	%f124, [screenDistance];
	div.rn.f32 	%f1, %f123, %f124;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p7, %f2, 0f3F800000;
	mov.f32 	%f379, %f2;
	@%p7 bra 	BB3_9;

	rcp.rn.f32 	%f379, %f2;

BB3_9:
	mul.rn.f32 	%f125, %f379, %f379;
	mov.f32 	%f126, 0fC0B59883;
	mov.f32 	%f127, 0fBF52C7EA;
	fma.rn.f32 	%f128, %f125, %f127, %f126;
	mov.f32 	%f129, 0fC0D21907;
	fma.rn.f32 	%f130, %f128, %f125, %f129;
	mul.f32 	%f131, %f125, %f130;
	mul.f32 	%f132, %f379, %f131;
	add.f32 	%f133, %f125, 0f41355DC0;
	mov.f32 	%f134, 0f41E6BD60;
	fma.rn.f32 	%f135, %f133, %f125, %f134;
	mov.f32 	%f136, 0f419D92C8;
	fma.rn.f32 	%f137, %f135, %f125, %f136;
	rcp.rn.f32 	%f138, %f137;
	fma.rn.f32 	%f139, %f132, %f138, %f379;
	mov.f32 	%f140, 0f3FC90FDB;
	sub.f32 	%f141, %f140, %f139;
	setp.gt.f32	%p8, %f2, 0f3F800000;
	selp.f32	%f142, %f141, %f139, %p8;
	mov.b32 	 %r85, %f142;
	mov.b32 	 %r86, %f1;
	and.b32  	%r87, %r86, -2147483648;
	or.b32  	%r88, %r85, %r87;
	mov.b32 	 %f143, %r88;
	setp.gtu.f32	%p9, %f2, 0f7F800000;
	selp.f32	%f144, %f142, %f143, %p9;
	mul.f32 	%f145, %f144, 0f43340000;
	div.rn.f32 	%f5, %f145, 0f40490FDB;
	setp.ge.f32	%p10, %f5, 0f00000000;
	@%p10 bra 	BB3_11;

	mov.u64 	%rd17, $str7;
	cvta.global.u64 	%rd18, %rd17;
	mov.u64 	%rd19, $str1;
	cvta.global.u64 	%rd20, %rd19;
	mov.u32 	%r89, 247;
	mov.u64 	%rd21, 0;
	mov.u64 	%rd22, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd20;
	.param .b32 param2;
	st.param.b32	[param2+0], %r89;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd21;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd22;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB3_11:
	setp.lt.f32	%p11, %f380, 0f3F800000;
	mul.f32 	%f146, %f380, 0f40B00000;
	selp.f32	%f147, %f146, 0f40B00000, %p11;
	add.f32 	%f148, %f147, 0fC2700000;
	rcp.rn.f32 	%f149, %f148;
	mov.f32 	%f150, 0fC2700000;
	div.rn.f32 	%f151, %f150, %f148;
	fma.rn.f32 	%f152, %f5, %f149, %f151;
	mul.f32 	%f380, %f152, %f380;
	setp.gtu.f32	%p12, %f5, %f147;
	@%p12 bra 	BB3_12;
	bra.uni 	BB3_13;

BB3_12:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB3_14;

BB3_4:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB3_14;

BB3_13:
	cvt.f64.f32	%fd13, %f380;
	mov.f64 	%fd14, 0d3FF0000000000000;
	max.f64 	%fd15, %fd14, %fd13;
	cvt.rn.f32.f64	%f380, %fd15;
	mov.u16 	%rs14, 1;

BB3_14:
	and.b32  	%r90, %r59, 8;
	setp.eq.s32	%p13, %r90, 0;
	mov.f32 	%f407, 0f00000000;
	@%p13 bra 	BB3_15;

	sub.s32 	%r91, %r57, %r5;
	cvt.rn.f32.u32	%f155, %r91;
	cvt.rn.f32.u32	%f156, %r56;
	cvt.rn.f32.u32	%f157, %r4;
	div.rn.f32 	%f158, %f157, %f156;
	cvt.rn.f32.u32	%f159, %r57;
	div.rn.f32 	%f160, %f155, %f159;
	sub.f32 	%f161, %f106, %f104;
	sub.f32 	%f162, %f107, %f105;
	fma.rn.f32 	%f163, %f161, %f158, %f104;
	fma.rn.f32 	%f164, %f162, %f160, %f105;
	sub.f32 	%f165, %f163, %f109;
	sub.f32 	%f166, %f164, %f110;
	sub.f32 	%f167, %f111, %f109;
	div.rn.f32 	%f168, %f165, %f167;
	sub.f32 	%f169, %f112, %f110;
	div.rn.f32 	%f170, %f166, %f169;
	mul.f32 	%f13, %f156, %f168;
	mul.f32 	%f171, %f159, %f170;
	sub.f32 	%f14, %f159, %f171;
	abs.f32 	%f172, %f13;
	mov.b32 	 %r92, %f13;
	and.b32  	%r93, %r92, -2147483648;
	or.b32  	%r94, %r93, 1056964608;
	mov.b32 	 %f173, %r94;
	add.f32 	%f174, %f13, %f173;
	cvt.rzi.f32.f32	%f175, %f174;
	setp.gt.f32	%p14, %f172, 0f4B000000;
	selp.f32	%f381, %f13, %f175, %p14;
	setp.geu.f32	%p15, %f172, 0f3F000000;
	@%p15 bra 	BB3_18;

	cvt.rzi.f32.f32	%f381, %f13;

BB3_18:
	cvt.rzi.s32.f32	%r8, %f381;
	mov.b32 	 %r95, %f14;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r96, 1056964608;
	mov.b32 	 %f176, %r97;
	add.f32 	%f177, %f14, %f176;
	cvt.rzi.f32.f32	%f178, %f177;
	abs.f32 	%f179, %f14;
	setp.gt.f32	%p16, %f179, 0f4B000000;
	selp.f32	%f382, %f14, %f178, %p16;
	setp.geu.f32	%p17, %f179, 0f3F000000;
	@%p17 bra 	BB3_20;

	cvt.rzi.f32.f32	%f382, %f14;

BB3_20:
	add.s32 	%r98, %r56, -2;
	setp.lt.u32	%p18, %r8, %r98;
	setp.gt.s32	%p19, %r8, 1;
	and.pred  	%p20, %p19, %p18;
	cvt.rzi.s32.f32	%r99, %f382;
	setp.gt.s32	%p21, %r99, 1;
	and.pred  	%p22, %p20, %p21;
	add.s32 	%r100, %r57, -2;
	setp.lt.u32	%p23, %r99, %r100;
	and.pred  	%p24, %p23, %p22;
	mov.f32 	%f406, %f407;
	@!%p24 bra 	BB3_22;
	bra.uni 	BB3_21;

BB3_21:
	cvt.rmi.f32.f32	%f182, %f13;
	cvt.rzi.u32.f32	%r101, %f182;
	cvt.rmi.f32.f32	%f183, %f14;
	cvt.rzi.u32.f32	%r102, %f183;
	cvt.rn.f32.u32	%f184, %r101;
	sub.f32 	%f185, %f13, %f184;
	cvt.rn.f32.u32	%f186, %r102;
	sub.f32 	%f187, %f14, %f186;
	mul.lo.s32 	%r103, %r102, %r60;
	cvt.u64.u32	%rd23, %r103;
	cvta.to.global.u64 	%rd24, %rd4;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.u32 	%rd26, %r101, 16;
	add.s64 	%rd27, %rd25, %rd26;
	add.s32 	%r104, %r101, 1;
	mul.wide.u32 	%rd28, %r104, 16;
	add.s64 	%rd29, %rd25, %rd28;
	add.s32 	%r105, %r102, 1;
	mul.lo.s32 	%r106, %r105, %r60;
	cvt.u64.u32	%rd30, %r106;
	add.s64 	%rd31, %rd24, %rd30;
	add.s64 	%rd32, %rd31, %rd26;
	add.s64 	%rd33, %rd31, %rd28;
	mov.f32 	%f188, 0f3F800000;
	sub.f32 	%f189, %f188, %f185;
	ld.global.f32 	%f190, [%rd27];
	ld.global.f32 	%f191, [%rd29];
	mul.f32 	%f192, %f185, %f191;
	fma.rn.f32 	%f193, %f190, %f189, %f192;
	sub.f32 	%f194, %f188, %f187;
	ld.global.f32 	%f195, [%rd32];
	ld.global.f32 	%f196, [%rd33];
	mul.f32 	%f197, %f185, %f196;
	fma.rn.f32 	%f198, %f189, %f195, %f197;
	mul.f32 	%f199, %f187, %f198;
	fma.rn.f32 	%f407, %f194, %f193, %f199;
	ld.global.f32 	%f200, [%rd27+4];
	ld.global.f32 	%f201, [%rd29+4];
	mul.f32 	%f202, %f185, %f201;
	fma.rn.f32 	%f203, %f189, %f200, %f202;
	ld.global.f32 	%f204, [%rd32+4];
	ld.global.f32 	%f205, [%rd33+4];
	mul.f32 	%f206, %f185, %f205;
	fma.rn.f32 	%f207, %f189, %f204, %f206;
	mul.f32 	%f208, %f187, %f207;
	fma.rn.f32 	%f406, %f194, %f203, %f208;
	cvt.f64.f32	%fd16, %f406;
	setp.geu.f64	%p25, %fd16, 0d3FB999999999999A;
	selp.u16	%rs15, 1, 0, %p25;
	bra.uni 	BB3_22;

BB3_15:
	mov.f32 	%f406, %f407;

BB3_22:
	setp.eq.s16	%p26, %rs15, 0;
	@%p26 bra 	BB3_59;

	shr.u32 	%r107, %r59, 5;
	and.b32  	%r108, %r107, 1;
	setp.eq.b32	%p27, %r108, 1;
	not.pred 	%p28, %p27;
	setp.eq.s16	%p29, %rs14, 0;
	mov.f32 	%f394, 0f00000000;
	mov.u16 	%rs16, 1;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	BB3_92;

	setp.lt.f32	%p31, %f380, 0f3F800000;
	mov.f32 	%f394, 0f00000000;
	mov.f32 	%f396, %f394;
	@%p31 bra 	BB3_58;

	abs.f32 	%f212, %f380;
	mov.b32 	 %r109, %f380;
	and.b32  	%r110, %r109, -2147483648;
	or.b32  	%r111, %r110, 1056964608;
	mov.b32 	 %f213, %r111;
	add.f32 	%f214, %f380, %f213;
	cvt.rzi.f32.f32	%f215, %f214;
	setp.gt.f32	%p32, %f212, 0f4B000000;
	selp.f32	%f385, %f380, %f215, %p32;
	setp.geu.f32	%p33, %f212, 0f3F000000;
	@%p33 bra 	BB3_27;

	cvt.rzi.f32.f32	%f385, %f380;

BB3_27:
	cvt.rzi.u32.f32	%r112, %f385;
	mov.u32 	%r113, 64;
	min.u32 	%r208, %r113, %r112;
	cvt.rn.f32.u32	%f216, %r56;
	sub.f32 	%f217, %f106, %f104;
	div.rn.f32 	%f28, %f217, %f216;
	cvt.rn.f32.u32	%f218, %r57;
	sub.f32 	%f219, %f107, %f105;
	div.rn.f32 	%f29, %f219, %f218;
	setp.lt.u32	%p34, %r208, 65;
	@%p34 bra 	BB3_29;

	mov.u64 	%rd34, $str10;
	cvta.global.u64 	%rd35, %rd34;
	mov.u64 	%rd36, $str1;
	cvta.global.u64 	%rd37, %rd36;
	mov.u32 	%r114, 113;
	mov.u64 	%rd38, 0;
	mov.u64 	%rd39, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd37;
	.param .b32 param2;
	st.param.b32	[param2+0], %r114;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd38;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd39;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB3_29:
	setp.eq.s32	%p35, %r208, 0;
	cvt.rn.f32.u32	%f394, %r208;
	mov.u32 	%r209, 0;
	@%p35 bra 	BB3_30;

	cvt.rn.f32.u32	%f31, %r4;
	cvt.rn.f32.u32	%f32, %r5;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd17, [roots];
	cvt.rn.f32.f64	%f33, %fd17;
	ld.const.f64 	%fd18, [roots+8];
	cvt.rn.f32.f64	%f34, %fd18;
	ld.const.f64 	%fd19, [roots+16];
	cvt.rn.f32.f64	%f35, %fd19;
	ld.const.f64 	%fd20, [roots+24];
	cvt.rn.f32.f64	%f36, %fd20;
	ld.const.f64 	%fd21, [roots+32];
	cvt.rn.f32.f64	%f37, %fd21;
	ld.const.f64 	%fd22, [roots+40];
	cvt.rn.f32.f64	%f38, %fd22;
	mov.u32 	%r118, 0;
	mov.u32 	%r199, %r118;
	mov.u32 	%r209, %r118;

BB3_32:
	mov.u32 	%r12, %r208;
	mov.u32 	%r10, %r199;
	ld.param.f32 	%f378, [fractalRenderAdvancedFloat_param_3+12];
	cvt.rn.f32.u32	%f220, %r10;
	div.rn.f32 	%f221, %f220, %f394;
	add.f32 	%f222, %f31, %f221;
	add.f32 	%f223, %f32, %f221;
	neg.f32 	%f224, %f223;
	fma.rn.f32 	%f388, %f28, %f222, %f104;
	fma.rn.f32 	%f387, %f29, %f224, %f378;
	setp.eq.s32	%p36, %r58, 0;
	mov.u32 	%r203, %r118;
	@%p36 bra 	BB3_40;

BB3_33:
	mul.f32 	%f225, %f387, %f387;
	mul.f32 	%f226, %f388, %f388;
	sub.f32 	%f227, %f226, %f225;
	mul.f32 	%f228, %f388, %f387;
	fma.rn.f32 	%f229, %f388, %f387, %f228;
	mul.f32 	%f230, %f388, %f227;
	mul.f32 	%f231, %f387, %f229;
	sub.f32 	%f232, %f230, %f231;
	mul.f32 	%f233, %f388, %f229;
	fma.rn.f32 	%f234, %f387, %f227, %f233;
	cvt.f64.f32	%fd23, %f388;
	cvt.f64.f32	%fd24, %f387;
	fma.rn.f64 	%fd25, %fd23, %fd1, %fd2;
	cvt.f64.f32	%fd26, %f227;
	cvt.f64.f32	%fd27, %f229;
	mul.f64 	%fd28, %fd27, %fd3;
	fma.rn.f64 	%fd29, %fd26, %fd3, %fd25;
	fma.rn.f64 	%fd30, %fd24, %fd1, %fd28;
	cvt.f64.f32	%fd31, %f232;
	cvt.f64.f32	%fd32, %f234;
	fma.rn.f64 	%fd33, %fd31, %fd5, %fd29;
	fma.rn.f64 	%fd34, %fd32, %fd5, %fd30;
	cvt.rn.f32.f64	%f235, %fd33;
	cvt.rn.f32.f64	%f236, %fd34;
	fma.rn.f64 	%fd35, %fd23, %fd4, %fd1;
	mul.f64 	%fd36, %fd27, %fd6;
	fma.rn.f64 	%fd37, %fd26, %fd6, %fd35;
	fma.rn.f64 	%fd38, %fd24, %fd4, %fd36;
	cvt.rn.f32.f64	%f237, %fd37;
	cvt.rn.f32.f64	%f238, %fd38;
	abs.f32 	%f239, %f237;
	abs.f32 	%f240, %f238;
	add.f32 	%f241, %f239, %f240;
	rcp.rn.f32 	%f242, %f241;
	mul.f32 	%f243, %f235, %f242;
	mul.f32 	%f244, %f236, %f242;
	mul.f32 	%f245, %f242, %f237;
	mul.f32 	%f246, %f242, %f238;
	mul.f32 	%f247, %f246, %f246;
	fma.rn.f32 	%f248, %f245, %f245, %f247;
	rcp.rn.f32 	%f249, %f248;
	mul.f32 	%f250, %f244, %f246;
	fma.rn.f32 	%f251, %f243, %f245, %f250;
	mul.f32 	%f252, %f249, %f251;
	mul.f32 	%f253, %f244, %f245;
	mul.f32 	%f254, %f243, %f246;
	sub.f32 	%f255, %f253, %f254;
	mul.f32 	%f256, %f249, %f255;
	sub.f32 	%f388, %f388, %f252;
	sub.f32 	%f387, %f387, %f256;
	add.s32 	%r203, %r203, 1;
	sub.f32 	%f257, %f388, %f33;
	abs.f32 	%f258, %f257;
	setp.geu.f32	%p37, %f258, 0f38D1B717;
	@%p37 bra 	BB3_35;

	sub.f32 	%f259, %f387, %f34;
	abs.f32 	%f260, %f259;
	setp.lt.f32	%p38, %f260, 0f38D1B717;
	@%p38 bra 	BB3_40;

BB3_35:
	sub.f32 	%f261, %f388, %f35;
	abs.f32 	%f262, %f261;
	setp.geu.f32	%p39, %f262, 0f38D1B717;
	@%p39 bra 	BB3_37;

	sub.f32 	%f263, %f387, %f36;
	abs.f32 	%f264, %f263;
	setp.lt.f32	%p40, %f264, 0f38D1B717;
	@%p40 bra 	BB3_40;

BB3_37:
	sub.f32 	%f265, %f388, %f37;
	abs.f32 	%f266, %f265;
	setp.lt.f32	%p41, %f266, 0f38D1B717;
	@%p41 bra 	BB3_39;
	bra.uni 	BB3_38;

BB3_39:
	setp.lt.u32	%p43, %r203, %r58;
	sub.f32 	%f267, %f387, %f38;
	abs.f32 	%f268, %f267;
	setp.geu.f32	%p44, %f268, 0f38D1B717;
	and.pred  	%p45, %p44, %p43;
	@%p45 bra 	BB3_33;
	bra.uni 	BB3_40;

BB3_38:
	setp.lt.u32	%p42, %r203, %r58;
	@%p42 bra 	BB3_33;

BB3_40:
	cvt.rn.f32.u32	%f269, %r203;
	cvt.rzi.u32.f32	%r16, %f269;
	add.s32 	%r209, %r16, %r209;
	setp.gt.u32	%p46, %r10, 9;
	@%p46 bra 	BB3_42;

	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	mul.wide.u32 	%rd42, %r10, 4;
	add.s64 	%rd43, %rd41, %rd42;
	st.local.u32 	[%rd43], %r16;

BB3_42:
	ld.param.u32 	%r195, [fractalRenderAdvancedFloat_param_6];
	setp.lt.u32	%p47, %r10, 10;
	and.b32  	%r121, %r195, 1;
	setp.eq.b32	%p48, %r121, 1;
	setp.ne.s32	%p49, %r10, 0;
	and.pred  	%p50, %p47, %p49;
	and.pred  	%p51, %p50, %p48;
	shr.u32 	%r18, %r12, 1;
	setp.eq.s32	%p52, %r10, %r18;
	or.pred  	%p53, %p51, %p52;
	add.s32 	%r199, %r10, 1;
	mov.u32 	%r208, %r12;
	@!%p53 bra 	BB3_56;
	bra.uni 	BB3_43;

BB3_43:
	div.u32 	%r122, %r209, %r199;
	cvt.rn.f32.u32	%f46, %r122;
	setp.eq.s32	%p54, %r10, 0;
	mov.f32 	%f393, 0f00000000;
	@%p54 bra 	BB3_52;

	and.b32  	%r20, %r10, 3;
	setp.eq.s32	%p55, %r20, 0;
	mov.f32 	%f393, 0f00000000;
	mov.u32 	%r207, 0;
	@%p55 bra 	BB3_50;

	setp.eq.s32	%p56, %r20, 1;
	mov.f32 	%f390, 0f00000000;
	mov.u32 	%r205, 0;
	@%p56 bra 	BB3_49;

	setp.eq.s32	%p57, %r20, 2;
	mov.f32 	%f389, 0f00000000;
	mov.u32 	%r204, 0;
	@%p57 bra 	BB3_48;

	add.u64 	%rd44, %SP, 0;
	cvta.to.local.u64 	%rd45, %rd44;
	ld.local.u32 	%r127, [%rd45];
	cvt.rn.f32.u32	%f274, %r127;
	sub.f32 	%f275, %f274, %f46;
	fma.rn.f32 	%f389, %f275, %f275, 0f00000000;
	mov.u32 	%r204, 1;

BB3_48:
	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	mul.wide.u32 	%rd48, %r204, 4;
	add.s64 	%rd49, %rd47, %rd48;
	ld.local.u32 	%r128, [%rd49];
	cvt.rn.f32.u32	%f276, %r128;
	sub.f32 	%f277, %f276, %f46;
	fma.rn.f32 	%f390, %f277, %f277, %f389;
	add.s32 	%r205, %r204, 1;

BB3_49:
	add.u64 	%rd50, %SP, 0;
	cvta.to.local.u64 	%rd51, %rd50;
	mul.wide.u32 	%rd52, %r205, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.local.u32 	%r129, [%rd53];
	cvt.rn.f32.u32	%f278, %r129;
	sub.f32 	%f279, %f278, %f46;
	fma.rn.f32 	%f393, %f279, %f279, %f390;
	add.s32 	%r207, %r205, 1;

BB3_50:
	add.u64 	%rd54, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd54;
	setp.lt.u32	%p58, %r10, 4;
	@%p58 bra 	BB3_52;

BB3_51:
	mul.wide.u32 	%rd55, %r207, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r130, [%rd56];
	cvt.rn.f32.u32	%f280, %r130;
	sub.f32 	%f281, %f280, %f46;
	fma.rn.f32 	%f282, %f281, %f281, %f393;
	add.s32 	%r131, %r207, 1;
	mul.wide.u32 	%rd57, %r131, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.u32 	%r132, [%rd58];
	cvt.rn.f32.u32	%f283, %r132;
	sub.f32 	%f284, %f283, %f46;
	fma.rn.f32 	%f285, %f284, %f284, %f282;
	add.s32 	%r133, %r207, 2;
	mul.wide.u32 	%rd59, %r133, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.local.u32 	%r134, [%rd60];
	cvt.rn.f32.u32	%f286, %r134;
	sub.f32 	%f287, %f286, %f46;
	fma.rn.f32 	%f288, %f287, %f287, %f285;
	add.s32 	%r135, %r207, 3;
	mul.wide.u32 	%rd61, %r135, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.local.u32 	%r136, [%rd62];
	cvt.rn.f32.u32	%f289, %r136;
	sub.f32 	%f290, %f289, %f46;
	fma.rn.f32 	%f393, %f290, %f290, %f288;
	add.s32 	%r207, %r207, 4;
	setp.lt.u32	%p59, %r207, %r10;
	@%p59 bra 	BB3_51;

BB3_52:
	add.s32 	%r137, %r10, -1;
	cvt.rn.f32.u32	%f291, %r137;
	div.rn.f32 	%f292, %f393, %f291;
	div.rn.f32 	%f56, %f292, %f46;
	setp.ne.s32	%p60, %r10, 1;
	@%p60 bra 	BB3_54;

	// inline asm
	activemask.b32 %r138;
	// inline asm
	add.u64 	%rd63, %SP, 0;
	cvta.to.local.u64 	%rd64, %rd63;
	ld.local.v2.u32 	{%r140, %r141}, [%rd64];
	setp.eq.s32	%p61, %r140, %r141;
	vote.sync.all.pred 	%p62, %p61, %r138;
	mov.u32 	%r208, 2;
	@%p62 bra 	BB3_56;

BB3_54:
	// inline asm
	activemask.b32 %r145;
	// inline asm
	setp.lt.f32	%p63, %f56, 0f3C23D70A;
	vote.sync.all.pred 	%p64, %p63, %r145;
	mov.u32 	%r208, %r199;
	@%p64 bra 	BB3_56;

	// inline asm
	activemask.b32 %r147;
	// inline asm
	setp.le.f32	%p65, %f56, 0f3F800000;
	vote.sync.all.pred 	%p66, %p65, %r147;
	setp.ge.u32	%p67, %r10, %r18;
	and.pred  	%p68, %p66, %p67;
	selp.b32	%r208, %r199, %r12, %p68;

BB3_56:
	cvt.rn.f32.u32	%f394, %r208;
	setp.lt.u32	%p69, %r199, %r208;
	@%p69 bra 	BB3_32;
	bra.uni 	BB3_57;

BB3_59:
	setp.lt.f32	%p70, %f380, 0f3F800000;
	selp.f32	%f64, 0f3F800000, %f380, %p70;
	abs.f32 	%f296, %f64;
	mov.b32 	 %r150, %f64;
	and.b32  	%r151, %r150, -2147483648;
	or.b32  	%r152, %r151, 1056964608;
	mov.b32 	 %f297, %r152;
	add.f32 	%f298, %f64, %f297;
	cvt.rzi.f32.f32	%f299, %f298;
	setp.gt.f32	%p71, %f296, 0f4B000000;
	selp.f32	%f397, %f64, %f299, %p71;
	setp.geu.f32	%p72, %f296, 0f3F000000;
	@%p72 bra 	BB3_61;

	cvt.rzi.f32.f32	%f397, %f64;

BB3_61:
	cvt.rzi.u32.f32	%r153, %f397;
	mov.u32 	%r154, 64;
	min.u32 	%r220, %r154, %r153;
	cvt.rn.f32.u32	%f300, %r56;
	sub.f32 	%f301, %f106, %f104;
	div.rn.f32 	%f68, %f301, %f300;
	cvt.rn.f32.u32	%f302, %r57;
	sub.f32 	%f303, %f107, %f105;
	div.rn.f32 	%f69, %f303, %f302;
	setp.lt.u32	%p73, %r220, 65;
	@%p73 bra 	BB3_63;

	mov.u64 	%rd65, $str10;
	cvta.global.u64 	%rd66, %rd65;
	mov.u64 	%rd67, $str1;
	cvta.global.u64 	%rd68, %rd67;
	mov.u32 	%r155, 113;
	mov.u64 	%rd69, 0;
	mov.u64 	%rd70, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd66;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd68;
	.param .b32 param2;
	st.param.b32	[param2+0], %r155;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd69;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd70;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB3_63:
	setp.eq.s32	%p74, %r220, 0;
	cvt.rn.f32.u32	%f406, %r220;
	mov.u32 	%r221, 0;
	@%p74 bra 	BB3_64;

	cvt.rn.f32.u32	%f71, %r4;
	cvt.rn.f32.u32	%f72, %r5;
	ld.const.f64 	%fd7, [coefficients+8];
	ld.const.f64 	%fd8, [coefficients];
	ld.const.f64 	%fd9, [coefficients+16];
	add.f64 	%fd10, %fd9, %fd9;
	ld.const.f64 	%fd11, [coefficients+24];
	mul.f64 	%fd12, %fd11, 0d4008000000000000;
	ld.const.f64 	%fd39, [roots];
	cvt.rn.f32.f64	%f73, %fd39;
	ld.const.f64 	%fd40, [roots+8];
	cvt.rn.f32.f64	%f74, %fd40;
	ld.const.f64 	%fd41, [roots+16];
	cvt.rn.f32.f64	%f75, %fd41;
	ld.const.f64 	%fd42, [roots+24];
	cvt.rn.f32.f64	%f76, %fd42;
	ld.const.f64 	%fd43, [roots+32];
	cvt.rn.f32.f64	%f77, %fd43;
	ld.const.f64 	%fd44, [roots+40];
	cvt.rn.f32.f64	%f78, %fd44;
	mov.u32 	%r159, 0;
	mov.u32 	%r211, %r159;
	mov.u32 	%r221, %r159;

BB3_66:
	mov.u32 	%r35, %r220;
	mov.u32 	%r33, %r211;
	cvt.rn.f32.u32	%f304, %r33;
	div.rn.f32 	%f305, %f304, %f406;
	add.f32 	%f306, %f71, %f305;
	add.f32 	%f307, %f72, %f305;
	neg.f32 	%f308, %f307;
	fma.rn.f32 	%f400, %f68, %f306, %f104;
	fma.rn.f32 	%f399, %f69, %f308, %f107;
	setp.eq.s32	%p75, %r58, 0;
	mov.u32 	%r215, %r159;
	@%p75 bra 	BB3_74;

BB3_67:
	mul.f32 	%f309, %f399, %f399;
	mul.f32 	%f310, %f400, %f400;
	sub.f32 	%f311, %f310, %f309;
	mul.f32 	%f312, %f400, %f399;
	fma.rn.f32 	%f313, %f400, %f399, %f312;
	mul.f32 	%f314, %f400, %f311;
	mul.f32 	%f315, %f399, %f313;
	sub.f32 	%f316, %f314, %f315;
	mul.f32 	%f317, %f400, %f313;
	fma.rn.f32 	%f318, %f399, %f311, %f317;
	cvt.f64.f32	%fd45, %f400;
	cvt.f64.f32	%fd46, %f399;
	fma.rn.f64 	%fd47, %fd45, %fd7, %fd8;
	cvt.f64.f32	%fd48, %f311;
	cvt.f64.f32	%fd49, %f313;
	mul.f64 	%fd50, %fd49, %fd9;
	fma.rn.f64 	%fd51, %fd48, %fd9, %fd47;
	fma.rn.f64 	%fd52, %fd46, %fd7, %fd50;
	cvt.f64.f32	%fd53, %f316;
	cvt.f64.f32	%fd54, %f318;
	fma.rn.f64 	%fd55, %fd53, %fd11, %fd51;
	fma.rn.f64 	%fd56, %fd54, %fd11, %fd52;
	cvt.rn.f32.f64	%f319, %fd55;
	cvt.rn.f32.f64	%f320, %fd56;
	fma.rn.f64 	%fd57, %fd45, %fd10, %fd7;
	mul.f64 	%fd58, %fd49, %fd12;
	fma.rn.f64 	%fd59, %fd48, %fd12, %fd57;
	fma.rn.f64 	%fd60, %fd46, %fd10, %fd58;
	cvt.rn.f32.f64	%f321, %fd59;
	cvt.rn.f32.f64	%f322, %fd60;
	abs.f32 	%f323, %f321;
	abs.f32 	%f324, %f322;
	add.f32 	%f325, %f323, %f324;
	rcp.rn.f32 	%f326, %f325;
	mul.f32 	%f327, %f319, %f326;
	mul.f32 	%f328, %f320, %f326;
	mul.f32 	%f329, %f326, %f321;
	mul.f32 	%f330, %f326, %f322;
	mul.f32 	%f331, %f330, %f330;
	fma.rn.f32 	%f332, %f329, %f329, %f331;
	rcp.rn.f32 	%f333, %f332;
	mul.f32 	%f334, %f328, %f330;
	fma.rn.f32 	%f335, %f327, %f329, %f334;
	mul.f32 	%f336, %f333, %f335;
	mul.f32 	%f337, %f328, %f329;
	mul.f32 	%f338, %f327, %f330;
	sub.f32 	%f339, %f337, %f338;
	mul.f32 	%f340, %f333, %f339;
	sub.f32 	%f400, %f400, %f336;
	sub.f32 	%f399, %f399, %f340;
	add.s32 	%r215, %r215, 1;
	sub.f32 	%f341, %f400, %f73;
	abs.f32 	%f342, %f341;
	setp.geu.f32	%p76, %f342, 0f38D1B717;
	@%p76 bra 	BB3_69;

	sub.f32 	%f343, %f399, %f74;
	abs.f32 	%f344, %f343;
	setp.lt.f32	%p77, %f344, 0f38D1B717;
	@%p77 bra 	BB3_74;

BB3_69:
	sub.f32 	%f345, %f400, %f75;
	abs.f32 	%f346, %f345;
	setp.geu.f32	%p78, %f346, 0f38D1B717;
	@%p78 bra 	BB3_71;

	sub.f32 	%f347, %f399, %f76;
	abs.f32 	%f348, %f347;
	setp.lt.f32	%p79, %f348, 0f38D1B717;
	@%p79 bra 	BB3_74;

BB3_71:
	sub.f32 	%f349, %f400, %f77;
	abs.f32 	%f350, %f349;
	setp.lt.f32	%p80, %f350, 0f38D1B717;
	@%p80 bra 	BB3_73;
	bra.uni 	BB3_72;

BB3_73:
	setp.lt.u32	%p82, %r215, %r58;
	sub.f32 	%f351, %f399, %f78;
	abs.f32 	%f352, %f351;
	setp.geu.f32	%p83, %f352, 0f38D1B717;
	and.pred  	%p84, %p83, %p82;
	@%p84 bra 	BB3_67;
	bra.uni 	BB3_74;

BB3_72:
	setp.lt.u32	%p81, %r215, %r58;
	@%p81 bra 	BB3_67;

BB3_74:
	cvt.rn.f32.u32	%f353, %r215;
	cvt.rzi.u32.f32	%r39, %f353;
	add.s32 	%r221, %r39, %r221;
	setp.gt.u32	%p85, %r33, 9;
	@%p85 bra 	BB3_76;

	add.u64 	%rd71, %SP, 0;
	cvta.to.local.u64 	%rd72, %rd71;
	mul.wide.u32 	%rd73, %r33, 4;
	add.s64 	%rd74, %rd72, %rd73;
	st.local.u32 	[%rd74], %r39;

BB3_76:
	setp.lt.u32	%p86, %r33, 10;
	and.b32  	%r162, %r59, 1;
	setp.eq.b32	%p87, %r162, 1;
	setp.ne.s32	%p88, %r33, 0;
	and.pred  	%p89, %p86, %p88;
	and.pred  	%p90, %p89, %p87;
	shr.u32 	%r41, %r35, 1;
	setp.eq.s32	%p91, %r33, %r41;
	or.pred  	%p92, %p90, %p91;
	add.s32 	%r211, %r33, 1;
	mov.u32 	%r220, %r35;
	@!%p92 bra 	BB3_90;
	bra.uni 	BB3_77;

BB3_77:
	div.u32 	%r163, %r221, %r211;
	cvt.rn.f32.u32	%f86, %r163;
	setp.eq.s32	%p93, %r33, 0;
	mov.f32 	%f405, 0f00000000;
	@%p93 bra 	BB3_86;

	and.b32  	%r43, %r33, 3;
	setp.eq.s32	%p94, %r43, 0;
	mov.f32 	%f405, 0f00000000;
	mov.u32 	%r219, 0;
	@%p94 bra 	BB3_84;

	setp.eq.s32	%p95, %r43, 1;
	mov.f32 	%f402, 0f00000000;
	mov.u32 	%r217, 0;
	@%p95 bra 	BB3_83;

	setp.eq.s32	%p96, %r43, 2;
	mov.f32 	%f401, 0f00000000;
	mov.u32 	%r216, 0;
	@%p96 bra 	BB3_82;

	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	ld.local.u32 	%r168, [%rd76];
	cvt.rn.f32.u32	%f358, %r168;
	sub.f32 	%f359, %f358, %f86;
	fma.rn.f32 	%f401, %f359, %f359, 0f00000000;
	mov.u32 	%r216, 1;

BB3_82:
	add.u64 	%rd77, %SP, 0;
	cvta.to.local.u64 	%rd78, %rd77;
	mul.wide.u32 	%rd79, %r216, 4;
	add.s64 	%rd80, %rd78, %rd79;
	ld.local.u32 	%r169, [%rd80];
	cvt.rn.f32.u32	%f360, %r169;
	sub.f32 	%f361, %f360, %f86;
	fma.rn.f32 	%f402, %f361, %f361, %f401;
	add.s32 	%r217, %r216, 1;

BB3_83:
	add.u64 	%rd81, %SP, 0;
	cvta.to.local.u64 	%rd82, %rd81;
	mul.wide.u32 	%rd83, %r217, 4;
	add.s64 	%rd84, %rd82, %rd83;
	ld.local.u32 	%r170, [%rd84];
	cvt.rn.f32.u32	%f362, %r170;
	sub.f32 	%f363, %f362, %f86;
	fma.rn.f32 	%f405, %f363, %f363, %f402;
	add.s32 	%r219, %r217, 1;

BB3_84:
	add.u64 	%rd85, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd85;
	setp.lt.u32	%p97, %r33, 4;
	@%p97 bra 	BB3_86;

BB3_85:
	mul.wide.u32 	%rd86, %r219, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.local.u32 	%r171, [%rd87];
	cvt.rn.f32.u32	%f364, %r171;
	sub.f32 	%f365, %f364, %f86;
	fma.rn.f32 	%f366, %f365, %f365, %f405;
	add.s32 	%r172, %r219, 1;
	mul.wide.u32 	%rd88, %r172, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.local.u32 	%r173, [%rd89];
	cvt.rn.f32.u32	%f367, %r173;
	sub.f32 	%f368, %f367, %f86;
	fma.rn.f32 	%f369, %f368, %f368, %f366;
	add.s32 	%r174, %r219, 2;
	mul.wide.u32 	%rd90, %r174, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.local.u32 	%r175, [%rd91];
	cvt.rn.f32.u32	%f370, %r175;
	sub.f32 	%f371, %f370, %f86;
	fma.rn.f32 	%f372, %f371, %f371, %f369;
	add.s32 	%r176, %r219, 3;
	mul.wide.u32 	%rd92, %r176, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.local.u32 	%r177, [%rd93];
	cvt.rn.f32.u32	%f373, %r177;
	sub.f32 	%f374, %f373, %f86;
	fma.rn.f32 	%f405, %f374, %f374, %f372;
	add.s32 	%r219, %r219, 4;
	setp.lt.u32	%p98, %r219, %r33;
	@%p98 bra 	BB3_85;

BB3_86:
	add.s32 	%r178, %r33, -1;
	cvt.rn.f32.u32	%f375, %r178;
	div.rn.f32 	%f376, %f405, %f375;
	div.rn.f32 	%f96, %f376, %f86;
	setp.ne.s32	%p99, %r33, 1;
	@%p99 bra 	BB3_88;

	// inline asm
	activemask.b32 %r179;
	// inline asm
	add.u64 	%rd94, %SP, 0;
	cvta.to.local.u64 	%rd95, %rd94;
	ld.local.v2.u32 	{%r181, %r182}, [%rd95];
	setp.eq.s32	%p100, %r181, %r182;
	vote.sync.all.pred 	%p101, %p100, %r179;
	mov.u32 	%r220, 2;
	@%p101 bra 	BB3_90;

BB3_88:
	// inline asm
	activemask.b32 %r186;
	// inline asm
	setp.lt.f32	%p102, %f96, 0f3C23D70A;
	vote.sync.all.pred 	%p103, %p102, %r186;
	mov.u32 	%r220, %r211;
	@%p103 bra 	BB3_90;

	// inline asm
	activemask.b32 %r188;
	// inline asm
	setp.le.f32	%p104, %f96, 0f3F800000;
	vote.sync.all.pred 	%p105, %p104, %r188;
	setp.ge.u32	%p106, %r33, %r41;
	and.pred  	%p107, %p105, %p106;
	selp.b32	%r220, %r211, %r35, %p107;

BB3_90:
	cvt.rn.f32.u32	%f406, %r220;
	setp.lt.u32	%p108, %r211, %r220;
	@%p108 bra 	BB3_66;
	bra.uni 	BB3_91;

BB3_64:
	mov.u32 	%r220, %r221;

BB3_91:
	div.u32 	%r190, %r221, %r220;
	cvt.rn.f32.u32	%f407, %r190;
	mov.f32 	%f394, 0f00000000;
	mov.u16 	%rs16, 0;
	mov.f32 	%f380, %f406;
	bra.uni 	BB3_92;

BB3_30:
	mov.u32 	%r208, %r209;

BB3_57:
	div.u32 	%r149, %r209, %r208;
	cvt.rn.f32.u32	%f396, %r149;

BB3_58:
	mov.u16 	%rs16, 1;
	mul.f32 	%f293, %f406, 0f3F400000;
	add.f32 	%f406, %f293, %f394;
	mul.f32 	%f294, %f394, %f396;
	fma.rn.f32 	%f295, %f407, %f293, %f294;
	div.rn.f32 	%f407, %f295, %f406;
	mov.f32 	%f380, %f394;

BB3_92:
	ld.param.u32 	%r197, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r196, [fractalRenderAdvancedFloat_param_10];
	setp.eq.s32	%p109, %r197, %r5;
	setp.eq.s32	%p110, %r196, %r4;
	and.pred  	%p111, %p110, %p109;
	@!%p111 bra 	BB3_94;
	bra.uni 	BB3_93;

BB3_93:
	cvt.f64.f32	%fd61, %f380;
	add.u64 	%rd96, %SP, 40;
	cvta.to.local.u64 	%rd97, %rd96;
	st.local.f64 	[%rd97], %fd61;
	cvt.u32.u16	%r191, %rs15;
	st.local.u32 	[%rd97+8], %r191;
	mov.u64 	%rd98, $str8;
	cvta.global.u64 	%rd99, %rd98;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd99;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd96;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r192, [retval0+0];
	
	//{
	}// Callseq End 13

BB3_94:
	ld.param.u32 	%r198, [fractalRenderAdvancedFloat_param_1];
	cvta.to.global.u64 	%rd100, %rd3;
	mul.lo.s32 	%r193, %r5, %r198;
	cvt.u64.u32	%rd101, %r193;
	add.s64 	%rd102, %rd100, %rd101;
	mul.wide.u32 	%rd103, %r4, 16;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.f32 	[%rd104], %f407;
	st.global.f32 	[%rd104+4], %f406;
	st.global.f32 	[%rd104+12], %f394;
	st.global.u8 	[%rd104+8], %rs16;
	setp.gt.f32	%p112, %f406, 0f00000000;
	@%p112 bra 	BB3_96;

	mov.u64 	%rd105, $str9;
	cvta.global.u64 	%rd106, %rd105;
	mov.u64 	%rd107, $str1;
	cvta.global.u64 	%rd108, %rd107;
	mov.u32 	%r194, 364;
	mov.u64 	%rd109, 0;
	mov.u64 	%rd110, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd106;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd108;
	.param .b32 param2;
	st.param.b32	[param2+0], %r194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd109;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd110;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB3_96:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .f32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[56];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<156>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<284>;
	.reg .b64 	%rd<112>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r57, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r56, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd74, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd73, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd72, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd71, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r58, [fractalRenderAdvancedDouble_param_4];
	ld.param.f32 	%f143, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r59, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd78, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd77, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd76, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd75, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r60, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r62, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r61, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB4_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r63, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r63;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 15

BB4_2:
	mov.u32 	%r64, %tid.x;
	mov.u32 	%r65, %tid.y;
	mad.lo.s32 	%r66, %r1, %r65, %r64;
	shl.b32 	%r67, %r1, 2;
	and.b32  	%r68, %r66, 15;
	rem.u32 	%r69, %r66, %r67;
	sub.s32 	%r70, %r69, %r68;
	shr.u32 	%r71, %r70, 2;
	and.b32  	%r72, %r66, 3;
	add.s32 	%r73, %r71, %r72;
	div.u32 	%r74, %r66, %r67;
	shl.b32 	%r75, %r74, 2;
	bfe.u32 	%r76, %r66, 2, 2;
	add.s32 	%r77, %r75, %r76;
	mov.u32 	%r78, %ctaid.x;
	mad.lo.s32 	%r4, %r78, %r1, %r73;
	mov.u32 	%r79, %ctaid.y;
	mov.u32 	%r80, %ntid.y;
	mad.lo.s32 	%r5, %r79, %r80, %r77;
	setp.lt.u32	%p2, %r4, %r56;
	setp.gt.u32	%p3, %r57, %r5;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB4_94;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r81, %r59, 52;
	mov.u16 	%rs15, 0;
	setp.ne.s32	%p5, %r81, 52;
	@%p5 bra 	BB4_4;

	setp.gt.f32	%p6, %f143, 0f00000000;
	@%p6 bra 	BB4_7;

	mov.u64 	%rd11, $str6;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r82, 237;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r82;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 16

BB4_7:
	and.b32  	%r83, %r4, -8;
	cvt.rn.f32.u32	%f41, %r83;
	and.b32  	%r84, %r5, -4;
	cvt.rn.f32.u32	%f42, %r84;
	cvt.rn.f32.u32	%f43, %r61;
	sub.f32 	%f44, %f43, %f41;
	cvt.rn.f32.u32	%f45, %r62;
	sub.f32 	%f46, %f45, %f42;
	mul.f32 	%f47, %f46, %f46;
	fma.rn.f32 	%f48, %f44, %f44, %f47;
	sqrt.rn.f32 	%f49, %f48;
	ld.global.f32 	%f50, [pixelRealWidthInCm];
	mul.f32 	%f51, %f49, %f50;
	ld.global.f32 	%f52, [screenDistance];
	div.rn.f32 	%f1, %f51, %f52;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p7, %f2, 0f3F800000;
	mov.f32 	%f142, %f2;
	@%p7 bra 	BB4_9;

	rcp.rn.f32 	%f142, %f2;

BB4_9:
	mul.rn.f32 	%f53, %f142, %f142;
	mov.f32 	%f54, 0fC0B59883;
	mov.f32 	%f55, 0fBF52C7EA;
	fma.rn.f32 	%f56, %f53, %f55, %f54;
	mov.f32 	%f57, 0fC0D21907;
	fma.rn.f32 	%f58, %f56, %f53, %f57;
	mul.f32 	%f59, %f53, %f58;
	mul.f32 	%f60, %f142, %f59;
	add.f32 	%f61, %f53, 0f41355DC0;
	mov.f32 	%f62, 0f41E6BD60;
	fma.rn.f32 	%f63, %f61, %f53, %f62;
	mov.f32 	%f64, 0f419D92C8;
	fma.rn.f32 	%f65, %f63, %f53, %f64;
	rcp.rn.f32 	%f66, %f65;
	fma.rn.f32 	%f67, %f60, %f66, %f142;
	mov.f32 	%f68, 0f3FC90FDB;
	sub.f32 	%f69, %f68, %f67;
	setp.gt.f32	%p8, %f2, 0f3F800000;
	selp.f32	%f70, %f69, %f67, %p8;
	mov.b32 	 %r85, %f70;
	mov.b32 	 %r86, %f1;
	and.b32  	%r87, %r86, -2147483648;
	or.b32  	%r88, %r85, %r87;
	mov.b32 	 %f71, %r88;
	setp.gtu.f32	%p9, %f2, 0f7F800000;
	selp.f32	%f72, %f70, %f71, %p9;
	mul.f32 	%f73, %f72, 0f43340000;
	div.rn.f32 	%f5, %f73, 0f40490FDB;
	setp.ge.f32	%p10, %f5, 0f00000000;
	@%p10 bra 	BB4_11;

	mov.u64 	%rd17, $str7;
	cvta.global.u64 	%rd18, %rd17;
	mov.u64 	%rd19, $str1;
	cvta.global.u64 	%rd20, %rd19;
	mov.u32 	%r89, 247;
	mov.u64 	%rd21, 0;
	mov.u64 	%rd22, 2;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd20;
	.param .b32 param2;
	st.param.b32	[param2+0], %r89;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd21;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd22;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 17

BB4_11:
	setp.lt.f32	%p11, %f143, 0f3F800000;
	mul.f32 	%f74, %f143, 0f40B00000;
	selp.f32	%f75, %f74, 0f40B00000, %p11;
	add.f32 	%f76, %f75, 0fC2700000;
	rcp.rn.f32 	%f77, %f76;
	mov.f32 	%f78, 0fC2700000;
	div.rn.f32 	%f79, %f78, %f76;
	fma.rn.f32 	%f80, %f5, %f77, %f79;
	mul.f32 	%f143, %f80, %f143;
	setp.gtu.f32	%p12, %f5, %f75;
	@%p12 bra 	BB4_12;
	bra.uni 	BB4_13;

BB4_12:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB4_14;

BB4_4:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB4_14;

BB4_13:
	cvt.f64.f32	%fd79, %f143;
	mov.f64 	%fd80, 0d3FF0000000000000;
	max.f64 	%fd81, %fd80, %fd79;
	cvt.rn.f32.f64	%f143, %fd81;
	mov.u16 	%rs14, 1;

BB4_14:
	and.b32  	%r90, %r59, 8;
	setp.eq.s32	%p13, %r90, 0;
	mov.f32 	%f152, 0f00000000;
	@%p13 bra 	BB4_15;

	sub.s32 	%r91, %r57, %r5;
	cvt.rn.f64.u32	%fd82, %r91;
	cvt.rn.f64.u32	%fd83, %r56;
	cvt.rn.f64.u32	%fd84, %r4;
	div.rn.f64 	%fd85, %fd84, %fd83;
	cvt.rn.f64.u32	%fd86, %r57;
	div.rn.f64 	%fd87, %fd82, %fd86;
	sub.f64 	%fd88, %fd73, %fd71;
	sub.f64 	%fd89, %fd74, %fd72;
	fma.rn.f64 	%fd90, %fd88, %fd85, %fd71;
	fma.rn.f64 	%fd91, %fd89, %fd87, %fd72;
	sub.f64 	%fd92, %fd90, %fd75;
	sub.f64 	%fd93, %fd91, %fd76;
	sub.f64 	%fd94, %fd77, %fd75;
	div.rn.f64 	%fd95, %fd92, %fd94;
	sub.f64 	%fd96, %fd78, %fd76;
	div.rn.f64 	%fd97, %fd93, %fd96;
	cvt.rn.f32.f64	%f83, %fd95;
	cvt.rn.f32.f64	%f84, %fd97;
	cvt.rn.f32.u32	%f85, %r56;
	mul.f32 	%f9, %f85, %f83;
	cvt.rn.f32.u32	%f86, %r57;
	mul.f32 	%f87, %f86, %f84;
	sub.f32 	%f10, %f86, %f87;
	abs.f32 	%f88, %f9;
	mov.b32 	 %r92, %f9;
	and.b32  	%r93, %r92, -2147483648;
	or.b32  	%r94, %r93, 1056964608;
	mov.b32 	 %f89, %r94;
	add.f32 	%f90, %f9, %f89;
	cvt.rzi.f32.f32	%f91, %f90;
	setp.gt.f32	%p14, %f88, 0f4B000000;
	selp.f32	%f144, %f9, %f91, %p14;
	setp.geu.f32	%p15, %f88, 0f3F000000;
	@%p15 bra 	BB4_18;

	cvt.rzi.f32.f32	%f144, %f9;

BB4_18:
	cvt.rzi.s32.f32	%r8, %f144;
	mov.b32 	 %r95, %f10;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r96, 1056964608;
	mov.b32 	 %f92, %r97;
	add.f32 	%f93, %f10, %f92;
	cvt.rzi.f32.f32	%f94, %f93;
	abs.f32 	%f95, %f10;
	setp.gt.f32	%p16, %f95, 0f4B000000;
	selp.f32	%f145, %f10, %f94, %p16;
	setp.geu.f32	%p17, %f95, 0f3F000000;
	@%p17 bra 	BB4_20;

	cvt.rzi.f32.f32	%f145, %f10;

BB4_20:
	add.s32 	%r98, %r56, -2;
	setp.lt.u32	%p18, %r8, %r98;
	setp.gt.s32	%p19, %r8, 1;
	and.pred  	%p20, %p19, %p18;
	cvt.rzi.s32.f32	%r99, %f145;
	setp.gt.s32	%p21, %r99, 1;
	and.pred  	%p22, %p20, %p21;
	add.s32 	%r100, %r57, -2;
	setp.lt.u32	%p23, %r99, %r100;
	and.pred  	%p24, %p23, %p22;
	mov.f32 	%f147, %f152;
	@!%p24 bra 	BB4_22;
	bra.uni 	BB4_21;

BB4_21:
	cvt.rmi.f32.f32	%f98, %f9;
	cvt.rzi.u32.f32	%r101, %f98;
	cvt.rmi.f32.f32	%f99, %f10;
	cvt.rzi.u32.f32	%r102, %f99;
	cvt.rn.f32.u32	%f100, %r101;
	sub.f32 	%f101, %f9, %f100;
	cvt.rn.f32.u32	%f102, %r102;
	sub.f32 	%f103, %f10, %f102;
	mul.lo.s32 	%r103, %r102, %r60;
	cvt.u64.u32	%rd23, %r103;
	cvta.to.global.u64 	%rd24, %rd4;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.u32 	%rd26, %r101, 16;
	add.s64 	%rd27, %rd25, %rd26;
	add.s32 	%r104, %r101, 1;
	mul.wide.u32 	%rd28, %r104, 16;
	add.s64 	%rd29, %rd25, %rd28;
	add.s32 	%r105, %r102, 1;
	mul.lo.s32 	%r106, %r105, %r60;
	cvt.u64.u32	%rd30, %r106;
	add.s64 	%rd31, %rd24, %rd30;
	add.s64 	%rd32, %rd31, %rd26;
	add.s64 	%rd33, %rd31, %rd28;
	mov.f32 	%f104, 0f3F800000;
	sub.f32 	%f105, %f104, %f101;
	ld.global.f32 	%f106, [%rd27];
	ld.global.f32 	%f107, [%rd29];
	mul.f32 	%f108, %f101, %f107;
	fma.rn.f32 	%f109, %f106, %f105, %f108;
	sub.f32 	%f110, %f104, %f103;
	ld.global.f32 	%f111, [%rd32];
	ld.global.f32 	%f112, [%rd33];
	mul.f32 	%f113, %f101, %f112;
	fma.rn.f32 	%f114, %f105, %f111, %f113;
	mul.f32 	%f115, %f103, %f114;
	fma.rn.f32 	%f152, %f110, %f109, %f115;
	ld.global.f32 	%f116, [%rd27+4];
	ld.global.f32 	%f117, [%rd29+4];
	mul.f32 	%f118, %f101, %f117;
	fma.rn.f32 	%f119, %f105, %f116, %f118;
	ld.global.f32 	%f120, [%rd32+4];
	ld.global.f32 	%f121, [%rd33+4];
	mul.f32 	%f122, %f101, %f121;
	fma.rn.f32 	%f123, %f105, %f120, %f122;
	mul.f32 	%f124, %f103, %f123;
	fma.rn.f32 	%f147, %f110, %f119, %f124;
	cvt.f64.f32	%fd98, %f147;
	setp.geu.f64	%p25, %fd98, 0d3FB999999999999A;
	selp.u16	%rs15, 1, 0, %p25;
	bra.uni 	BB4_22;

BB4_15:
	mov.f32 	%f147, %f152;

BB4_22:
	setp.eq.s16	%p26, %rs15, 0;
	@%p26 bra 	BB4_58;

	shr.u32 	%r107, %r59, 5;
	and.b32  	%r108, %r107, 1;
	setp.eq.b32	%p27, %r108, 1;
	not.pred 	%p28, %p27;
	setp.eq.s16	%p29, %rs14, 0;
	mov.f32 	%f154, 0f00000000;
	mov.u16 	%rs16, 1;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	BB4_90;

	setp.lt.f32	%p31, %f143, 0f3F800000;
	mov.f32 	%f154, 0f00000000;
	mov.f32 	%f150, %f154;
	@%p31 bra 	BB4_57;

	abs.f32 	%f128, %f143;
	mov.b32 	 %r109, %f143;
	and.b32  	%r110, %r109, -2147483648;
	or.b32  	%r111, %r110, 1056964608;
	mov.b32 	 %f129, %r111;
	add.f32 	%f130, %f143, %f129;
	cvt.rzi.f32.f32	%f131, %f130;
	setp.gt.f32	%p32, %f128, 0f4B000000;
	selp.f32	%f148, %f143, %f131, %p32;
	setp.geu.f32	%p33, %f128, 0f3F000000;
	@%p33 bra 	BB4_27;

	cvt.rzi.f32.f32	%f148, %f143;

BB4_27:
	cvt.rzi.u32.f32	%r112, %f148;
	mov.u32 	%r113, 64;
	min.u32 	%r9, %r113, %r112;
	cvt.rn.f64.u32	%fd99, %r56;
	sub.f64 	%fd100, %fd73, %fd71;
	div.rn.f64 	%fd5, %fd100, %fd99;
	cvt.rn.f64.u32	%fd101, %r57;
	sub.f64 	%fd102, %fd74, %fd72;
	div.rn.f64 	%fd6, %fd102, %fd101;
	setp.lt.u32	%p34, %r9, 65;
	@%p34 bra 	BB4_29;

	mov.u64 	%rd34, $str10;
	cvta.global.u64 	%rd35, %rd34;
	mov.u64 	%rd36, $str1;
	cvta.global.u64 	%rd37, %rd36;
	mov.u32 	%r114, 113;
	mov.u64 	%rd38, 0;
	mov.u64 	%rd39, 2;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd37;
	.param .b32 param2;
	st.param.b32	[param2+0], %r114;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd38;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd39;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 18

BB4_29:
	setp.eq.s32	%p35, %r9, 0;
	mov.u32 	%r218, 0;
	mov.u32 	%r217, %r218;
	@%p35 bra 	BB4_56;

	cvt.rn.f64.u32	%fd7, %r4;
	cvt.rn.f64.u32	%fd8, %r5;
	ld.const.f64 	%fd9, [coefficients+8];
	ld.const.f64 	%fd10, [coefficients];
	ld.const.f64 	%fd11, [coefficients+16];
	add.f64 	%fd12, %fd11, %fd11;
	ld.const.f64 	%fd13, [coefficients+24];
	mul.f64 	%fd14, %fd13, 0d4008000000000000;
	ld.const.f64 	%fd15, [roots];
	ld.const.f64 	%fd16, [roots+8];
	ld.const.f64 	%fd17, [roots+16];
	ld.const.f64 	%fd18, [roots+24];
	ld.const.f64 	%fd19, [roots+32];
	mov.u32 	%r118, 0;
	ld.const.f64 	%fd20, [roots+40];
	mov.u32 	%r208, %r118;
	mov.u32 	%r218, %r118;
	mov.u32 	%r217, %r9;

BB4_31:
	mov.u32 	%r12, %r217;
	mov.u32 	%r10, %r208;
	ld.param.f64 	%fd269, [fractalRenderAdvancedDouble_param_3];
	ld.param.f64 	%fd266, [fractalRenderAdvancedDouble_param_3+24];
	cvt.rn.f64.u32	%fd103, %r12;
	cvt.rn.f64.u32	%fd104, %r10;
	div.rn.f64 	%fd105, %fd104, %fd103;
	add.f64 	%fd106, %fd7, %fd105;
	add.f64 	%fd107, %fd8, %fd105;
	neg.f64 	%fd108, %fd107;
	fma.rn.f64 	%fd271, %fd5, %fd106, %fd269;
	fma.rn.f64 	%fd270, %fd6, %fd108, %fd266;
	setp.eq.s32	%p36, %r58, 0;
	mov.u32 	%r211, %r118;
	mov.u32 	%r212, %r118;
	@%p36 bra 	BB4_39;

BB4_32:
	mul.f64 	%fd109, %fd270, %fd270;
	mul.f64 	%fd110, %fd271, %fd271;
	sub.f64 	%fd111, %fd110, %fd109;
	mul.f64 	%fd112, %fd271, %fd270;
	fma.rn.f64 	%fd113, %fd271, %fd270, %fd112;
	mul.f64 	%fd114, %fd271, %fd111;
	mul.f64 	%fd115, %fd270, %fd113;
	sub.f64 	%fd116, %fd114, %fd115;
	mul.f64 	%fd117, %fd271, %fd113;
	fma.rn.f64 	%fd118, %fd270, %fd111, %fd117;
	fma.rn.f64 	%fd119, %fd271, %fd9, %fd10;
	mul.f64 	%fd120, %fd113, %fd11;
	fma.rn.f64 	%fd121, %fd111, %fd11, %fd119;
	fma.rn.f64 	%fd122, %fd270, %fd9, %fd120;
	fma.rn.f64 	%fd123, %fd116, %fd13, %fd121;
	fma.rn.f64 	%fd124, %fd118, %fd13, %fd122;
	fma.rn.f64 	%fd125, %fd271, %fd12, %fd9;
	mul.f64 	%fd126, %fd113, %fd14;
	fma.rn.f64 	%fd127, %fd111, %fd14, %fd125;
	fma.rn.f64 	%fd128, %fd270, %fd12, %fd126;
	abs.f64 	%fd129, %fd127;
	abs.f64 	%fd130, %fd128;
	add.f64 	%fd131, %fd129, %fd130;
	rcp.rn.f64 	%fd132, %fd131;
	mul.f64 	%fd133, %fd123, %fd132;
	mul.f64 	%fd134, %fd124, %fd132;
	mul.f64 	%fd135, %fd127, %fd132;
	mul.f64 	%fd136, %fd128, %fd132;
	mul.f64 	%fd137, %fd136, %fd136;
	fma.rn.f64 	%fd138, %fd135, %fd135, %fd137;
	rcp.rn.f64 	%fd139, %fd138;
	mul.f64 	%fd140, %fd134, %fd136;
	fma.rn.f64 	%fd141, %fd133, %fd135, %fd140;
	mul.f64 	%fd142, %fd139, %fd141;
	mul.f64 	%fd143, %fd134, %fd135;
	mul.f64 	%fd144, %fd133, %fd136;
	sub.f64 	%fd145, %fd143, %fd144;
	mul.f64 	%fd146, %fd139, %fd145;
	sub.f64 	%fd271, %fd271, %fd142;
	sub.f64 	%fd270, %fd270, %fd146;
	sub.f64 	%fd147, %fd271, %fd15;
	abs.f64 	%fd148, %fd147;
	setp.geu.f64	%p37, %fd148, 0d3F1A36E2EB1C432D;
	@%p37 bra 	BB4_34;

	add.s32 	%r212, %r211, 1;
	sub.f64 	%fd149, %fd270, %fd16;
	abs.f64 	%fd150, %fd149;
	setp.lt.f64	%p38, %fd150, 0d3F1A36E2EB1C432D;
	@%p38 bra 	BB4_39;

BB4_34:
	sub.f64 	%fd151, %fd271, %fd17;
	abs.f64 	%fd152, %fd151;
	setp.geu.f64	%p39, %fd152, 0d3F1A36E2EB1C432D;
	@%p39 bra 	BB4_36;

	add.s32 	%r212, %r211, 1;
	sub.f64 	%fd153, %fd270, %fd18;
	abs.f64 	%fd154, %fd153;
	setp.lt.f64	%p40, %fd154, 0d3F1A36E2EB1C432D;
	@%p40 bra 	BB4_39;

BB4_36:
	sub.f64 	%fd155, %fd271, %fd19;
	abs.f64 	%fd156, %fd155;
	add.s32 	%r211, %r211, 1;
	setp.lt.f64	%p41, %fd156, 0d3F1A36E2EB1C432D;
	@%p41 bra 	BB4_38;
	bra.uni 	BB4_37;

BB4_38:
	setp.lt.u32	%p43, %r211, %r58;
	sub.f64 	%fd157, %fd270, %fd20;
	abs.f64 	%fd158, %fd157;
	setp.geu.f64	%p44, %fd158, 0d3F1A36E2EB1C432D;
	and.pred  	%p45, %p44, %p43;
	mov.u32 	%r212, %r211;
	@%p45 bra 	BB4_32;
	bra.uni 	BB4_39;

BB4_37:
	setp.lt.u32	%p42, %r211, %r58;
	mov.u32 	%r212, %r211;
	@%p42 bra 	BB4_32;

BB4_39:
	cvt.rn.f32.u32	%f132, %r212;
	cvt.rzi.u32.f32	%r16, %f132;
	add.s32 	%r218, %r16, %r218;
	setp.gt.u32	%p46, %r10, 9;
	@%p46 bra 	BB4_41;

	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	mul.wide.u32 	%rd42, %r10, 4;
	add.s64 	%rd43, %rd41, %rd42;
	st.local.u32 	[%rd43], %r16;

BB4_41:
	ld.param.u32 	%r195, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p47, %r10, 10;
	and.b32  	%r121, %r195, 1;
	setp.eq.b32	%p48, %r121, 1;
	setp.ne.s32	%p49, %r10, 0;
	and.pred  	%p50, %p47, %p49;
	and.pred  	%p51, %p50, %p48;
	shr.u32 	%r18, %r12, 1;
	setp.eq.s32	%p52, %r10, %r18;
	or.pred  	%p53, %p51, %p52;
	add.s32 	%r208, %r10, 1;
	mov.u32 	%r217, %r12;
	@!%p53 bra 	BB4_55;
	bra.uni 	BB4_42;

BB4_42:
	div.u32 	%r122, %r218, %r208;
	cvt.rn.f64.u32	%fd27, %r122;
	setp.eq.s32	%p54, %r10, 0;
	mov.f64 	%fd276, 0d0000000000000000;
	@%p54 bra 	BB4_51;

	and.b32  	%r20, %r10, 3;
	setp.eq.s32	%p55, %r20, 0;
	mov.f64 	%fd276, 0d0000000000000000;
	mov.u32 	%r216, 0;
	@%p55 bra 	BB4_49;

	setp.eq.s32	%p56, %r20, 1;
	mov.f64 	%fd273, 0d0000000000000000;
	mov.u32 	%r214, 0;
	@%p56 bra 	BB4_48;

	setp.eq.s32	%p57, %r20, 2;
	mov.f64 	%fd272, 0d0000000000000000;
	mov.u32 	%r213, 0;
	@%p57 bra 	BB4_47;

	add.u64 	%rd44, %SP, 0;
	cvta.to.local.u64 	%rd45, %rd44;
	ld.local.u32 	%r127, [%rd45];
	cvt.rn.f64.u32	%fd163, %r127;
	sub.f64 	%fd164, %fd163, %fd27;
	fma.rn.f64 	%fd272, %fd164, %fd164, 0d0000000000000000;
	mov.u32 	%r213, 1;

BB4_47:
	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	mul.wide.u32 	%rd48, %r213, 4;
	add.s64 	%rd49, %rd47, %rd48;
	ld.local.u32 	%r128, [%rd49];
	cvt.rn.f64.u32	%fd165, %r128;
	sub.f64 	%fd166, %fd165, %fd27;
	fma.rn.f64 	%fd273, %fd166, %fd166, %fd272;
	add.s32 	%r214, %r213, 1;

BB4_48:
	add.u64 	%rd50, %SP, 0;
	cvta.to.local.u64 	%rd51, %rd50;
	mul.wide.u32 	%rd52, %r214, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.local.u32 	%r129, [%rd53];
	cvt.rn.f64.u32	%fd167, %r129;
	sub.f64 	%fd168, %fd167, %fd27;
	fma.rn.f64 	%fd276, %fd168, %fd168, %fd273;
	add.s32 	%r216, %r214, 1;

BB4_49:
	add.u64 	%rd54, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd54;
	setp.lt.u32	%p58, %r10, 4;
	@%p58 bra 	BB4_51;

BB4_50:
	mul.wide.u32 	%rd55, %r216, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r130, [%rd56];
	cvt.rn.f64.u32	%fd169, %r130;
	sub.f64 	%fd170, %fd169, %fd27;
	fma.rn.f64 	%fd171, %fd170, %fd170, %fd276;
	add.s32 	%r131, %r216, 1;
	mul.wide.u32 	%rd57, %r131, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.u32 	%r132, [%rd58];
	cvt.rn.f64.u32	%fd172, %r132;
	sub.f64 	%fd173, %fd172, %fd27;
	fma.rn.f64 	%fd174, %fd173, %fd173, %fd171;
	add.s32 	%r133, %r216, 2;
	mul.wide.u32 	%rd59, %r133, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.local.u32 	%r134, [%rd60];
	cvt.rn.f64.u32	%fd175, %r134;
	sub.f64 	%fd176, %fd175, %fd27;
	fma.rn.f64 	%fd177, %fd176, %fd176, %fd174;
	add.s32 	%r135, %r216, 3;
	mul.wide.u32 	%rd61, %r135, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.local.u32 	%r136, [%rd62];
	cvt.rn.f64.u32	%fd178, %r136;
	sub.f64 	%fd179, %fd178, %fd27;
	fma.rn.f64 	%fd276, %fd179, %fd179, %fd177;
	add.s32 	%r216, %r216, 4;
	setp.lt.u32	%p59, %r216, %r10;
	@%p59 bra 	BB4_50;

BB4_51:
	add.s32 	%r137, %r10, -1;
	cvt.rn.f64.u32	%fd180, %r137;
	div.rn.f64 	%fd181, %fd276, %fd180;
	div.rn.f64 	%fd37, %fd181, %fd27;
	setp.ne.s32	%p60, %r10, 1;
	@%p60 bra 	BB4_53;

	// inline asm
	activemask.b32 %r138;
	// inline asm
	add.u64 	%rd63, %SP, 0;
	cvta.to.local.u64 	%rd64, %rd63;
	ld.local.v2.u32 	{%r140, %r141}, [%rd64];
	setp.eq.s32	%p61, %r140, %r141;
	vote.sync.all.pred 	%p62, %p61, %r138;
	mov.u32 	%r217, 2;
	@%p62 bra 	BB4_55;

BB4_53:
	// inline asm
	activemask.b32 %r145;
	// inline asm
	setp.lt.f64	%p63, %fd37, 0d3F847AE140000000;
	vote.sync.all.pred 	%p64, %p63, %r145;
	mov.u32 	%r217, %r208;
	@%p64 bra 	BB4_55;

	// inline asm
	activemask.b32 %r147;
	// inline asm
	setp.le.f64	%p65, %fd37, 0d3FF0000000000000;
	vote.sync.all.pred 	%p66, %p65, %r147;
	setp.ge.u32	%p67, %r10, %r18;
	and.pred  	%p68, %p66, %p67;
	selp.b32	%r217, %r208, %r12, %p68;

BB4_55:
	setp.lt.u32	%p69, %r208, %r217;
	@%p69 bra 	BB4_31;

BB4_56:
	cvt.rn.f32.u32	%f154, %r217;
	div.u32 	%r149, %r218, %r217;
	cvt.rn.f32.u32	%f150, %r149;

BB4_57:
	mov.u16 	%rs16, 1;
	mul.f32 	%f133, %f147, 0f3F400000;
	add.f32 	%f147, %f133, %f154;
	mul.f32 	%f134, %f154, %f150;
	fma.rn.f32 	%f135, %f152, %f133, %f134;
	div.rn.f32 	%f152, %f135, %f147;
	mov.f32 	%f143, %f154;
	bra.uni 	BB4_90;

BB4_58:
	setp.lt.f32	%p70, %f143, 0f3F800000;
	selp.f32	%f30, 0f3F800000, %f143, %p70;
	abs.f32 	%f136, %f30;
	mov.b32 	 %r150, %f30;
	and.b32  	%r151, %r150, -2147483648;
	or.b32  	%r152, %r151, 1056964608;
	mov.b32 	 %f137, %r152;
	add.f32 	%f138, %f30, %f137;
	cvt.rzi.f32.f32	%f139, %f138;
	setp.gt.f32	%p71, %f136, 0f4B000000;
	selp.f32	%f151, %f30, %f139, %p71;
	setp.geu.f32	%p72, %f136, 0f3F000000;
	@%p72 bra 	BB4_60;

	cvt.rzi.f32.f32	%f151, %f30;

BB4_60:
	cvt.rzi.u32.f32	%r153, %f151;
	mov.u32 	%r154, 64;
	min.u32 	%r32, %r154, %r153;
	cvt.rn.f64.u32	%fd182, %r56;
	sub.f64 	%fd183, %fd73, %fd71;
	div.rn.f64 	%fd38, %fd183, %fd182;
	cvt.rn.f64.u32	%fd184, %r57;
	sub.f64 	%fd185, %fd74, %fd72;
	div.rn.f64 	%fd39, %fd185, %fd184;
	setp.lt.u32	%p73, %r32, 65;
	@%p73 bra 	BB4_62;

	mov.u64 	%rd65, $str10;
	cvta.global.u64 	%rd66, %rd65;
	mov.u64 	%rd67, $str1;
	cvta.global.u64 	%rd68, %rd67;
	mov.u32 	%r155, 113;
	mov.u64 	%rd69, 0;
	mov.u64 	%rd70, 2;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd66;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd68;
	.param .b32 param2;
	st.param.b32	[param2+0], %r155;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd69;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd70;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 19

BB4_62:
	setp.eq.s32	%p74, %r32, 0;
	mov.u32 	%r230, 0;
	mov.u32 	%r229, %r230;
	@%p74 bra 	BB4_89;

	cvt.rn.f64.u32	%fd40, %r4;
	cvt.rn.f64.u32	%fd41, %r5;
	ld.const.f64 	%fd42, [coefficients+8];
	ld.const.f64 	%fd43, [coefficients];
	ld.const.f64 	%fd44, [coefficients+16];
	add.f64 	%fd45, %fd44, %fd44;
	ld.const.f64 	%fd46, [coefficients+24];
	mul.f64 	%fd47, %fd46, 0d4008000000000000;
	ld.const.f64 	%fd48, [roots];
	ld.const.f64 	%fd49, [roots+8];
	ld.const.f64 	%fd50, [roots+16];
	ld.const.f64 	%fd51, [roots+24];
	ld.const.f64 	%fd52, [roots+32];
	mov.u32 	%r159, 0;
	ld.const.f64 	%fd53, [roots+40];
	mov.u32 	%r220, %r159;
	mov.u32 	%r230, %r159;
	mov.u32 	%r229, %r32;

BB4_64:
	mov.u32 	%r35, %r229;
	mov.u32 	%r33, %r220;
	ld.param.f64 	%fd268, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd267, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd186, %r35;
	cvt.rn.f64.u32	%fd187, %r33;
	div.rn.f64 	%fd188, %fd187, %fd186;
	add.f64 	%fd189, %fd40, %fd188;
	add.f64 	%fd190, %fd41, %fd188;
	neg.f64 	%fd191, %fd190;
	fma.rn.f64 	%fd278, %fd38, %fd189, %fd267;
	fma.rn.f64 	%fd277, %fd39, %fd191, %fd268;
	setp.eq.s32	%p75, %r58, 0;
	mov.u32 	%r223, %r159;
	mov.u32 	%r224, %r159;
	@%p75 bra 	BB4_72;

BB4_65:
	mul.f64 	%fd192, %fd277, %fd277;
	mul.f64 	%fd193, %fd278, %fd278;
	sub.f64 	%fd194, %fd193, %fd192;
	mul.f64 	%fd195, %fd278, %fd277;
	fma.rn.f64 	%fd196, %fd278, %fd277, %fd195;
	mul.f64 	%fd197, %fd278, %fd194;
	mul.f64 	%fd198, %fd277, %fd196;
	sub.f64 	%fd199, %fd197, %fd198;
	mul.f64 	%fd200, %fd278, %fd196;
	fma.rn.f64 	%fd201, %fd277, %fd194, %fd200;
	fma.rn.f64 	%fd202, %fd278, %fd42, %fd43;
	mul.f64 	%fd203, %fd196, %fd44;
	fma.rn.f64 	%fd204, %fd194, %fd44, %fd202;
	fma.rn.f64 	%fd205, %fd277, %fd42, %fd203;
	fma.rn.f64 	%fd206, %fd199, %fd46, %fd204;
	fma.rn.f64 	%fd207, %fd201, %fd46, %fd205;
	fma.rn.f64 	%fd208, %fd278, %fd45, %fd42;
	mul.f64 	%fd209, %fd196, %fd47;
	fma.rn.f64 	%fd210, %fd194, %fd47, %fd208;
	fma.rn.f64 	%fd211, %fd277, %fd45, %fd209;
	abs.f64 	%fd212, %fd210;
	abs.f64 	%fd213, %fd211;
	add.f64 	%fd214, %fd212, %fd213;
	rcp.rn.f64 	%fd215, %fd214;
	mul.f64 	%fd216, %fd206, %fd215;
	mul.f64 	%fd217, %fd207, %fd215;
	mul.f64 	%fd218, %fd210, %fd215;
	mul.f64 	%fd219, %fd211, %fd215;
	mul.f64 	%fd220, %fd219, %fd219;
	fma.rn.f64 	%fd221, %fd218, %fd218, %fd220;
	rcp.rn.f64 	%fd222, %fd221;
	mul.f64 	%fd223, %fd217, %fd219;
	fma.rn.f64 	%fd224, %fd216, %fd218, %fd223;
	mul.f64 	%fd225, %fd222, %fd224;
	mul.f64 	%fd226, %fd217, %fd218;
	mul.f64 	%fd227, %fd216, %fd219;
	sub.f64 	%fd228, %fd226, %fd227;
	mul.f64 	%fd229, %fd222, %fd228;
	sub.f64 	%fd278, %fd278, %fd225;
	sub.f64 	%fd277, %fd277, %fd229;
	sub.f64 	%fd230, %fd278, %fd48;
	abs.f64 	%fd231, %fd230;
	setp.geu.f64	%p76, %fd231, 0d3F1A36E2EB1C432D;
	@%p76 bra 	BB4_67;

	add.s32 	%r224, %r223, 1;
	sub.f64 	%fd232, %fd277, %fd49;
	abs.f64 	%fd233, %fd232;
	setp.lt.f64	%p77, %fd233, 0d3F1A36E2EB1C432D;
	@%p77 bra 	BB4_72;

BB4_67:
	sub.f64 	%fd234, %fd278, %fd50;
	abs.f64 	%fd235, %fd234;
	setp.geu.f64	%p78, %fd235, 0d3F1A36E2EB1C432D;
	@%p78 bra 	BB4_69;

	add.s32 	%r224, %r223, 1;
	sub.f64 	%fd236, %fd277, %fd51;
	abs.f64 	%fd237, %fd236;
	setp.lt.f64	%p79, %fd237, 0d3F1A36E2EB1C432D;
	@%p79 bra 	BB4_72;

BB4_69:
	sub.f64 	%fd238, %fd278, %fd52;
	abs.f64 	%fd239, %fd238;
	add.s32 	%r223, %r223, 1;
	setp.lt.f64	%p80, %fd239, 0d3F1A36E2EB1C432D;
	@%p80 bra 	BB4_71;
	bra.uni 	BB4_70;

BB4_71:
	setp.lt.u32	%p82, %r223, %r58;
	sub.f64 	%fd240, %fd277, %fd53;
	abs.f64 	%fd241, %fd240;
	setp.geu.f64	%p83, %fd241, 0d3F1A36E2EB1C432D;
	and.pred  	%p84, %p83, %p82;
	mov.u32 	%r224, %r223;
	@%p84 bra 	BB4_65;
	bra.uni 	BB4_72;

BB4_70:
	setp.lt.u32	%p81, %r223, %r58;
	mov.u32 	%r224, %r223;
	@%p81 bra 	BB4_65;

BB4_72:
	cvt.rn.f32.u32	%f140, %r224;
	cvt.rzi.u32.f32	%r39, %f140;
	add.s32 	%r230, %r39, %r230;
	setp.gt.u32	%p85, %r33, 9;
	@%p85 bra 	BB4_74;

	add.u64 	%rd71, %SP, 0;
	cvta.to.local.u64 	%rd72, %rd71;
	mul.wide.u32 	%rd73, %r33, 4;
	add.s64 	%rd74, %rd72, %rd73;
	st.local.u32 	[%rd74], %r39;

BB4_74:
	ld.param.u32 	%r200, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p86, %r33, 10;
	and.b32  	%r162, %r200, 1;
	setp.eq.b32	%p87, %r162, 1;
	setp.ne.s32	%p88, %r33, 0;
	and.pred  	%p89, %p86, %p88;
	and.pred  	%p90, %p89, %p87;
	shr.u32 	%r41, %r35, 1;
	setp.eq.s32	%p91, %r33, %r41;
	or.pred  	%p92, %p90, %p91;
	add.s32 	%r220, %r33, 1;
	mov.u32 	%r229, %r35;
	@!%p92 bra 	BB4_88;
	bra.uni 	BB4_75;

BB4_75:
	div.u32 	%r163, %r230, %r220;
	cvt.rn.f64.u32	%fd60, %r163;
	setp.eq.s32	%p93, %r33, 0;
	mov.f64 	%fd283, 0d0000000000000000;
	@%p93 bra 	BB4_84;

	and.b32  	%r43, %r33, 3;
	setp.eq.s32	%p94, %r43, 0;
	mov.f64 	%fd283, 0d0000000000000000;
	mov.u32 	%r228, 0;
	@%p94 bra 	BB4_82;

	setp.eq.s32	%p95, %r43, 1;
	mov.f64 	%fd280, 0d0000000000000000;
	mov.u32 	%r226, 0;
	@%p95 bra 	BB4_81;

	setp.eq.s32	%p96, %r43, 2;
	mov.f64 	%fd279, 0d0000000000000000;
	mov.u32 	%r225, 0;
	@%p96 bra 	BB4_80;

	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	ld.local.u32 	%r168, [%rd76];
	cvt.rn.f64.u32	%fd246, %r168;
	sub.f64 	%fd247, %fd246, %fd60;
	fma.rn.f64 	%fd279, %fd247, %fd247, 0d0000000000000000;
	mov.u32 	%r225, 1;

BB4_80:
	add.u64 	%rd77, %SP, 0;
	cvta.to.local.u64 	%rd78, %rd77;
	mul.wide.u32 	%rd79, %r225, 4;
	add.s64 	%rd80, %rd78, %rd79;
	ld.local.u32 	%r169, [%rd80];
	cvt.rn.f64.u32	%fd248, %r169;
	sub.f64 	%fd249, %fd248, %fd60;
	fma.rn.f64 	%fd280, %fd249, %fd249, %fd279;
	add.s32 	%r226, %r225, 1;

BB4_81:
	add.u64 	%rd81, %SP, 0;
	cvta.to.local.u64 	%rd82, %rd81;
	mul.wide.u32 	%rd83, %r226, 4;
	add.s64 	%rd84, %rd82, %rd83;
	ld.local.u32 	%r170, [%rd84];
	cvt.rn.f64.u32	%fd250, %r170;
	sub.f64 	%fd251, %fd250, %fd60;
	fma.rn.f64 	%fd283, %fd251, %fd251, %fd280;
	add.s32 	%r228, %r226, 1;

BB4_82:
	add.u64 	%rd85, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd85;
	setp.lt.u32	%p97, %r33, 4;
	@%p97 bra 	BB4_84;

BB4_83:
	mul.wide.u32 	%rd86, %r228, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.local.u32 	%r171, [%rd87];
	cvt.rn.f64.u32	%fd252, %r171;
	sub.f64 	%fd253, %fd252, %fd60;
	fma.rn.f64 	%fd254, %fd253, %fd253, %fd283;
	add.s32 	%r172, %r228, 1;
	mul.wide.u32 	%rd88, %r172, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.local.u32 	%r173, [%rd89];
	cvt.rn.f64.u32	%fd255, %r173;
	sub.f64 	%fd256, %fd255, %fd60;
	fma.rn.f64 	%fd257, %fd256, %fd256, %fd254;
	add.s32 	%r174, %r228, 2;
	mul.wide.u32 	%rd90, %r174, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.local.u32 	%r175, [%rd91];
	cvt.rn.f64.u32	%fd258, %r175;
	sub.f64 	%fd259, %fd258, %fd60;
	fma.rn.f64 	%fd260, %fd259, %fd259, %fd257;
	add.s32 	%r176, %r228, 3;
	mul.wide.u32 	%rd92, %r176, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.local.u32 	%r177, [%rd93];
	cvt.rn.f64.u32	%fd261, %r177;
	sub.f64 	%fd262, %fd261, %fd60;
	fma.rn.f64 	%fd283, %fd262, %fd262, %fd260;
	add.s32 	%r228, %r228, 4;
	setp.lt.u32	%p98, %r228, %r33;
	@%p98 bra 	BB4_83;

BB4_84:
	add.s32 	%r178, %r33, -1;
	cvt.rn.f64.u32	%fd263, %r178;
	div.rn.f64 	%fd264, %fd283, %fd263;
	div.rn.f64 	%fd70, %fd264, %fd60;
	setp.ne.s32	%p99, %r33, 1;
	@%p99 bra 	BB4_86;

	// inline asm
	activemask.b32 %r179;
	// inline asm
	add.u64 	%rd94, %SP, 0;
	cvta.to.local.u64 	%rd95, %rd94;
	ld.local.v2.u32 	{%r181, %r182}, [%rd95];
	setp.eq.s32	%p100, %r181, %r182;
	vote.sync.all.pred 	%p101, %p100, %r179;
	mov.u32 	%r229, 2;
	@%p101 bra 	BB4_88;

BB4_86:
	// inline asm
	activemask.b32 %r186;
	// inline asm
	setp.lt.f64	%p102, %fd70, 0d3F847AE140000000;
	vote.sync.all.pred 	%p103, %p102, %r186;
	mov.u32 	%r229, %r220;
	@%p103 bra 	BB4_88;

	// inline asm
	activemask.b32 %r188;
	// inline asm
	setp.le.f64	%p104, %fd70, 0d3FF0000000000000;
	vote.sync.all.pred 	%p105, %p104, %r188;
	setp.ge.u32	%p106, %r33, %r41;
	and.pred  	%p107, %p105, %p106;
	selp.b32	%r229, %r220, %r35, %p107;

BB4_88:
	setp.lt.u32	%p108, %r220, %r229;
	@%p108 bra 	BB4_64;

BB4_89:
	cvt.rn.f32.u32	%f147, %r229;
	div.u32 	%r190, %r230, %r229;
	cvt.rn.f32.u32	%f152, %r190;
	mov.f32 	%f154, 0f00000000;
	mov.u16 	%rs16, 0;
	mov.f32 	%f143, %f147;

BB4_90:
	ld.param.u32 	%r197, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r196, [fractalRenderAdvancedDouble_param_10];
	setp.eq.s32	%p109, %r197, %r5;
	setp.eq.s32	%p110, %r196, %r4;
	and.pred  	%p111, %p110, %p109;
	@!%p111 bra 	BB4_92;
	bra.uni 	BB4_91;

BB4_91:
	cvt.f64.f32	%fd265, %f143;
	add.u64 	%rd96, %SP, 40;
	cvta.to.local.u64 	%rd97, %rd96;
	st.local.f64 	[%rd97], %fd265;
	cvt.u32.u16	%r191, %rs15;
	st.local.u32 	[%rd97+8], %r191;
	mov.u64 	%rd98, $str8;
	cvta.global.u64 	%rd99, %rd98;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd99;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd96;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r192, [retval0+0];
	
	//{
	}// Callseq End 20

BB4_92:
	ld.param.u32 	%r198, [fractalRenderAdvancedDouble_param_1];
	ld.param.u64 	%rd111, [fractalRenderAdvancedDouble_param_0];
	cvta.to.global.u64 	%rd100, %rd111;
	mul.lo.s32 	%r193, %r5, %r198;
	cvt.u64.u32	%rd101, %r193;
	add.s64 	%rd102, %rd100, %rd101;
	mul.wide.u32 	%rd103, %r4, 16;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.f32 	[%rd104], %f152;
	st.global.f32 	[%rd104+4], %f147;
	st.global.f32 	[%rd104+12], %f154;
	st.global.u8 	[%rd104+8], %rs16;
	setp.gt.f32	%p112, %f147, 0f00000000;
	@%p112 bra 	BB4_94;

	mov.u64 	%rd105, $str9;
	cvta.global.u64 	%rd106, %rd105;
	mov.u64 	%rd107, $str1;
	cvta.global.u64 	%rd108, %rd107;
	mov.u32 	%r194, 364;
	mov.u64 	%rd109, 0;
	mov.u64 	%rd110, 2;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd106;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd108;
	.param .b32 param2;
	st.param.b32	[param2+0], %r194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd109;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd110;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 21

BB4_94:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .f32 compose_param_9
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r11, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r13, [compose_param_5];
	ld.param.u32 	%r14, [compose_param_6];
	ld.param.u64 	%rd4, [compose_param_7];
	ld.param.u32 	%r12, [compose_param_8];
	ld.param.f32 	%f6, [compose_param_9];
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r16, %r15, %r17;
	mov.u32 	%r18, %ctaid.y;
	mov.u32 	%r19, %ntid.y;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r2, %r18, %r19, %r20;
	setp.ge.u32	%p1, %r2, %r14;
	setp.ge.u32	%p2, %r1, %r13;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_11;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.lo.s32 	%r21, %r2, %r11;
	cvt.u64.u32	%rd6, %r21;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	add.s64 	%rd1, %rd9, 12;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_5;

	ld.global.f32 	%f7, [%rd1+-8];
	cvt.rzi.u32.f32	%r22, %f7;
	cvt.rzi.u32.f32	%r3, %f6;
	min.u32 	%r23, %r22, %r3;
	cvt.rn.f32.u32	%f8, %r23;
	cvt.rn.f32.u32	%f1, %r3;
	div.rn.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f9, 0f437F0000;
	cvt.rzi.s32.f32	%r24, %f10;
	and.b32  	%r25, %r24, 255;
	prmt.b32 	%r26, %r25, %r25, 30212;
	prmt.b32 	%r44, %r25, %r26, 28756;
	ld.global.u8 	%rs2, [%rd1+-4];
	setp.eq.s16	%p5, %rs2, 0;
	@%p5 bra 	BB5_4;

	ld.global.f32 	%f11, [%rd1];
	cvt.rzi.u32.f32	%r27, %f11;
	min.u32 	%r28, %r27, %r3;
	cvt.rn.f32.u32	%f12, %r28;
	div.rn.f32 	%f13, %f12, %f1;
	mul.f32 	%f14, %f13, 0f437F0000;
	cvt.rzi.s32.f32	%r29, %f14;
	and.b32  	%r30, %r29, 255;
	prmt.b32 	%r31, %r30, %r30, 30212;
	prmt.b32 	%r44, %r30, %r31, 28756;

BB5_4:
	or.b32  	%r45, %r44, -16777216;
	bra.uni 	BB5_10;

BB5_5:
	ld.global.f32 	%f2, [%rd1+-12];
	abs.f32 	%f15, %f2;
	mov.b32 	 %r32, %f2;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	 %f16, %r34;
	add.f32 	%f17, %f2, %f16;
	cvt.rzi.f32.f32	%f18, %f17;
	setp.gt.f32	%p6, %f15, 0f4B000000;
	selp.f32	%f19, %f2, %f18, %p6;
	setp.geu.f32	%p7, %f15, 0f3F000000;
	@%p7 bra 	BB5_7;

	cvt.rzi.f32.f32	%f19, %f2;

BB5_7:
	ld.const.u32 	%r35, [colorMagnifier];
	cvt.rzi.u32.f32	%r36, %f19;
	mul.lo.s32 	%r37, %r35, %r36;
	rem.u32 	%r38, %r37, %r12;
	sub.s32 	%r39, %r12, %r38;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32	%p8, %r8, %r12;
	@%p8 bra 	BB5_9;

	mov.u64 	%rd10, $str11;
	cvta.global.u64 	%rd11, %rd10;
	mov.u64 	%rd12, $str12;
	cvta.global.u64 	%rd13, %rd12;
	mov.u32 	%r40, 74;
	mov.u64 	%rd14, 0;
	mov.u64 	%rd15, 2;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd11;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd14;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd15;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 22

BB5_9:
	shl.b32 	%r41, %r8, 2;
	mov.u32 	%r42, 0;
	suld.b.2d.b32.trap {%r45}, [%rd4, {%r41, %r42}];

BB5_10:
	shl.b32 	%r43, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r43, %r2}], {%r45};

BB5_11:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r11, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r12, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r13, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f17, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f18, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f19, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f20, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r14, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r15, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r19, %r17, %r16, %r18;
	mul.lo.s32 	%r1, %r19, %r15;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %ntid.y;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r20, %r21, %r22;
	mul.lo.s32 	%r2, %r23, %r15;
	sub.s32 	%r24, %r13, %r15;
	setp.ge.u32	%p1, %r2, %r24;
	sub.s32 	%r25, %r12, %r15;
	setp.ge.u32	%p2, %r1, %r25;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_20;

	sub.f32 	%f22, %f19, %f17;
	cvt.rn.f32.u32	%f23, %r12;
	div.rn.f32 	%f24, %f22, %f23;
	cvt.rn.f32.u32	%f25, %r1;
	fma.rn.f32 	%f77, %f25, %f24, %f17;
	setp.eq.s32	%p4, %r14, 0;
	mov.f32 	%f78, 0f00000000;
	@%p4 bra 	BB6_11;

	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f2, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f3, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f4, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f5, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f6, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f7, %fd12;
	cvt.rn.f32.u32	%f26, %r2;
	sub.f32 	%f27, %f20, %f18;
	cvt.rn.f32.u32	%f28, %r13;
	div.rn.f32 	%f29, %f27, %f28;
	mul.f32 	%f30, %f26, %f29;
	sub.f32 	%f76, %f20, %f30;
	mov.u32 	%r48, 0;

BB6_3:
	mul.f32 	%f31, %f76, %f76;
	mul.f32 	%f32, %f77, %f77;
	sub.f32 	%f33, %f32, %f31;
	mul.f32 	%f34, %f77, %f76;
	fma.rn.f32 	%f35, %f77, %f76, %f34;
	mul.f32 	%f36, %f77, %f33;
	mul.f32 	%f37, %f76, %f35;
	sub.f32 	%f38, %f36, %f37;
	mul.f32 	%f39, %f77, %f35;
	fma.rn.f32 	%f40, %f76, %f33, %f39;
	cvt.f64.f32	%fd13, %f77;
	cvt.f64.f32	%fd14, %f76;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f33;
	cvt.f64.f32	%fd17, %f35;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f38;
	cvt.f64.f32	%fd22, %f40;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f41, %fd23;
	cvt.rn.f32.f64	%f42, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f43, %fd27;
	cvt.rn.f32.f64	%f44, %fd28;
	abs.f32 	%f45, %f43;
	abs.f32 	%f46, %f44;
	add.f32 	%f47, %f45, %f46;
	rcp.rn.f32 	%f48, %f47;
	mul.f32 	%f49, %f41, %f48;
	mul.f32 	%f50, %f42, %f48;
	mul.f32 	%f51, %f48, %f43;
	mul.f32 	%f52, %f48, %f44;
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	rcp.rn.f32 	%f55, %f54;
	mul.f32 	%f56, %f50, %f52;
	fma.rn.f32 	%f57, %f49, %f51, %f56;
	mul.f32 	%f58, %f55, %f57;
	mul.f32 	%f59, %f50, %f51;
	mul.f32 	%f60, %f49, %f52;
	sub.f32 	%f61, %f59, %f60;
	mul.f32 	%f62, %f55, %f61;
	sub.f32 	%f77, %f77, %f58;
	sub.f32 	%f76, %f76, %f62;
	add.s32 	%r48, %r48, 1;
	sub.f32 	%f63, %f77, %f2;
	abs.f32 	%f64, %f63;
	setp.geu.f32	%p5, %f64, 0f38D1B717;
	@%p5 bra 	BB6_5;

	sub.f32 	%f65, %f76, %f3;
	abs.f32 	%f66, %f65;
	setp.lt.f32	%p6, %f66, 0f38D1B717;
	@%p6 bra 	BB6_10;

BB6_5:
	sub.f32 	%f67, %f77, %f4;
	abs.f32 	%f68, %f67;
	setp.geu.f32	%p7, %f68, 0f38D1B717;
	@%p7 bra 	BB6_7;

	sub.f32 	%f69, %f76, %f5;
	abs.f32 	%f70, %f69;
	setp.lt.f32	%p8, %f70, 0f38D1B717;
	@%p8 bra 	BB6_10;

BB6_7:
	sub.f32 	%f71, %f77, %f6;
	abs.f32 	%f72, %f71;
	setp.lt.f32	%p9, %f72, 0f38D1B717;
	@%p9 bra 	BB6_9;
	bra.uni 	BB6_8;

BB6_9:
	setp.lt.u32	%p11, %r48, %r14;
	sub.f32 	%f73, %f76, %f7;
	abs.f32 	%f74, %f73;
	setp.geu.f32	%p12, %f74, 0f38D1B717;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	BB6_3;
	bra.uni 	BB6_10;

BB6_8:
	setp.lt.u32	%p10, %r48, %r14;
	@%p10 bra 	BB6_3;

BB6_10:
	cvt.rn.f32.u32	%f78, %r48;

BB6_11:
	setp.eq.s32	%p14, %r15, 0;
	@%p14 bra 	BB6_20;

	cvt.rzi.u32.f32	%r31, %f78;
	mul.lo.s32 	%r37, %r2, %r11;
	cvt.u64.u32	%rd3, %r37;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd5, %rd4, %rd3;
	cvt.rn.f32.u32	%f75, %r15;
	rcp.rn.f32 	%f15, %f75;
	cvt.rn.f32.u32	%f16, %r31;
	mul.wide.u32 	%rd6, %r1, 16;
	add.s64 	%rd1, %rd5, %rd6;
	and.b32  	%r30, %r15, 3;
	mov.u32 	%r49, 1;
	mov.u32 	%r52, 0;
	setp.eq.s32	%p15, %r30, 0;
	@%p15 bra 	BB6_18;

	setp.eq.s32	%p16, %r30, 1;
	mov.u32 	%r50, %r52;
	@%p16 bra 	BB6_17;

	setp.eq.s32	%p17, %r30, 2;
	@%p17 bra 	BB6_16;

	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r44, 0;
	st.global.u32 	[%rd1+12], %r44;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r49, 2;

BB6_16:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r45, 0;
	st.global.u32 	[%rd1+12], %r45;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r50, %r49;

BB6_17:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	st.global.u32 	[%rd1+12], %r52;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r52, %r50, 1;

BB6_18:
	setp.lt.u32	%p18, %r15, 4;
	@%p18 bra 	BB6_20;

BB6_19:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r47, 0;
	st.global.u32 	[%rd1+12], %r47;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r52, %r52, 4;
	setp.lt.u32	%p19, %r52, %r15;
	@%p19 bra 	BB6_19;

BB6_20:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


