{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585189274018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585189274031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 03:21:13 2020 " "Processing started: Thu Mar 26 03:21:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585189274031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189274031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189274031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585189275187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585189275187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-rtl " "Found design unit 1: TopDesign-rtl" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585189292630 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585189292630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585189292713 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(109) " "VHDL Process Statement warning at TopDesign.vhd(109): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(110) " "VHDL Process Statement warning at TopDesign.vhd(110): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(111) " "VHDL Process Statement warning at TopDesign.vhd(111): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(112) " "VHDL Process Statement warning at TopDesign.vhd(112): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(113) " "VHDL Process Statement warning at TopDesign.vhd(113): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(114) " "VHDL Process Statement warning at TopDesign.vhd(114): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dbuffer TopDesign.vhd(115) " "VHDL Process Statement warning at TopDesign.vhd(115): signal \"Dbuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585189292715 "|TopDesign"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM\[6\] TopDesign.vhd(104) " "Can't resolve multiple constant drivers for net \"DRAM\[6\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 104 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "TopDesign.vhd(216) " "Constant driver at TopDesign.vhd(216)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 216 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM\[5\] TopDesign.vhd(104) " "Can't resolve multiple constant drivers for net \"DRAM\[5\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 104 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM\[4\] TopDesign.vhd(104) " "Can't resolve multiple constant drivers for net \"DRAM\[4\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 104 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM\[3\] TopDesign.vhd(104) " "Can't resolve multiple constant drivers for net \"DRAM\[3\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 104 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM\[2\] TopDesign.vhd(104) " "Can't resolve multiple constant drivers for net \"DRAM\[2\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 104 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM\[1\] TopDesign.vhd(104) " "Can't resolve multiple constant drivers for net \"DRAM\[1\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.1/TopDesign.vhd" 104 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585189292719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585189292847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 26 03:21:32 2020 " "Processing ended: Thu Mar 26 03:21:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585189292847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585189292847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585189292847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189292847 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585189293461 ""}
