MAX+PLUS II Advanced Synthesis Software report for cpu compilation.
Sat Feb 02 17:29:39 2019
Version 1.0 Build 32 04/04/2003 SJ Full Version

Command: max2syn cpu



---------------------
; Table of Contents ;
---------------------
  Legal Notice
  Summary
  Compiler Settings
  Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



------------------------------------
; Summary                          ;
------------------------------------
; Processing status ; Unsuccessful ;
------------------------------------


-----------------------------------------------
; Compiler Settings                           ;
-----------------------------------------------
; Option                       ; Setting      ;
-----------------------------------------------
; Chip name                    ; cpu          ;
; Family name                  ; FLEX10KE     ;
; Focus entity name            ; |cpu         ;
; Carry Chains                 ; Manual       ;
; Cascade Chains               ; Manual       ;
; Optimization Technique       ; Area         ;
; Verilog Version              ; Verilog 2001 ;
; VHDL Version                 ; Vhdl93       ;
; Auto RAM Replacement         ; On           ;
; Auto Parallel Expanders      ; On           ;
; Remove Duplicate Registers   ; On           ;
; Remove Redundant Logic Cells ; On           ;
; Ignore LCELL Buffers         ; Off          ;
; Power-Up Don't Care          ; Off          ;
; Not-Gate Push-back           ; On           ;
-----------------------------------------------


-------------
; Messages  ;
-------------
Info: Black-boxed 1 design units and 1 entities in source file C:\Users\M-H-KARAMI\Desktop\16-bit-cpu\files\cpu.gdf
  Info: Black-boxed entity 1: cpu
Error: Top-level entity cpu is not from a Verilog or VHDL source.
Info: Writing report to file cpu.syn.rpt


