#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x102e65890 .scope module, "tb_pwm_gen" "tb_pwm_gen" 2 3;
 .timescale -9 -12;
v0xc49074aa0_0 .var "clk", 0 0;
v0xc49074b40_0 .var "compare1", 15 0;
v0xc49074be0_0 .var "compare2", 15 0;
v0xc49074c80_0 .var "count_val", 15 0;
v0xc49074d20_0 .var/i "errors", 31 0;
v0xc49074dc0_0 .var "expected_pwm", 0 0;
v0xc49074e60_0 .var "functions", 7 0;
v0xc49074f00_0 .var/i "i", 31 0;
v0xc49074fa0_0 .var "internal_count", 15 0;
v0xc49075040_0 .var "period", 15 0;
v0xc490750e0_0 .var "pwm_en", 0 0;
v0xc49075180_0 .net "pwm_out", 0 0, v0xc490748c0_0;  1 drivers
v0xc49075220_0 .var "rst_n", 0 0;
S_0x102e65a10 .scope task, "do_overflow" "do_overflow" 2 44, 2 44 0, S_0x102e65890;
 .timescale -9 -12;
v0x102e60500_0 .var/i "i", 31 0;
v0x102e605a0_0 .var "max_count", 15 0;
TD_tb_pwm_gen.do_overflow ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x102e60500_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x102e60500_0;
    %load/vec4 v0x102e605a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x102e60500_0;
    %pad/s 16;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0x102e60500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x102e60500_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x102e60640 .scope module, "uut" "pwm_gen" 2 21, 3 1 0, S_0x102e65890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pwm_en";
    .port_info 3 /INPUT 16 "period";
    .port_info 4 /INPUT 8 "functions";
    .port_info 5 /INPUT 16 "compare1";
    .port_info 6 /INPUT 16 "compare2";
    .port_info 7 /INPUT 16 "count_val";
    .port_info 8 /OUTPUT 1 "pwm_out";
L_0xc4904c380 .functor AND 1, L_0xc49075360, L_0xc49075400, C4<1>, C4<1>;
L_0xc4904c3f0 .functor OR 1, L_0xc490752c0, L_0xc4904c380, C4<0>, C4<0>;
L_0xc48854058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x102e6f170_0 .net/2u *"_ivl_10", 31 0, L_0xc48854058;  1 drivers
v0x102e6f210_0 .net *"_ivl_12", 0 0, L_0xc49075360;  1 drivers
v0x102e6f2b0_0 .net *"_ivl_14", 0 0, L_0xc49075400;  1 drivers
v0x102e6f350_0 .net *"_ivl_6", 31 0, L_0x102e6e3d0;  1 drivers
L_0xc48854010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x102e6f3f0_0 .net *"_ivl_9", 15 0, L_0xc48854010;  1 drivers
v0x102e6f490_0 .var "active_align_left_right", 0 0;
v0x102e6f530_0 .var "active_aligned_mode", 0 0;
v0x102e6f5d0_0 .var "active_compare1", 15 0;
v0x102e6f670_0 .var "active_compare2", 15 0;
v0xc49074000_0 .var "active_period", 15 0;
v0xc490740a0_0 .net "align_left_right", 0 0, L_0x102e6e290;  1 drivers
v0xc49074140_0 .net "aligned_mode", 0 0, L_0x102e6e330;  1 drivers
v0xc490741e0_0 .net "clk", 0 0, v0xc49074aa0_0;  1 drivers
v0xc49074280_0 .net "compare1", 15 0, v0xc49074b40_0;  1 drivers
v0xc49074320_0 .net "compare2", 15 0, v0xc49074be0_0;  1 drivers
v0xc490743c0_0 .net "count_val", 15 0, v0xc49074c80_0;  1 drivers
v0xc49074460_0 .net "functions", 7 0, v0xc49074e60_0;  1 drivers
v0xc49074500_0 .var "last_count_val", 15 0;
v0xc490745a0_0 .var "last_overflow_underflow", 0 0;
v0xc49074640_0 .net "overflow_event", 0 0, L_0xc490752c0;  1 drivers
v0xc490746e0_0 .net "overflow_underflow", 0 0, L_0xc4904c3f0;  1 drivers
v0xc49074780_0 .net "period", 15 0, v0xc49075040_0;  1 drivers
v0xc49074820_0 .net "pwm_en", 0 0, v0xc490750e0_0;  1 drivers
v0xc490748c0_0 .var "pwm_out", 0 0;
v0xc49074960_0 .net "rst_n", 0 0, v0xc49075220_0;  1 drivers
v0xc49074a00_0 .net "wrap_event", 0 0, L_0xc4904c380;  1 drivers
E_0xc4906c7c0/0 .event negedge, v0xc49074960_0;
E_0xc4906c7c0/1 .event posedge, v0xc490741e0_0;
E_0xc4906c7c0 .event/or E_0xc4906c7c0/0, E_0xc4906c7c0/1;
L_0x102e6e290 .part v0xc49074e60_0, 0, 1;
L_0x102e6e330 .part v0xc49074e60_0, 1, 1;
L_0xc490752c0 .cmp/eq 16, v0xc49074c80_0, v0xc49075040_0;
L_0x102e6e3d0 .concat [ 16 16 0 0], v0xc49074c80_0, L_0xc48854010;
L_0xc49075360 .cmp/eq 32, L_0x102e6e3d0, L_0xc48854058;
L_0xc49075400 .cmp/eq 16, v0xc49074500_0, v0xc49075040_0;
    .scope S_0x102e60640;
T_1 ;
    %wait E_0xc4906c7c0;
    %load/vec4 v0xc49074960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc490745a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc49074500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc49074000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x102e6f5d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x102e6f670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102e6f490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102e6f530_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xc490743c0_0;
    %assign/vec4 v0xc49074500_0, 0;
    %load/vec4 v0xc490746e0_0;
    %assign/vec4 v0xc490745a0_0, 0;
    %load/vec4 v0xc490746e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0xc490745a0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xc49074780_0;
    %assign/vec4 v0xc49074000_0, 0;
    %load/vec4 v0xc49074280_0;
    %assign/vec4 v0x102e6f5d0_0, 0;
    %load/vec4 v0xc49074320_0;
    %assign/vec4 v0x102e6f670_0, 0;
    %load/vec4 v0xc490740a0_0;
    %assign/vec4 v0x102e6f490_0, 0;
    %load/vec4 v0xc49074140_0;
    %assign/vec4 v0x102e6f530_0, 0;
T_1.2 ;
    %load/vec4 v0xc49074820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0xc490748c0_0;
    %assign/vec4 v0xc490748c0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x102e6f530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x102e6f490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0xc490746e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v0xc490745a0_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0xc490743c0_0;
    %load/vec4 v0x102e6f5d0_0;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
T_1.14 ;
T_1.12 ;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0xc490746e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v0xc490745a0_0;
    %nor/r;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0xc490743c0_0;
    %load/vec4 v0x102e6f5d0_0;
    %cmp/e;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
T_1.19 ;
T_1.17 ;
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0xc490746e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.23, 9;
    %load/vec4 v0xc490745a0_0;
    %nor/r;
    %and;
T_1.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0xc490743c0_0;
    %load/vec4 v0x102e6f5d0_0;
    %cmp/e;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0xc490743c0_0;
    %load/vec4 v0x102e6f670_0;
    %cmp/e;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc490748c0_0, 0;
T_1.26 ;
T_1.25 ;
T_1.22 ;
T_1.8 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x102e65890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc49074aa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x102e65890;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0xc49074aa0_0;
    %inv;
    %store/vec4 v0xc49074aa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x102e65890;
T_4 ;
    %vpi_call 2 39 "$dumpfile", "tb_pwm_gen.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x102e65890 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x102e65890;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc49075220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc490750e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49075040_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc49074e60_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074b40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074be0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc49075220_0, 0, 1;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0xc49075040_0, 0, 16;
    %load/vec4 v0xc49075040_0;
    %store/vec4 v0x102e605a0_0, 0, 16;
    %fork TD_tb_pwm_gen.do_overflow, S_0x102e65a10;
    %join;
    %delay 10000, 0;
    %load/vec4 v0xc49074000_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 78 "$display", "TEST 1 (PERIOD write) PASSED" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 80 "$display", "TEST 1 (PERIOD write) FAILED: got %h", v0xc49074000_0 {0 0 0};
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc490750e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0xc490750e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 86 "$display", "TEST 2 (PWM_EN) PASSED" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 88 "$display", "TEST 2 (PWM_EN) FAILED" {0 0 0};
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc49074e60_0, 0, 8;
    %load/vec4 v0xc49075040_0;
    %store/vec4 v0x102e605a0_0, 0, 16;
    %fork TD_tb_pwm_gen.do_overflow, S_0x102e65a10;
    %join;
    %delay 10000, 0;
    %load/vec4 v0x102e6f490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v0x102e6f530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call 2 95 "$display", "TEST 3 (FUNCTIONS left aligned) PASSED" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 97 "$display", "TEST 3 (FUNCTIONS left aligned) FAILED" {0 0 0};
T_5.5 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc49074e60_0, 0, 8;
    %load/vec4 v0xc49075040_0;
    %store/vec4 v0x102e605a0_0, 0, 16;
    %fork TD_tb_pwm_gen.do_overflow, S_0x102e65a10;
    %join;
    %delay 10000, 0;
    %load/vec4 v0x102e6f490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.9, 4;
    %load/vec4 v0x102e6f530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %vpi_call 2 104 "$display", "TEST 4 (FUNCTIONS right aligned) PASSED" {0 0 0};
    %jmp T_5.8;
T_5.7 ;
    %vpi_call 2 106 "$display", "TEST 4 (FUNCTIONS right aligned) FAILED" {0 0 0};
T_5.8 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0xc49074e60_0, 0, 8;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0xc49074b40_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0xc49074be0_0, 0, 16;
    %load/vec4 v0xc49075040_0;
    %store/vec4 v0x102e605a0_0, 0, 16;
    %fork TD_tb_pwm_gen.do_overflow, S_0x102e65a10;
    %join;
    %delay 10000, 0;
    %load/vec4 v0x102e6f530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %vpi_call 2 115 "$display", "TEST 5 (unaligned mode) PASSED" {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 2 117 "$display", "TEST 5 (unaligned mode) FAILED" {0 0 0};
T_5.11 ;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0xc49075040_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0xc49074b40_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc49074e60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc490750e0_0, 0, 1;
    %load/vec4 v0xc49075040_0;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074fa0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc49074d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc49074f00_0, 0, 32;
T_5.12 ;
    %load/vec4 v0xc49074f00_0;
    %load/vec4 v0xc49075040_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %cmp/u;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0xc49074fa0_0;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0xc49074fa0_0;
    %load/vec4 v0xc49074b40_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc49074dc0_0, 0, 1;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc49074dc0_0, 0, 1;
T_5.15 ;
    %load/vec4 v0xc49075180_0;
    %load/vec4 v0xc49074dc0_0;
    %cmp/ne;
    %jmp/0xz  T_5.16, 6;
    %vpi_call 2 146 "$display", "PWM ERROR at count_val=%0d: pwm_out=%b, expected=%b", v0xc49074fa0_0, v0xc49075180_0, v0xc49074dc0_0 {0 0 0};
    %load/vec4 v0xc49074d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc49074d20_0, 0, 32;
T_5.16 ;
    %load/vec4 v0xc49074fa0_0;
    %addi 1, 0, 16;
    %store/vec4 v0xc49074fa0_0, 0, 16;
    %load/vec4 v0xc49075040_0;
    %load/vec4 v0xc49074fa0_0;
    %cmp/u;
    %jmp/0xz  T_5.18, 5;
    %load/vec4 v0xc49075040_0;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074c80_0, 0, 16;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc49074fa0_0, 0, 16;
T_5.18 ;
    %load/vec4 v0xc49074f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc49074f00_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %load/vec4 v0xc49074d20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %vpi_call 2 163 "$display", "TEST 6 (PWM output behavior) PASSED" {0 0 0};
    %jmp T_5.21;
T_5.20 ;
    %vpi_call 2 165 "$display", "TEST 6 (PWM output behavior) FAILED: %0d mismatches", v0xc49074d20_0 {0 0 0};
T_5.21 ;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pwm_gen.v";
    "../code/pwm_gen.v";
