$date
	Sun Feb 22 22:06:37 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # Zero $end
$var wire 32 $ SrcB [31:0] $end
$var wire 2 % ResultSrc [1:0] $end
$var wire 32 & Result [31:0] $end
$var wire 1 ' RegWrite $end
$var wire 32 ( ReadData [31:0] $end
$var wire 32 ) RD2 [31:0] $end
$var wire 32 * RD1 [31:0] $end
$var wire 32 + PCTarget [31:0] $end
$var wire 1 , PCSrc $end
$var wire 32 - PCPlus4 [31:0] $end
$var wire 32 . PCNext [31:0] $end
$var wire 32 / PC [31:0] $end
$var wire 1 0 MemWrite $end
$var wire 32 1 Instr [31:0] $end
$var wire 2 2 ImmSrc [1:0] $end
$var wire 32 3 ImmExt [31:0] $end
$var wire 1 4 ALUSrc $end
$var wire 32 5 ALUResult [31:0] $end
$var wire 3 6 ALUControl [2:0] $end
$scope module my_alu $end
$var wire 32 7 SrcB [31:0] $end
$var wire 32 8 SrcA [31:0] $end
$var wire 3 9 ALUControl [2:0] $end
$var reg 32 : ALUResult [31:0] $end
$var reg 1 # Zero $end
$upscope $end
$scope module my_control $end
$var wire 1 # Zero $end
$var wire 3 ; funct3 [2:0] $end
$var wire 1 < funct7b5 $end
$var wire 7 = op [6:0] $end
$var reg 3 > ALUControl [2:0] $end
$var reg 1 4 ALUSrc $end
$var reg 2 ? ImmSrc [1:0] $end
$var reg 1 0 MemWrite $end
$var reg 1 , PCSrc $end
$var reg 1 ' RegWrite $end
$var reg 2 @ ResultSrc [1:0] $end
$var reg 2 A alu_op [1:0] $end
$var reg 1 B branch $end
$var reg 1 C pc_update $end
$upscope $end
$scope module my_dmem $end
$var wire 32 D A [31:0] $end
$var wire 32 E RD [31:0] $end
$var wire 1 0 WE $end
$var wire 1 ! clk $end
$var wire 32 F WD [31:0] $end
$upscope $end
$scope module my_extend $end
$var wire 2 G ImmSrc [1:0] $end
$var wire 32 H in [31:0] $end
$var reg 32 I out [31:0] $end
$upscope $end
$scope module my_imem $end
$var wire 32 J RD [31:0] $end
$var wire 32 K A [31:0] $end
$upscope $end
$scope module my_mux_alu_src $end
$var wire 32 L in1 [31:0] $end
$var wire 1 4 sel $end
$var wire 32 M out [31:0] $end
$var wire 32 N in0 [31:0] $end
$upscope $end
$scope module my_mux_pc_src $end
$var wire 32 O in0 [31:0] $end
$var wire 32 P in1 [31:0] $end
$var wire 1 , sel $end
$var wire 32 Q out [31:0] $end
$upscope $end
$scope module my_mux_result_src $end
$var wire 32 R in0 [31:0] $end
$var wire 32 S in1 [31:0] $end
$var wire 32 T in2 [31:0] $end
$var wire 32 U in3 [31:0] $end
$var wire 2 V sel [1:0] $end
$var reg 32 W out [31:0] $end
$upscope $end
$scope module my_pc $end
$var wire 32 X PCNext [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 32 Y PC [31:0] $end
$upscope $end
$scope module my_regfile $end
$var wire 5 Z A1 [4:0] $end
$var wire 5 [ A2 [4:0] $end
$var wire 5 \ A3 [4:0] $end
$var wire 32 ] WD3 [31:0] $end
$var wire 1 ! clk $end
$var wire 1 ' reg_write $end
$var wire 32 ^ RD2 [31:0] $end
$var wire 32 _ RD1 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
b0 V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
b0 G
bx F
bx E
bx D
0C
0B
b0 A
b0 @
b0 ?
b0 >
bx =
x<
bx ;
bx :
b0 9
bx 8
bx 7
b0 6
bx 5
04
bx 3
b0 2
bx 1
00
bx /
bx .
bx -
0,
bx +
bx *
bx )
bx (
0'
bx &
b0 %
bx $
x#
1"
0!
$end
#5
b101 &
b101 W
b101 ]
0#
b101 5
b101 :
b101 D
b101 R
b101 $
b101 7
b101 M
b0 *
b0 8
b0 _
b10 A
14
1'
b10 \
b101 [
b0 Z
0<
b0 ;
b10011 =
b101 +
b101 P
b101 U
b101 3
b101 I
b101 L
b10100000000000100010011 1
b10100000000000100010011 H
b10100000000000100010011 J
b100 .
b100 Q
b100 X
b100 -
b100 O
b100 T
b0 /
b0 K
b0 Y
1!
#10
0!
#15
1!
#18
0"
#20
0!
#25
b111 &
b111 W
b111 ]
b111 5
b111 :
b111 D
b111 R
b111 $
b111 7
b111 M
b11 \
b111 [
b111 3
b111 I
b111 L
b11100000000000110010011 1
b11100000000000110010011 H
b11100000000000110010011 J
b1000 .
b1000 Q
b1000 X
b1011 +
b1011 P
b1011 U
b1000 -
b1000 O
b1000 T
b100 /
b100 K
b100 Y
1!
#30
0!
#35
b1100 &
b1100 W
b1100 ]
b1100 5
b1100 :
b1100 D
b1100 R
b111 )
b111 F
b111 N
b111 ^
b101 *
b101 8
b101 _
b10 2
b10 ?
b10 G
b10 A
04
1'
b111 $
b111 7
b111 M
b100 \
b11 [
b10 Z
b110011 =
b100 3
b100 I
b100 L
b1100010000001000110011 1
b1100010000001000110011 H
b1100010000001000110011 J
b1100 .
b1100 Q
b1100 X
b1100 +
b1100 P
b1100 U
b1100 -
b1100 O
b1100 T
b1000 /
b1000 K
b1000 Y
1!
#40
0!
#45
b0 &
b0 W
b0 ]
1#
b0 5
b0 :
b0 D
b0 R
b0 $
b0 7
b0 M
b1100 )
b1100 F
b1100 N
b1100 ^
b0 *
b0 8
b0 _
14
10
b1 2
b1 ?
b1 G
b0 A
0'
b0 \
b100 [
b0 Z
b10 ;
b100011 =
b0 3
b0 I
b0 L
b10000000010000000100011 1
b10000000010000000100011 H
b10000000010000000100011 J
b10000 .
b10000 Q
b10000 X
b1100 +
b1100 P
b1100 U
b10000 -
b10000 O
b10000 T
b1100 /
b1100 K
b1100 Y
1!
#50
0!
#55
b1100 &
b1100 W
b1100 ]
1#
b0 5
b0 :
b0 D
b0 R
b0 )
b0 F
b0 N
b0 ^
b1 %
b1 @
b1 V
1'
b0 2
b0 ?
b0 G
14
00
b0 $
b0 7
b0 M
b101 \
b0 [
b11 =
b0 3
b0 I
b0 L
b10001010000011 1
b10001010000011 H
b10001010000011 J
b10100 .
b10100 Q
b10100 X
b1100 (
b1100 E
b1100 S
b10000 +
b10000 P
b10000 U
b10100 -
b10100 O
b10100 T
b10000 /
b10000 K
b10000 Y
1!
#60
0!
#65
b11000 &
b11000 W
b11000 ]
1C
1,
b11 2
b11 ?
b11 G
b10 %
b10 @
b10 V
04
1'
b0 \
b0 ;
b1101111 =
b1101111 1
b1101111 H
b1101111 J
b10100 .
b10100 Q
b10100 X
b10100 +
b10100 P
b10100 U
b11000 -
b11000 O
b11000 T
b10100 /
b10100 K
b10100 Y
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#218
