// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/08/2020 17:13:12"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CYX_SC_CPU_nanoMIPS (
	ALU_RES,
	regA,
	clk,
	Instruction,
	Inst_Addr,
	RAM_OUT,
	rs,
	rt,
	rd,
	busB_selected);
output 	[31:0] ALU_RES;
output 	[31:0] regA;
input 	clk;
output 	[31:0] Instruction;
output 	[31:0] Inst_Addr;
output 	[31:0] RAM_OUT;
output 	[4:0] rs;
output 	[4:0] rt;
output 	[4:0] rd;
output 	[31:0] busB_selected;

// Design Ports Information
// ALU_RES[31]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[30]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[29]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[28]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[27]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[26]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[25]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[24]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[23]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[22]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[21]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[20]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[19]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[18]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[17]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[16]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[15]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[13]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[12]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[11]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[10]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[8]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[7]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[6]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[4]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[2]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_RES[0]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[31]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[30]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[29]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[28]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[27]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[26]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[25]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[24]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[23]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[22]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[21]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[20]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[19]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[18]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[17]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[16]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[15]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[14]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[13]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[12]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[11]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[9]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[8]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[5]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[1]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[31]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[30]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[29]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[28]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[27]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[26]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[25]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[24]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[23]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[22]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[20]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[19]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[18]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[16]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[14]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[11]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[9]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[8]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[5]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[4]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[1]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inst_Addr[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[31]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[30]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[29]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[28]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[27]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[26]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[25]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[24]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[23]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[22]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[21]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[20]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[19]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[17]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[16]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[15]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[14]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[13]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[12]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[10]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[9]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[8]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[6]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[2]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[1]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[4]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[3]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[4]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[3]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[31]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[30]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[29]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[28]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[27]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[26]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[25]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[24]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[23]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[22]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[21]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[20]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[19]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[18]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[17]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[16]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[15]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[14]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[12]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[11]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[10]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[9]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[8]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[7]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[6]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[4]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB_selected[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CYX_SC_CPU_nanoMIPS_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ALU_RES[31]~output_o ;
wire \ALU_RES[30]~output_o ;
wire \ALU_RES[29]~output_o ;
wire \ALU_RES[28]~output_o ;
wire \ALU_RES[27]~output_o ;
wire \ALU_RES[26]~output_o ;
wire \ALU_RES[25]~output_o ;
wire \ALU_RES[24]~output_o ;
wire \ALU_RES[23]~output_o ;
wire \ALU_RES[22]~output_o ;
wire \ALU_RES[21]~output_o ;
wire \ALU_RES[20]~output_o ;
wire \ALU_RES[19]~output_o ;
wire \ALU_RES[18]~output_o ;
wire \ALU_RES[17]~output_o ;
wire \ALU_RES[16]~output_o ;
wire \ALU_RES[15]~output_o ;
wire \ALU_RES[14]~output_o ;
wire \ALU_RES[13]~output_o ;
wire \ALU_RES[12]~output_o ;
wire \ALU_RES[11]~output_o ;
wire \ALU_RES[10]~output_o ;
wire \ALU_RES[9]~output_o ;
wire \ALU_RES[8]~output_o ;
wire \ALU_RES[7]~output_o ;
wire \ALU_RES[6]~output_o ;
wire \ALU_RES[5]~output_o ;
wire \ALU_RES[4]~output_o ;
wire \ALU_RES[3]~output_o ;
wire \ALU_RES[2]~output_o ;
wire \ALU_RES[1]~output_o ;
wire \ALU_RES[0]~output_o ;
wire \regA[31]~output_o ;
wire \regA[30]~output_o ;
wire \regA[29]~output_o ;
wire \regA[28]~output_o ;
wire \regA[27]~output_o ;
wire \regA[26]~output_o ;
wire \regA[25]~output_o ;
wire \regA[24]~output_o ;
wire \regA[23]~output_o ;
wire \regA[22]~output_o ;
wire \regA[21]~output_o ;
wire \regA[20]~output_o ;
wire \regA[19]~output_o ;
wire \regA[18]~output_o ;
wire \regA[17]~output_o ;
wire \regA[16]~output_o ;
wire \regA[15]~output_o ;
wire \regA[14]~output_o ;
wire \regA[13]~output_o ;
wire \regA[12]~output_o ;
wire \regA[11]~output_o ;
wire \regA[10]~output_o ;
wire \regA[9]~output_o ;
wire \regA[8]~output_o ;
wire \regA[7]~output_o ;
wire \regA[6]~output_o ;
wire \regA[5]~output_o ;
wire \regA[4]~output_o ;
wire \regA[3]~output_o ;
wire \regA[2]~output_o ;
wire \regA[1]~output_o ;
wire \regA[0]~output_o ;
wire \Instruction[31]~output_o ;
wire \Instruction[30]~output_o ;
wire \Instruction[29]~output_o ;
wire \Instruction[28]~output_o ;
wire \Instruction[27]~output_o ;
wire \Instruction[26]~output_o ;
wire \Instruction[25]~output_o ;
wire \Instruction[24]~output_o ;
wire \Instruction[23]~output_o ;
wire \Instruction[22]~output_o ;
wire \Instruction[21]~output_o ;
wire \Instruction[20]~output_o ;
wire \Instruction[19]~output_o ;
wire \Instruction[18]~output_o ;
wire \Instruction[17]~output_o ;
wire \Instruction[16]~output_o ;
wire \Instruction[15]~output_o ;
wire \Instruction[14]~output_o ;
wire \Instruction[13]~output_o ;
wire \Instruction[12]~output_o ;
wire \Instruction[11]~output_o ;
wire \Instruction[10]~output_o ;
wire \Instruction[9]~output_o ;
wire \Instruction[8]~output_o ;
wire \Instruction[7]~output_o ;
wire \Instruction[6]~output_o ;
wire \Instruction[5]~output_o ;
wire \Instruction[4]~output_o ;
wire \Instruction[3]~output_o ;
wire \Instruction[2]~output_o ;
wire \Instruction[1]~output_o ;
wire \Instruction[0]~output_o ;
wire \Inst_Addr[31]~output_o ;
wire \Inst_Addr[30]~output_o ;
wire \Inst_Addr[29]~output_o ;
wire \Inst_Addr[28]~output_o ;
wire \Inst_Addr[27]~output_o ;
wire \Inst_Addr[26]~output_o ;
wire \Inst_Addr[25]~output_o ;
wire \Inst_Addr[24]~output_o ;
wire \Inst_Addr[23]~output_o ;
wire \Inst_Addr[22]~output_o ;
wire \Inst_Addr[21]~output_o ;
wire \Inst_Addr[20]~output_o ;
wire \Inst_Addr[19]~output_o ;
wire \Inst_Addr[18]~output_o ;
wire \Inst_Addr[17]~output_o ;
wire \Inst_Addr[16]~output_o ;
wire \Inst_Addr[15]~output_o ;
wire \Inst_Addr[14]~output_o ;
wire \Inst_Addr[13]~output_o ;
wire \Inst_Addr[12]~output_o ;
wire \Inst_Addr[11]~output_o ;
wire \Inst_Addr[10]~output_o ;
wire \Inst_Addr[9]~output_o ;
wire \Inst_Addr[8]~output_o ;
wire \Inst_Addr[7]~output_o ;
wire \Inst_Addr[6]~output_o ;
wire \Inst_Addr[5]~output_o ;
wire \Inst_Addr[4]~output_o ;
wire \Inst_Addr[3]~output_o ;
wire \Inst_Addr[2]~output_o ;
wire \Inst_Addr[1]~output_o ;
wire \Inst_Addr[0]~output_o ;
wire \RAM_OUT[31]~output_o ;
wire \RAM_OUT[30]~output_o ;
wire \RAM_OUT[29]~output_o ;
wire \RAM_OUT[28]~output_o ;
wire \RAM_OUT[27]~output_o ;
wire \RAM_OUT[26]~output_o ;
wire \RAM_OUT[25]~output_o ;
wire \RAM_OUT[24]~output_o ;
wire \RAM_OUT[23]~output_o ;
wire \RAM_OUT[22]~output_o ;
wire \RAM_OUT[21]~output_o ;
wire \RAM_OUT[20]~output_o ;
wire \RAM_OUT[19]~output_o ;
wire \RAM_OUT[18]~output_o ;
wire \RAM_OUT[17]~output_o ;
wire \RAM_OUT[16]~output_o ;
wire \RAM_OUT[15]~output_o ;
wire \RAM_OUT[14]~output_o ;
wire \RAM_OUT[13]~output_o ;
wire \RAM_OUT[12]~output_o ;
wire \RAM_OUT[11]~output_o ;
wire \RAM_OUT[10]~output_o ;
wire \RAM_OUT[9]~output_o ;
wire \RAM_OUT[8]~output_o ;
wire \RAM_OUT[7]~output_o ;
wire \RAM_OUT[6]~output_o ;
wire \RAM_OUT[5]~output_o ;
wire \RAM_OUT[4]~output_o ;
wire \RAM_OUT[3]~output_o ;
wire \RAM_OUT[2]~output_o ;
wire \RAM_OUT[1]~output_o ;
wire \RAM_OUT[0]~output_o ;
wire \rs[4]~output_o ;
wire \rs[3]~output_o ;
wire \rs[2]~output_o ;
wire \rs[1]~output_o ;
wire \rs[0]~output_o ;
wire \rt[4]~output_o ;
wire \rt[3]~output_o ;
wire \rt[2]~output_o ;
wire \rt[1]~output_o ;
wire \rt[0]~output_o ;
wire \rd[4]~output_o ;
wire \rd[3]~output_o ;
wire \rd[2]~output_o ;
wire \rd[1]~output_o ;
wire \rd[0]~output_o ;
wire \busB_selected[31]~output_o ;
wire \busB_selected[30]~output_o ;
wire \busB_selected[29]~output_o ;
wire \busB_selected[28]~output_o ;
wire \busB_selected[27]~output_o ;
wire \busB_selected[26]~output_o ;
wire \busB_selected[25]~output_o ;
wire \busB_selected[24]~output_o ;
wire \busB_selected[23]~output_o ;
wire \busB_selected[22]~output_o ;
wire \busB_selected[21]~output_o ;
wire \busB_selected[20]~output_o ;
wire \busB_selected[19]~output_o ;
wire \busB_selected[18]~output_o ;
wire \busB_selected[17]~output_o ;
wire \busB_selected[16]~output_o ;
wire \busB_selected[15]~output_o ;
wire \busB_selected[14]~output_o ;
wire \busB_selected[13]~output_o ;
wire \busB_selected[12]~output_o ;
wire \busB_selected[11]~output_o ;
wire \busB_selected[10]~output_o ;
wire \busB_selected[9]~output_o ;
wire \busB_selected[8]~output_o ;
wire \busB_selected[7]~output_o ;
wire \busB_selected[6]~output_o ;
wire \busB_selected[5]~output_o ;
wire \busB_selected[4]~output_o ;
wire \busB_selected[3]~output_o ;
wire \busB_selected[2]~output_o ;
wire \busB_selected[1]~output_o ;
wire \busB_selected[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Inst_Fetch_inst3|PC_add4[2]~0_combout ;
wire \VROM_inst10|Equal5~1_combout ;
wire \VROM_inst10|WideOr11~0_combout ;
wire \Inst_Fetch_inst3|PC_add4[24]~45 ;
wire \Inst_Fetch_inst3|PC_add4[25]~46_combout ;
wire \VROM_inst10|Equal1~0_combout ;
wire \VROM_inst10|Equal3~0_combout ;
wire \Inst_Fetch_inst3|PC_add4[4]~5 ;
wire \Inst_Fetch_inst3|PC_add4[5]~7 ;
wire \Inst_Fetch_inst3|PC_add4[6]~8_combout ;
wire \Inst_Fetch_inst3|PC_add4[5]~6_combout ;
wire \VROM_inst10|Equal1~1_combout ;
wire \VROM_inst10|Equal1~2_combout ;
wire \VROM_inst10|WideOr11~combout ;
wire \VROM_inst10|Equal4~1_combout ;
wire \VROM_inst10|WideOr1~2_combout ;
wire \VROM_inst10|Equal0~8_combout ;
wire \VROM_inst10|WideOr1~3_combout ;
wire \VROM_inst10|WideOr12~combout ;
wire \Inst_Fetch_inst3|Add1~1 ;
wire \Inst_Fetch_inst3|Add1~3 ;
wire \Inst_Fetch_inst3|Add1~5 ;
wire \Inst_Fetch_inst3|Add1~7 ;
wire \Inst_Fetch_inst3|Add1~8_combout ;
wire \VROM_inst10|WideOr0~0_combout ;
wire \VROM_inst10|WideOr1~4_combout ;
wire \VROM_inst10|WideOr1~combout ;
wire \VROM_inst10|Equal9~0_combout ;
wire \VROM_inst10|Equal9~1_combout ;
wire \VROM_inst10|WideOr6~3_combout ;
wire \VROM_inst10|WideOr3~1_combout ;
wire \Controller_inst2|Selector4~0_combout ;
wire \Controller_inst2|Selector1~0_combout ;
wire \VROM_inst10|WideOr6~0_combout ;
wire \Controller_inst2|Decoder1~1_combout ;
wire \VROM_inst10|WideOr4~combout ;
wire \Controller_inst2|Selector4~1_combout ;
wire \VROM_inst10|Equal2~0_combout ;
wire \VROM_inst10|Equal2~1_combout ;
wire \VROM_inst10|WideOr5~0_combout ;
wire \VROM_inst10|WideOr6~1_combout ;
wire \VROM_inst10|WideOr6~2_combout ;
wire \VRAM_inst11|regs~227feeder_combout ;
wire \VROM_inst10|WideOr7~combout ;
wire \MUX_inst7|RES[0]~1_combout ;
wire \VROM_inst10|WideOr5~combout ;
wire \MUX_inst7|RES[2]~2_combout ;
wire \Controller_inst2|RegWr~0_combout ;
wire \MUX_inst7|RES[1]~0_combout ;
wire \RegFile_inst|regs[7][31]~6_combout ;
wire \RegFile_inst|regs[7][2]~q ;
wire \RegFile_inst|regs[5][31]~3_combout ;
wire \RegFile_inst|regs[5][2]~q ;
wire \RegFile_inst|regs[6][31]~4_combout ;
wire \RegFile_inst|regs[6][2]~q ;
wire \RegFile_inst|regs[4][31]~5_combout ;
wire \RegFile_inst|regs[4][2]~q ;
wire \RegFile_inst|Mux61~0_combout ;
wire \RegFile_inst|Mux61~1_combout ;
wire \RegFile_inst|regs[2][31]~0_combout ;
wire \RegFile_inst|regs[2][2]~q ;
wire \RegFile_inst|regs[1][31]~1_combout ;
wire \RegFile_inst|regs[1][2]~q ;
wire \RegFile_inst|Mux61~2_combout ;
wire \RegFile_inst|Mux61~3_combout ;
wire \RegFile_inst|Mux61~4_combout ;
wire \VRAM_inst11|regs~353feeder_combout ;
wire \VRAM_inst11|regs~288feeder_combout ;
wire \VRAM_inst11|regs~869_combout ;
wire \VRAM_inst11|regs~884_combout ;
wire \VRAM_inst11|regs~288_q ;
wire \VRAM_inst11|regs~871_combout ;
wire \VRAM_inst11|regs~886_combout ;
wire \VRAM_inst11|regs~416_q ;
wire \VRAM_inst11|regs~927_combout ;
wire \VRAM_inst11|regs~870_combout ;
wire \VRAM_inst11|regs~885_combout ;
wire \VRAM_inst11|regs~32_q ;
wire \VRAM_inst11|regs~868_combout ;
wire \VRAM_inst11|regs~883_combout ;
wire \VRAM_inst11|regs~160_q ;
wire \VRAM_inst11|regs~856_combout ;
wire \VRAM_inst11|regs~857_combout ;
wire \VRAM_inst11|regs~128feeder_combout ;
wire \VRAM_inst11|regs~873_combout ;
wire \VRAM_inst11|regs~888_combout ;
wire \VRAM_inst11|regs~128_q ;
wire \VRAM_inst11|regs~875_combout ;
wire \VRAM_inst11|regs~890_combout ;
wire \VRAM_inst11|regs~384_q ;
wire \VRAM_inst11|regs~928_combout ;
wire \VRAM_inst11|regs~874_combout ;
wire \VRAM_inst11|regs~889_combout ;
wire \VRAM_inst11|regs~0_q ;
wire \VRAM_inst11|regs~872_combout ;
wire \VRAM_inst11|regs~887_combout ;
wire \VRAM_inst11|regs~256_q ;
wire \VRAM_inst11|regs~858_combout ;
wire \VRAM_inst11|regs~859_combout ;
wire \VRAM_inst11|regs~860_combout ;
wire \VRAM_inst11|regs~480_q ;
wire \VRAM_inst11|regs~352_q ;
wire \VRAM_inst11|regs~878_combout ;
wire \VRAM_inst11|regs~893_combout ;
wire \VRAM_inst11|regs~96_q ;
wire \VRAM_inst11|regs~224feeder_combout ;
wire \VRAM_inst11|regs~224_q ;
wire \VRAM_inst11|regs~861_combout ;
wire \VRAM_inst11|regs~862_combout ;
wire \VRAM_inst11|regs~448feeder_combout ;
wire \VRAM_inst11|regs~867_combout ;
wire \VRAM_inst11|regs~448_q ;
wire \VRAM_inst11|regs~865_combout ;
wire \VRAM_inst11|regs~881_combout ;
wire \VRAM_inst11|regs~192_q ;
wire \VRAM_inst11|regs~926_combout ;
wire \VRAM_inst11|regs~866_combout ;
wire \VRAM_inst11|regs~882_combout ;
wire \VRAM_inst11|regs~64_q ;
wire \VRAM_inst11|regs~864_combout ;
wire \VRAM_inst11|regs~320_q ;
wire \VRAM_inst11|regs~854_combout ;
wire \VRAM_inst11|regs~855_combout ;
wire \VRAM_inst11|regs~863_combout ;
wire \MUX_inst8|RES[0]~31_combout ;
wire \RegFile_inst|regs[7][0]~q ;
wire \RegFile_inst|regs[5][0]~q ;
wire \RegFile_inst|regs[6][0]~q ;
wire \RegFile_inst|regs[4][0]~q ;
wire \RegFile_inst|Mux63~0_combout ;
wire \RegFile_inst|Mux63~1_combout ;
wire \RegFile_inst|regs[1][0]~q ;
wire \RegFile_inst|regs[3][31]~2_combout ;
wire \RegFile_inst|regs[3][0]~q ;
wire \RegFile_inst|regs[2][0]~q ;
wire \RegFile_inst|Mux63~2_combout ;
wire \RegFile_inst|Mux63~3_combout ;
wire \RegFile_inst|Mux63~4_combout ;
wire \MUX_inst6|RES[0]~7_combout ;
wire \ALU_inst|Add1~0_combout ;
wire \ALU_inst|Mux31~1_combout ;
wire \ALU_inst|Add1~95_combout ;
wire \VROM_inst10|WideOr3~0_combout ;
wire \VROM_inst10|WideOr3~combout ;
wire \RegFile_inst|Mux31~2_combout ;
wire \RegFile_inst|Mux31~3_combout ;
wire \RegFile_inst|Mux31~0_combout ;
wire \RegFile_inst|Mux31~1_combout ;
wire \RegFile_inst|Mux31~4_combout ;
wire \ALU_inst|Add2~0_combout ;
wire \ALU_inst|Mux31~2_combout ;
wire \VRAM_inst11|regs~511_q ;
wire \VRAM_inst11|regs~255_q ;
wire \VRAM_inst11|regs~383feeder_combout ;
wire \VRAM_inst11|regs~383_q ;
wire \VRAM_inst11|regs~127_q ;
wire \VRAM_inst11|regs~551_combout ;
wire \VRAM_inst11|regs~552_combout ;
wire \VRAM_inst11|regs~287feeder_combout ;
wire \VRAM_inst11|regs~287_q ;
wire \VRAM_inst11|regs~415_q ;
wire \VRAM_inst11|regs~159feeder_combout ;
wire \VRAM_inst11|regs~159_q ;
wire \VRAM_inst11|regs~31_q ;
wire \VRAM_inst11|regs~548_combout ;
wire \VRAM_inst11|regs~549_combout ;
wire \VRAM_inst11|regs~191feeder_combout ;
wire \VRAM_inst11|regs~191_q ;
wire \VRAM_inst11|regs~447_q ;
wire \VRAM_inst11|regs~319feeder_combout ;
wire \VRAM_inst11|regs~319_q ;
wire \VRAM_inst11|regs~63_q ;
wire \VRAM_inst11|regs~546_combout ;
wire \VRAM_inst11|regs~547_combout ;
wire \VRAM_inst11|regs~550_combout ;
wire \VRAM_inst11|regs~479feeder_combout ;
wire \VRAM_inst11|regs~479_q ;
wire \VRAM_inst11|regs~351_q ;
wire \VRAM_inst11|regs~894_combout ;
wire \VRAM_inst11|regs~95_q ;
wire \VRAM_inst11|regs~223_q ;
wire \VRAM_inst11|regs~544_combout ;
wire \VRAM_inst11|regs~545_combout ;
wire \VRAM_inst11|regs~553_combout ;
wire \MUX_inst8|RES[31]~0_combout ;
wire \RegFile_inst|regs[2][31]~q ;
wire \RegFile_inst|regs[3][31]~q ;
wire \RegFile_inst|regs[1][31]~q ;
wire \RegFile_inst|Mux32~2_combout ;
wire \RegFile_inst|Mux32~3_combout ;
wire \RegFile_inst|regs[7][31]~q ;
wire \RegFile_inst|regs[5][31]~q ;
wire \RegFile_inst|regs[4][31]~q ;
wire \RegFile_inst|regs[6][31]~q ;
wire \RegFile_inst|Mux32~0_combout ;
wire \RegFile_inst|Mux32~1_combout ;
wire \RegFile_inst|Mux32~4_combout ;
wire \VRAM_inst11|regs~446feeder_combout ;
wire \VRAM_inst11|regs~446_q ;
wire \VRAM_inst11|regs~190_q ;
wire \VRAM_inst11|regs~318feeder_combout ;
wire \VRAM_inst11|regs~318_q ;
wire \VRAM_inst11|regs~62_q ;
wire \VRAM_inst11|regs~554_combout ;
wire \VRAM_inst11|regs~555_combout ;
wire \VRAM_inst11|regs~286feeder_combout ;
wire \VRAM_inst11|regs~286_q ;
wire \VRAM_inst11|regs~414_q ;
wire \VRAM_inst11|regs~158feeder_combout ;
wire \VRAM_inst11|regs~158_q ;
wire \VRAM_inst11|regs~30_q ;
wire \VRAM_inst11|regs~558_combout ;
wire \VRAM_inst11|regs~559_combout ;
wire \VRAM_inst11|regs~350feeder_combout ;
wire \VRAM_inst11|regs~350_q ;
wire \VRAM_inst11|regs~478_q ;
wire \VRAM_inst11|regs~895_combout ;
wire \VRAM_inst11|regs~94_q ;
wire \VRAM_inst11|regs~222_q ;
wire \VRAM_inst11|regs~556_combout ;
wire \VRAM_inst11|regs~557_combout ;
wire \VRAM_inst11|regs~560_combout ;
wire \VRAM_inst11|regs~510_q ;
wire \VRAM_inst11|regs~254_q ;
wire \VRAM_inst11|regs~382feeder_combout ;
wire \VRAM_inst11|regs~382_q ;
wire \VRAM_inst11|regs~126_q ;
wire \VRAM_inst11|regs~561_combout ;
wire \VRAM_inst11|regs~562_combout ;
wire \VRAM_inst11|regs~563_combout ;
wire \RegFile_inst|regs[5][30]~q ;
wire \RegFile_inst|regs[7][30]~q ;
wire \RegFile_inst|regs[6][30]~q ;
wire \RegFile_inst|Mux1~2_combout ;
wire \RegFile_inst|Mux1~3_combout ;
wire \RegFile_inst|regs[3][30]~q ;
wire \RegFile_inst|regs[1][30]~q ;
wire \RegFile_inst|Mux1~0_combout ;
wire \RegFile_inst|regs[2][30]~q ;
wire \RegFile_inst|Mux1~1_combout ;
wire \RegFile_inst|Mux1~4_combout ;
wire \RegFile_inst|regs[5][28]~q ;
wire \RegFile_inst|regs[4][28]~q ;
wire \RegFile_inst|regs[6][28]~q ;
wire \RegFile_inst|Mux3~2_combout ;
wire \RegFile_inst|Mux3~3_combout ;
wire \RegFile_inst|regs[1][28]~q ;
wire \RegFile_inst|Mux3~0_combout ;
wire \RegFile_inst|regs[3][28]~q ;
wire \RegFile_inst|regs[2][28]~q ;
wire \RegFile_inst|Mux3~1_combout ;
wire \RegFile_inst|Mux3~4_combout ;
wire \RegFile_inst|regs[2][27]~q ;
wire \RegFile_inst|regs[1][27]~q ;
wire \RegFile_inst|Mux4~0_combout ;
wire \RegFile_inst|Mux4~1_combout ;
wire \RegFile_inst|regs[7][27]~q ;
wire \RegFile_inst|regs[4][27]~q ;
wire \RegFile_inst|regs[6][27]~q ;
wire \RegFile_inst|Mux4~2_combout ;
wire \RegFile_inst|regs[5][27]~q ;
wire \RegFile_inst|Mux4~3_combout ;
wire \RegFile_inst|Mux4~4_combout ;
wire \VRAM_inst11|regs~442feeder_combout ;
wire \VRAM_inst11|regs~442_q ;
wire \VRAM_inst11|regs~186_q ;
wire \VRAM_inst11|regs~314feeder_combout ;
wire \VRAM_inst11|regs~314_q ;
wire \VRAM_inst11|regs~58_q ;
wire \VRAM_inst11|regs~594_combout ;
wire \VRAM_inst11|regs~595_combout ;
wire \VRAM_inst11|regs~506_q ;
wire \VRAM_inst11|regs~250_q ;
wire \VRAM_inst11|regs~378feeder_combout ;
wire \VRAM_inst11|regs~378_q ;
wire \VRAM_inst11|regs~122_q ;
wire \VRAM_inst11|regs~601_combout ;
wire \VRAM_inst11|regs~602_combout ;
wire \VRAM_inst11|regs~346feeder_combout ;
wire \VRAM_inst11|regs~346_q ;
wire \VRAM_inst11|regs~474_q ;
wire \VRAM_inst11|regs~899_combout ;
wire \VRAM_inst11|regs~90_q ;
wire \VRAM_inst11|regs~218_q ;
wire \VRAM_inst11|regs~596_combout ;
wire \VRAM_inst11|regs~597_combout ;
wire \VRAM_inst11|regs~282feeder_combout ;
wire \VRAM_inst11|regs~282_q ;
wire \VRAM_inst11|regs~410_q ;
wire \VRAM_inst11|regs~154feeder_combout ;
wire \VRAM_inst11|regs~154_q ;
wire \VRAM_inst11|regs~26_q ;
wire \VRAM_inst11|regs~598_combout ;
wire \VRAM_inst11|regs~599_combout ;
wire \VRAM_inst11|regs~600_combout ;
wire \VRAM_inst11|regs~603_combout ;
wire \RegFile_inst|regs[2][26]~q ;
wire \RegFile_inst|regs[3][26]~q ;
wire \RegFile_inst|regs[1][26]~q ;
wire \RegFile_inst|Mux5~0_combout ;
wire \RegFile_inst|Mux5~1_combout ;
wire \RegFile_inst|regs[5][26]~q ;
wire \RegFile_inst|regs[4][26]~q ;
wire \RegFile_inst|regs[6][26]~q ;
wire \RegFile_inst|Mux5~2_combout ;
wire \RegFile_inst|Mux5~3_combout ;
wire \RegFile_inst|Mux5~4_combout ;
wire \RegFile_inst|regs[4][25]~q ;
wire \RegFile_inst|regs[6][25]~q ;
wire \RegFile_inst|Mux6~2_combout ;
wire \RegFile_inst|regs[5][25]~q ;
wire \RegFile_inst|regs[7][25]~q ;
wire \RegFile_inst|Mux6~3_combout ;
wire \RegFile_inst|regs[2][25]~q ;
wire \RegFile_inst|regs[1][25]~q ;
wire \RegFile_inst|Mux6~0_combout ;
wire \RegFile_inst|Mux6~1_combout ;
wire \RegFile_inst|Mux6~4_combout ;
wire \VRAM_inst11|regs~504_q ;
wire \VRAM_inst11|regs~376_q ;
wire \VRAM_inst11|regs~248feeder_combout ;
wire \VRAM_inst11|regs~248_q ;
wire \VRAM_inst11|regs~120_q ;
wire \VRAM_inst11|regs~621_combout ;
wire \VRAM_inst11|regs~622_combout ;
wire \VRAM_inst11|regs~472feeder_combout ;
wire \VRAM_inst11|regs~472_q ;
wire \VRAM_inst11|regs~216_q ;
wire \VRAM_inst11|regs~901_combout ;
wire \VRAM_inst11|regs~88_q ;
wire \VRAM_inst11|regs~344_q ;
wire \VRAM_inst11|regs~614_combout ;
wire \VRAM_inst11|regs~615_combout ;
wire \VRAM_inst11|regs~312feeder_combout ;
wire \VRAM_inst11|regs~312_q ;
wire \VRAM_inst11|regs~440_q ;
wire \VRAM_inst11|regs~184feeder_combout ;
wire \VRAM_inst11|regs~184_q ;
wire \VRAM_inst11|regs~56_q ;
wire \VRAM_inst11|regs~616_combout ;
wire \VRAM_inst11|regs~617_combout ;
wire \VRAM_inst11|regs~152feeder_combout ;
wire \VRAM_inst11|regs~152_q ;
wire \VRAM_inst11|regs~408_q ;
wire \VRAM_inst11|regs~280feeder_combout ;
wire \VRAM_inst11|regs~280_q ;
wire \VRAM_inst11|regs~24_q ;
wire \VRAM_inst11|regs~618_combout ;
wire \VRAM_inst11|regs~619_combout ;
wire \VRAM_inst11|regs~620_combout ;
wire \VRAM_inst11|regs~623_combout ;
wire \RegFile_inst|regs[4][22]~q ;
wire \RegFile_inst|regs[6][22]~q ;
wire \RegFile_inst|Mux9~2_combout ;
wire \RegFile_inst|regs[7][22]~q ;
wire \RegFile_inst|regs[5][22]~q ;
wire \RegFile_inst|Mux9~3_combout ;
wire \RegFile_inst|regs[1][22]~q ;
wire \RegFile_inst|Mux9~0_combout ;
wire \RegFile_inst|regs[2][22]~q ;
wire \RegFile_inst|Mux9~1_combout ;
wire \RegFile_inst|Mux9~4_combout ;
wire \RegFile_inst|regs[4][21]~q ;
wire \RegFile_inst|regs[6][21]~q ;
wire \RegFile_inst|Mux10~2_combout ;
wire \RegFile_inst|regs[7][21]~q ;
wire \RegFile_inst|Mux10~3_combout ;
wire \RegFile_inst|regs[3][21]~q ;
wire \RegFile_inst|regs[2][21]~q ;
wire \RegFile_inst|regs[1][21]~q ;
wire \RegFile_inst|Mux10~0_combout ;
wire \RegFile_inst|Mux10~1_combout ;
wire \RegFile_inst|Mux10~4_combout ;
wire \RegFile_inst|regs[2][19]~q ;
wire \RegFile_inst|regs[1][19]~q ;
wire \RegFile_inst|Mux12~0_combout ;
wire \RegFile_inst|Mux12~1_combout ;
wire \RegFile_inst|regs[7][19]~q ;
wire \RegFile_inst|regs[5][19]~q ;
wire \RegFile_inst|regs[6][19]~q ;
wire \RegFile_inst|regs[4][19]~q ;
wire \RegFile_inst|Mux12~2_combout ;
wire \RegFile_inst|Mux12~3_combout ;
wire \RegFile_inst|Mux12~4_combout ;
wire \RegFile_inst|regs[2][18]~q ;
wire \RegFile_inst|regs[1][18]~q ;
wire \RegFile_inst|Mux13~0_combout ;
wire \RegFile_inst|Mux13~1_combout ;
wire \RegFile_inst|regs[5][18]~q ;
wire \RegFile_inst|regs[7][18]~q ;
wire \RegFile_inst|regs[4][18]~q ;
wire \RegFile_inst|regs[6][18]~q ;
wire \RegFile_inst|Mux13~2_combout ;
wire \RegFile_inst|Mux13~3_combout ;
wire \RegFile_inst|Mux13~4_combout ;
wire \RegFile_inst|regs[3][17]~q ;
wire \RegFile_inst|regs[2][17]~q ;
wire \RegFile_inst|regs[1][17]~q ;
wire \RegFile_inst|Mux14~0_combout ;
wire \RegFile_inst|Mux14~1_combout ;
wire \RegFile_inst|regs[7][17]~q ;
wire \RegFile_inst|regs[4][17]~q ;
wire \RegFile_inst|regs[6][17]~q ;
wire \RegFile_inst|Mux14~2_combout ;
wire \RegFile_inst|Mux14~3_combout ;
wire \RegFile_inst|Mux14~4_combout ;
wire \RegFile_inst|regs[2][16]~q ;
wire \RegFile_inst|regs[1][16]~q ;
wire \RegFile_inst|Mux15~0_combout ;
wire \RegFile_inst|Mux15~1_combout ;
wire \RegFile_inst|regs[5][16]~q ;
wire \RegFile_inst|regs[4][16]~q ;
wire \RegFile_inst|regs[6][16]~q ;
wire \RegFile_inst|Mux15~2_combout ;
wire \RegFile_inst|regs[7][16]~q ;
wire \RegFile_inst|Mux15~3_combout ;
wire \RegFile_inst|Mux15~4_combout ;
wire \RegFile_inst|regs[7][13]~q ;
wire \RegFile_inst|regs[5][13]~q ;
wire \RegFile_inst|regs[4][13]~q ;
wire \RegFile_inst|regs[6][13]~q ;
wire \RegFile_inst|Mux18~2_combout ;
wire \RegFile_inst|Mux18~3_combout ;
wire \RegFile_inst|regs[2][13]~q ;
wire \RegFile_inst|regs[1][13]~q ;
wire \RegFile_inst|Mux18~0_combout ;
wire \RegFile_inst|Mux18~1_combout ;
wire \RegFile_inst|Mux18~4_combout ;
wire \RegFile_inst|regs[5][10]~q ;
wire \RegFile_inst|regs[4][10]~q ;
wire \RegFile_inst|regs[6][10]~q ;
wire \RegFile_inst|Mux21~2_combout ;
wire \RegFile_inst|Mux21~3_combout ;
wire \RegFile_inst|regs[2][10]~q ;
wire \RegFile_inst|regs[3][10]~q ;
wire \RegFile_inst|regs[1][10]~q ;
wire \RegFile_inst|Mux21~0_combout ;
wire \RegFile_inst|Mux21~1_combout ;
wire \RegFile_inst|Mux21~4_combout ;
wire \RegFile_inst|regs[5][8]~q ;
wire \RegFile_inst|regs[4][8]~q ;
wire \RegFile_inst|regs[6][8]~q ;
wire \RegFile_inst|Mux23~2_combout ;
wire \RegFile_inst|Mux23~3_combout ;
wire \RegFile_inst|regs[3][8]~q ;
wire \RegFile_inst|regs[2][8]~q ;
wire \RegFile_inst|regs[1][8]~q ;
wire \RegFile_inst|Mux23~0_combout ;
wire \RegFile_inst|Mux23~1_combout ;
wire \RegFile_inst|Mux23~4_combout ;
wire \RegFile_inst|regs[1][7]~q ;
wire \RegFile_inst|Mux24~0_combout ;
wire \RegFile_inst|regs[2][7]~q ;
wire \RegFile_inst|Mux24~1_combout ;
wire \RegFile_inst|regs[7][7]~q ;
wire \RegFile_inst|regs[5][7]~q ;
wire \RegFile_inst|regs[4][7]~q ;
wire \RegFile_inst|regs[6][7]~q ;
wire \RegFile_inst|Mux24~2_combout ;
wire \RegFile_inst|Mux24~3_combout ;
wire \RegFile_inst|Mux24~4_combout ;
wire \RegFile_inst|regs[2][6]~q ;
wire \RegFile_inst|regs[1][6]~q ;
wire \RegFile_inst|Mux25~0_combout ;
wire \RegFile_inst|Mux25~1_combout ;
wire \RegFile_inst|regs[5][6]~q ;
wire \RegFile_inst|regs[7][6]~q ;
wire \RegFile_inst|regs[4][6]~q ;
wire \RegFile_inst|regs[6][6]~q ;
wire \RegFile_inst|Mux25~2_combout ;
wire \RegFile_inst|Mux25~3_combout ;
wire \RegFile_inst|Mux25~4_combout ;
wire \RegFile_inst|regs[3][5]~q ;
wire \RegFile_inst|regs[2][5]~q ;
wire \RegFile_inst|regs[1][5]~q ;
wire \RegFile_inst|Mux58~2_combout ;
wire \RegFile_inst|Mux58~3_combout ;
wire \RegFile_inst|regs[5][5]~q ;
wire \RegFile_inst|regs[6][5]~q ;
wire \RegFile_inst|regs[4][5]~q ;
wire \RegFile_inst|Mux58~0_combout ;
wire \RegFile_inst|Mux58~1_combout ;
wire \RegFile_inst|Mux58~4_combout ;
wire \MUX_inst6|RES[5]~3_combout ;
wire \RegFile_inst|regs[7][4]~q ;
wire \RegFile_inst|regs[6][4]~q ;
wire \RegFile_inst|regs[4][4]~q ;
wire \RegFile_inst|Mux59~0_combout ;
wire \RegFile_inst|Mux59~1_combout ;
wire \RegFile_inst|regs[3][4]~q ;
wire \RegFile_inst|regs[2][4]~q ;
wire \RegFile_inst|regs[1][4]~q ;
wire \RegFile_inst|Mux59~2_combout ;
wire \RegFile_inst|Mux59~3_combout ;
wire \RegFile_inst|Mux59~4_combout ;
wire \MUX_inst6|RES[2]~5_combout ;
wire \ALU_inst|Add1~1 ;
wire \ALU_inst|Add1~3 ;
wire \ALU_inst|Add1~5 ;
wire \ALU_inst|Add1~7 ;
wire \ALU_inst|Add1~9 ;
wire \ALU_inst|Add1~11 ;
wire \ALU_inst|Add1~12_combout ;
wire \ALU_inst|Add1~89_combout ;
wire \ALU_inst|Mux25~2_combout ;
wire \ALU_inst|Add1~10_combout ;
wire \ALU_inst|Add1~90_combout ;
wire \ALU_inst|Add1~8_combout ;
wire \ALU_inst|Add1~91_combout ;
wire \RegFile_inst|regs[2][3]~q ;
wire \RegFile_inst|regs[1][3]~q ;
wire \RegFile_inst|Mux28~0_combout ;
wire \RegFile_inst|Mux28~1_combout ;
wire \RegFile_inst|regs[7][3]~q ;
wire \RegFile_inst|regs[5][3]~q ;
wire \RegFile_inst|regs[4][3]~q ;
wire \RegFile_inst|regs[6][3]~q ;
wire \RegFile_inst|Mux28~2_combout ;
wire \RegFile_inst|Mux28~3_combout ;
wire \RegFile_inst|Mux28~4_combout ;
wire \ALU_inst|Add1~4_combout ;
wire \ALU_inst|Add1~93_combout ;
wire \RegFile_inst|regs[4][1]~q ;
wire \RegFile_inst|regs[6][1]~q ;
wire \RegFile_inst|Mux30~2_combout ;
wire \RegFile_inst|regs[7][1]~q ;
wire \RegFile_inst|regs[5][1]~q ;
wire \RegFile_inst|Mux30~3_combout ;
wire \RegFile_inst|regs[2][1]~q ;
wire \RegFile_inst|regs[1][1]~q ;
wire \RegFile_inst|Mux30~0_combout ;
wire \RegFile_inst|Mux30~1_combout ;
wire \RegFile_inst|Mux30~4_combout ;
wire \ALU_inst|Add2~1 ;
wire \ALU_inst|Add2~3 ;
wire \ALU_inst|Add2~5 ;
wire \ALU_inst|Add2~7 ;
wire \ALU_inst|Add2~9 ;
wire \ALU_inst|Add2~11 ;
wire \ALU_inst|Add2~12_combout ;
wire \ALU_inst|Mux25~3_combout ;
wire \VRAM_inst11|regs~486_q ;
wire \VRAM_inst11|regs~230_q ;
wire \VRAM_inst11|regs~358feeder_combout ;
wire \VRAM_inst11|regs~358_q ;
wire \VRAM_inst11|regs~102_q ;
wire \VRAM_inst11|regs~801_combout ;
wire \VRAM_inst11|regs~802_combout ;
wire \VRAM_inst11|regs~262feeder_combout ;
wire \VRAM_inst11|regs~262_q ;
wire \VRAM_inst11|regs~390_q ;
wire \VRAM_inst11|regs~134feeder_combout ;
wire \VRAM_inst11|regs~134_q ;
wire \VRAM_inst11|regs~6_q ;
wire \VRAM_inst11|regs~798_combout ;
wire \VRAM_inst11|regs~799_combout ;
wire \VRAM_inst11|regs~326feeder_combout ;
wire \VRAM_inst11|regs~326_q ;
wire \VRAM_inst11|regs~454_q ;
wire \VRAM_inst11|regs~919_combout ;
wire \VRAM_inst11|regs~70_q ;
wire \VRAM_inst11|regs~198_q ;
wire \VRAM_inst11|regs~796_combout ;
wire \VRAM_inst11|regs~797_combout ;
wire \VRAM_inst11|regs~800_combout ;
wire \VRAM_inst11|regs~422feeder_combout ;
wire \VRAM_inst11|regs~422_q ;
wire \VRAM_inst11|regs~166_q ;
wire \VRAM_inst11|regs~294feeder_combout ;
wire \VRAM_inst11|regs~294_q ;
wire \VRAM_inst11|regs~38_q ;
wire \VRAM_inst11|regs~794_combout ;
wire \VRAM_inst11|regs~795_combout ;
wire \VRAM_inst11|regs~803_combout ;
wire \MUX_inst8|RES[6]~25_combout ;
wire \RegFile_inst|regs[3][6]~q ;
wire \RegFile_inst|Mux57~2_combout ;
wire \RegFile_inst|Mux57~3_combout ;
wire \RegFile_inst|Mux57~0_combout ;
wire \RegFile_inst|Mux57~1_combout ;
wire \RegFile_inst|Mux57~4_combout ;
wire \ALU_inst|Add1~13 ;
wire \ALU_inst|Add1~14_combout ;
wire \ALU_inst|Add1~88_combout ;
wire \ALU_inst|Mux24~2_combout ;
wire \ALU_inst|Add2~13 ;
wire \ALU_inst|Add2~14_combout ;
wire \ALU_inst|Mux24~3_combout ;
wire \VRAM_inst11|regs~231feeder_combout ;
wire \VRAM_inst11|regs~231_q ;
wire \VRAM_inst11|regs~199_q ;
wire \VRAM_inst11|regs~167feeder_combout ;
wire \VRAM_inst11|regs~167_q ;
wire \VRAM_inst11|regs~135_q ;
wire \VRAM_inst11|regs~784_combout ;
wire \VRAM_inst11|regs~785_combout ;
wire \VRAM_inst11|regs~487_q ;
wire \VRAM_inst11|regs~455_q ;
wire \VRAM_inst11|regs~423feeder_combout ;
wire \VRAM_inst11|regs~423_q ;
wire \VRAM_inst11|regs~391_q ;
wire \VRAM_inst11|regs~791_combout ;
wire \VRAM_inst11|regs~792_combout ;
wire \VRAM_inst11|regs~39feeder_combout ;
wire \VRAM_inst11|regs~39_q ;
wire \VRAM_inst11|regs~103_q ;
wire \VRAM_inst11|regs~918_combout ;
wire \VRAM_inst11|regs~71_q ;
wire \VRAM_inst11|regs~7_q ;
wire \VRAM_inst11|regs~788_combout ;
wire \VRAM_inst11|regs~789_combout ;
wire \VRAM_inst11|regs~295feeder_combout ;
wire \VRAM_inst11|regs~295_q ;
wire \VRAM_inst11|regs~359_q ;
wire \VRAM_inst11|regs~327feeder_combout ;
wire \VRAM_inst11|regs~327_q ;
wire \VRAM_inst11|regs~263_q ;
wire \VRAM_inst11|regs~786_combout ;
wire \VRAM_inst11|regs~787_combout ;
wire \VRAM_inst11|regs~790_combout ;
wire \VRAM_inst11|regs~793_combout ;
wire \MUX_inst8|RES[7]~24_combout ;
wire \RegFile_inst|regs[3][7]~q ;
wire \RegFile_inst|Mux56~2_combout ;
wire \RegFile_inst|Mux56~3_combout ;
wire \RegFile_inst|Mux56~0_combout ;
wire \RegFile_inst|Mux56~1_combout ;
wire \RegFile_inst|Mux56~4_combout ;
wire \ALU_inst|Add1~15 ;
wire \ALU_inst|Add1~16_combout ;
wire \ALU_inst|Add1~87_combout ;
wire \ALU_inst|Mux23~2_combout ;
wire \ALU_inst|Add2~15 ;
wire \ALU_inst|Add2~16_combout ;
wire \ALU_inst|Mux23~3_combout ;
wire \VRAM_inst11|regs~488_q ;
wire \VRAM_inst11|regs~360_q ;
wire \VRAM_inst11|regs~104_q ;
wire \VRAM_inst11|regs~232feeder_combout ;
wire \VRAM_inst11|regs~232_q ;
wire \VRAM_inst11|regs~781_combout ;
wire \VRAM_inst11|regs~782_combout ;
wire \VRAM_inst11|regs~296feeder_combout ;
wire \VRAM_inst11|regs~296_q ;
wire \VRAM_inst11|regs~424_q ;
wire \VRAM_inst11|regs~168feeder_combout ;
wire \VRAM_inst11|regs~168_q ;
wire \VRAM_inst11|regs~40_q ;
wire \VRAM_inst11|regs~776_combout ;
wire \VRAM_inst11|regs~777_combout ;
wire \VRAM_inst11|regs~136feeder_combout ;
wire \VRAM_inst11|regs~136_q ;
wire \VRAM_inst11|regs~392_q ;
wire \VRAM_inst11|regs~264feeder_combout ;
wire \VRAM_inst11|regs~264_q ;
wire \VRAM_inst11|regs~8_q ;
wire \VRAM_inst11|regs~778_combout ;
wire \VRAM_inst11|regs~779_combout ;
wire \VRAM_inst11|regs~780_combout ;
wire \VRAM_inst11|regs~456feeder_combout ;
wire \VRAM_inst11|regs~456_q ;
wire \VRAM_inst11|regs~200_q ;
wire \VRAM_inst11|regs~917_combout ;
wire \VRAM_inst11|regs~72_q ;
wire \VRAM_inst11|regs~328_q ;
wire \VRAM_inst11|regs~774_combout ;
wire \VRAM_inst11|regs~775_combout ;
wire \VRAM_inst11|regs~783_combout ;
wire \MUX_inst8|RES[8]~23_combout ;
wire \RegFile_inst|regs[7][8]~q ;
wire \RegFile_inst|Mux55~0_combout ;
wire \RegFile_inst|Mux55~1_combout ;
wire \RegFile_inst|Mux55~2_combout ;
wire \RegFile_inst|Mux55~3_combout ;
wire \RegFile_inst|Mux55~4_combout ;
wire \ALU_inst|Add1~17 ;
wire \ALU_inst|Add1~18_combout ;
wire \ALU_inst|Add1~86_combout ;
wire \RegFile_inst|regs[3][9]~q ;
wire \RegFile_inst|regs[2][9]~q ;
wire \RegFile_inst|regs[1][9]~q ;
wire \RegFile_inst|Mux22~0_combout ;
wire \RegFile_inst|Mux22~1_combout ;
wire \RegFile_inst|regs[7][9]~q ;
wire \RegFile_inst|regs[4][9]~q ;
wire \RegFile_inst|regs[6][9]~q ;
wire \RegFile_inst|Mux22~2_combout ;
wire \RegFile_inst|Mux22~3_combout ;
wire \RegFile_inst|Mux22~4_combout ;
wire \ALU_inst|Add2~17 ;
wire \ALU_inst|Add2~18_combout ;
wire \ALU_inst|Mux22~2_combout ;
wire \ALU_inst|Mux22~3_combout ;
wire \VRAM_inst11|regs~361feeder_combout ;
wire \VRAM_inst11|regs~361_q ;
wire \VRAM_inst11|regs~329_q ;
wire \VRAM_inst11|regs~297feeder_combout ;
wire \VRAM_inst11|regs~297_q ;
wire \VRAM_inst11|regs~265_q ;
wire \VRAM_inst11|regs~764_combout ;
wire \VRAM_inst11|regs~765_combout ;
wire \VRAM_inst11|regs~489_q ;
wire \VRAM_inst11|regs~425_q ;
wire \VRAM_inst11|regs~457feeder_combout ;
wire \VRAM_inst11|regs~457_q ;
wire \VRAM_inst11|regs~393_q ;
wire \VRAM_inst11|regs~771_combout ;
wire \VRAM_inst11|regs~772_combout ;
wire \VRAM_inst11|regs~169feeder_combout ;
wire \VRAM_inst11|regs~169_q ;
wire \VRAM_inst11|regs~233_q ;
wire \VRAM_inst11|regs~201feeder_combout ;
wire \VRAM_inst11|regs~201_q ;
wire \VRAM_inst11|regs~137_q ;
wire \VRAM_inst11|regs~766_combout ;
wire \VRAM_inst11|regs~767_combout ;
wire \VRAM_inst11|regs~916_combout ;
wire \VRAM_inst11|regs~73_q ;
wire \VRAM_inst11|regs~105_q ;
wire \VRAM_inst11|regs~41feeder_combout ;
wire \VRAM_inst11|regs~41_q ;
wire \VRAM_inst11|regs~9_q ;
wire \VRAM_inst11|regs~768_combout ;
wire \VRAM_inst11|regs~769_combout ;
wire \VRAM_inst11|regs~770_combout ;
wire \VRAM_inst11|regs~773_combout ;
wire \MUX_inst8|RES[9]~22_combout ;
wire \RegFile_inst|regs[5][9]~q ;
wire \RegFile_inst|Mux54~0_combout ;
wire \RegFile_inst|Mux54~1_combout ;
wire \RegFile_inst|Mux54~2_combout ;
wire \RegFile_inst|Mux54~3_combout ;
wire \RegFile_inst|Mux54~4_combout ;
wire \ALU_inst|Add1~19 ;
wire \ALU_inst|Add1~20_combout ;
wire \ALU_inst|Add1~85_combout ;
wire \ALU_inst|Mux21~2_combout ;
wire \ALU_inst|Add2~19 ;
wire \ALU_inst|Add2~20_combout ;
wire \ALU_inst|Mux21~3_combout ;
wire \VRAM_inst11|regs~490_q ;
wire \VRAM_inst11|regs~234_q ;
wire \VRAM_inst11|regs~362feeder_combout ;
wire \VRAM_inst11|regs~362_q ;
wire \VRAM_inst11|regs~106_q ;
wire \VRAM_inst11|regs~761_combout ;
wire \VRAM_inst11|regs~762_combout ;
wire \VRAM_inst11|regs~426feeder_combout ;
wire \VRAM_inst11|regs~426_q ;
wire \VRAM_inst11|regs~170_q ;
wire \VRAM_inst11|regs~298feeder_combout ;
wire \VRAM_inst11|regs~298_q ;
wire \VRAM_inst11|regs~42_q ;
wire \VRAM_inst11|regs~754_combout ;
wire \VRAM_inst11|regs~755_combout ;
wire \VRAM_inst11|regs~266feeder_combout ;
wire \VRAM_inst11|regs~266_q ;
wire \VRAM_inst11|regs~394_q ;
wire \VRAM_inst11|regs~138feeder_combout ;
wire \VRAM_inst11|regs~138_q ;
wire \VRAM_inst11|regs~10_q ;
wire \VRAM_inst11|regs~758_combout ;
wire \VRAM_inst11|regs~759_combout ;
wire \VRAM_inst11|regs~330feeder_combout ;
wire \VRAM_inst11|regs~330_q ;
wire \VRAM_inst11|regs~458_q ;
wire \VRAM_inst11|regs~915_combout ;
wire \VRAM_inst11|regs~74_q ;
wire \VRAM_inst11|regs~202_q ;
wire \VRAM_inst11|regs~756_combout ;
wire \VRAM_inst11|regs~757_combout ;
wire \VRAM_inst11|regs~760_combout ;
wire \VRAM_inst11|regs~763_combout ;
wire \MUX_inst8|RES[10]~21_combout ;
wire \RegFile_inst|regs[7][10]~q ;
wire \RegFile_inst|Mux53~0_combout ;
wire \RegFile_inst|Mux53~1_combout ;
wire \RegFile_inst|Mux53~2_combout ;
wire \RegFile_inst|Mux53~3_combout ;
wire \RegFile_inst|Mux53~4_combout ;
wire \ALU_inst|Add1~21 ;
wire \ALU_inst|Add1~22_combout ;
wire \ALU_inst|Add1~84_combout ;
wire \RegFile_inst|regs[1][11]~q ;
wire \RegFile_inst|Mux20~0_combout ;
wire \RegFile_inst|regs[2][11]~q ;
wire \RegFile_inst|Mux20~1_combout ;
wire \RegFile_inst|regs[7][11]~q ;
wire \RegFile_inst|regs[5][11]~q ;
wire \RegFile_inst|regs[4][11]~q ;
wire \RegFile_inst|regs[6][11]~q ;
wire \RegFile_inst|Mux20~2_combout ;
wire \RegFile_inst|Mux20~3_combout ;
wire \RegFile_inst|Mux20~4_combout ;
wire \ALU_inst|Add2~21 ;
wire \ALU_inst|Add2~22_combout ;
wire \ALU_inst|Mux20~2_combout ;
wire \ALU_inst|Mux20~3_combout ;
wire \VRAM_inst11|regs~491_q ;
wire \VRAM_inst11|regs~459_q ;
wire \VRAM_inst11|regs~427feeder_combout ;
wire \VRAM_inst11|regs~427_q ;
wire \VRAM_inst11|regs~395_q ;
wire \VRAM_inst11|regs~751_combout ;
wire \VRAM_inst11|regs~752_combout ;
wire \VRAM_inst11|regs~235feeder_combout ;
wire \VRAM_inst11|regs~235_q ;
wire \VRAM_inst11|regs~203_q ;
wire \VRAM_inst11|regs~171feeder_combout ;
wire \VRAM_inst11|regs~171_q ;
wire \VRAM_inst11|regs~139_q ;
wire \VRAM_inst11|regs~744_combout ;
wire \VRAM_inst11|regs~745_combout ;
wire \VRAM_inst11|regs~299feeder_combout ;
wire \VRAM_inst11|regs~299_q ;
wire \VRAM_inst11|regs~363_q ;
wire \VRAM_inst11|regs~331feeder_combout ;
wire \VRAM_inst11|regs~331_q ;
wire \VRAM_inst11|regs~267_q ;
wire \VRAM_inst11|regs~746_combout ;
wire \VRAM_inst11|regs~747_combout ;
wire \VRAM_inst11|regs~43feeder_combout ;
wire \VRAM_inst11|regs~43_q ;
wire \VRAM_inst11|regs~107_q ;
wire \VRAM_inst11|regs~914_combout ;
wire \VRAM_inst11|regs~75_q ;
wire \VRAM_inst11|regs~11_q ;
wire \VRAM_inst11|regs~748_combout ;
wire \VRAM_inst11|regs~749_combout ;
wire \VRAM_inst11|regs~750_combout ;
wire \VRAM_inst11|regs~753_combout ;
wire \MUX_inst8|RES[11]~20_combout ;
wire \RegFile_inst|regs[3][11]~q ;
wire \RegFile_inst|Mux52~2_combout ;
wire \RegFile_inst|Mux52~3_combout ;
wire \RegFile_inst|Mux52~0_combout ;
wire \RegFile_inst|Mux52~1_combout ;
wire \RegFile_inst|Mux52~4_combout ;
wire \MUX_inst6|RES[11]~2_combout ;
wire \ALU_inst|Add1~23 ;
wire \ALU_inst|Add1~24_combout ;
wire \ALU_inst|Add1~83_combout ;
wire \RegFile_inst|regs[5][12]~q ;
wire \RegFile_inst|regs[4][12]~q ;
wire \RegFile_inst|regs[6][12]~q ;
wire \RegFile_inst|Mux19~2_combout ;
wire \RegFile_inst|Mux19~3_combout ;
wire \RegFile_inst|regs[2][12]~q ;
wire \RegFile_inst|regs[3][12]~q ;
wire \RegFile_inst|regs[1][12]~q ;
wire \RegFile_inst|Mux19~0_combout ;
wire \RegFile_inst|Mux19~1_combout ;
wire \RegFile_inst|Mux19~4_combout ;
wire \ALU_inst|Add2~23 ;
wire \ALU_inst|Add2~24_combout ;
wire \ALU_inst|Mux19~2_combout ;
wire \ALU_inst|Mux19~3_combout ;
wire \VRAM_inst11|regs~492_q ;
wire \VRAM_inst11|regs~364_q ;
wire \VRAM_inst11|regs~236feeder_combout ;
wire \VRAM_inst11|regs~236_q ;
wire \VRAM_inst11|regs~108_q ;
wire \VRAM_inst11|regs~741_combout ;
wire \VRAM_inst11|regs~742_combout ;
wire \VRAM_inst11|regs~460feeder_combout ;
wire \VRAM_inst11|regs~460_q ;
wire \VRAM_inst11|regs~204_q ;
wire \VRAM_inst11|regs~913_combout ;
wire \VRAM_inst11|regs~76_q ;
wire \VRAM_inst11|regs~332_q ;
wire \VRAM_inst11|regs~734_combout ;
wire \VRAM_inst11|regs~735_combout ;
wire \VRAM_inst11|regs~268feeder_combout ;
wire \VRAM_inst11|regs~268_q ;
wire \VRAM_inst11|regs~12_q ;
wire \VRAM_inst11|regs~738_combout ;
wire \VRAM_inst11|regs~140feeder_combout ;
wire \VRAM_inst11|regs~140_q ;
wire \VRAM_inst11|regs~396_q ;
wire \VRAM_inst11|regs~739_combout ;
wire \VRAM_inst11|regs~300feeder_combout ;
wire \VRAM_inst11|regs~300_q ;
wire \VRAM_inst11|regs~428_q ;
wire \VRAM_inst11|regs~172feeder_combout ;
wire \VRAM_inst11|regs~172_q ;
wire \VRAM_inst11|regs~44_q ;
wire \VRAM_inst11|regs~736_combout ;
wire \VRAM_inst11|regs~737_combout ;
wire \VRAM_inst11|regs~740_combout ;
wire \VRAM_inst11|regs~743_combout ;
wire \MUX_inst8|RES[12]~19_combout ;
wire \RegFile_inst|regs[7][12]~q ;
wire \RegFile_inst|Mux51~0_combout ;
wire \RegFile_inst|Mux51~1_combout ;
wire \RegFile_inst|Mux51~2_combout ;
wire \RegFile_inst|Mux51~3_combout ;
wire \RegFile_inst|Mux51~4_combout ;
wire \MUX_inst6|RES[12]~1_combout ;
wire \ALU_inst|Add1~25 ;
wire \ALU_inst|Add1~26_combout ;
wire \ALU_inst|Add1~82_combout ;
wire \ALU_inst|Mux18~2_combout ;
wire \ALU_inst|Add2~25 ;
wire \ALU_inst|Add2~26_combout ;
wire \ALU_inst|Mux18~3_combout ;
wire \VRAM_inst11|regs~365feeder_combout ;
wire \VRAM_inst11|regs~365_q ;
wire \VRAM_inst11|regs~333_q ;
wire \VRAM_inst11|regs~301feeder_combout ;
wire \VRAM_inst11|regs~301_q ;
wire \VRAM_inst11|regs~269_q ;
wire \VRAM_inst11|regs~724_combout ;
wire \VRAM_inst11|regs~725_combout ;
wire \VRAM_inst11|regs~173feeder_combout ;
wire \VRAM_inst11|regs~173_q ;
wire \VRAM_inst11|regs~237_q ;
wire \VRAM_inst11|regs~205feeder_combout ;
wire \VRAM_inst11|regs~205_q ;
wire \VRAM_inst11|regs~141_q ;
wire \VRAM_inst11|regs~726_combout ;
wire \VRAM_inst11|regs~727_combout ;
wire \VRAM_inst11|regs~912_combout ;
wire \VRAM_inst11|regs~77_q ;
wire \VRAM_inst11|regs~109_q ;
wire \VRAM_inst11|regs~45feeder_combout ;
wire \VRAM_inst11|regs~45_q ;
wire \VRAM_inst11|regs~13_q ;
wire \VRAM_inst11|regs~728_combout ;
wire \VRAM_inst11|regs~729_combout ;
wire \VRAM_inst11|regs~730_combout ;
wire \VRAM_inst11|regs~493_q ;
wire \VRAM_inst11|regs~429_q ;
wire \VRAM_inst11|regs~461feeder_combout ;
wire \VRAM_inst11|regs~461_q ;
wire \VRAM_inst11|regs~397_q ;
wire \VRAM_inst11|regs~731_combout ;
wire \VRAM_inst11|regs~732_combout ;
wire \VRAM_inst11|regs~733_combout ;
wire \MUX_inst8|RES[13]~18_combout ;
wire \RegFile_inst|regs[3][13]~q ;
wire \RegFile_inst|Mux50~2_combout ;
wire \RegFile_inst|Mux50~3_combout ;
wire \RegFile_inst|Mux50~0_combout ;
wire \RegFile_inst|Mux50~1_combout ;
wire \RegFile_inst|Mux50~4_combout ;
wire \MUX_inst6|RES[13]~0_combout ;
wire \ALU_inst|Add1~27 ;
wire \ALU_inst|Add1~28_combout ;
wire \ALU_inst|Add1~81_combout ;
wire \RegFile_inst|regs[4][14]~q ;
wire \RegFile_inst|regs[6][14]~q ;
wire \RegFile_inst|Mux17~2_combout ;
wire \RegFile_inst|regs[5][14]~q ;
wire \RegFile_inst|Mux17~3_combout ;
wire \RegFile_inst|regs[3][14]~q ;
wire \RegFile_inst|regs[2][14]~q ;
wire \RegFile_inst|regs[1][14]~q ;
wire \RegFile_inst|Mux17~0_combout ;
wire \RegFile_inst|Mux17~1_combout ;
wire \RegFile_inst|Mux17~4_combout ;
wire \ALU_inst|Mux17~2_combout ;
wire \ALU_inst|Add2~27 ;
wire \ALU_inst|Add2~28_combout ;
wire \ALU_inst|Mux17~3_combout ;
wire \VRAM_inst11|regs~366feeder_combout ;
wire \VRAM_inst11|regs~366_q ;
wire \VRAM_inst11|regs~110_q ;
wire \VRAM_inst11|regs~721_combout ;
wire \VRAM_inst11|regs~494_q ;
wire \VRAM_inst11|regs~238_q ;
wire \VRAM_inst11|regs~722_combout ;
wire \VRAM_inst11|regs~430feeder_combout ;
wire \VRAM_inst11|regs~430_q ;
wire \VRAM_inst11|regs~174_q ;
wire \VRAM_inst11|regs~302feeder_combout ;
wire \VRAM_inst11|regs~302_q ;
wire \VRAM_inst11|regs~46_q ;
wire \VRAM_inst11|regs~714_combout ;
wire \VRAM_inst11|regs~715_combout ;
wire \VRAM_inst11|regs~270feeder_combout ;
wire \VRAM_inst11|regs~270_q ;
wire \VRAM_inst11|regs~398_q ;
wire \VRAM_inst11|regs~142feeder_combout ;
wire \VRAM_inst11|regs~142_q ;
wire \VRAM_inst11|regs~14_q ;
wire \VRAM_inst11|regs~718_combout ;
wire \VRAM_inst11|regs~719_combout ;
wire \VRAM_inst11|regs~334feeder_combout ;
wire \VRAM_inst11|regs~334_q ;
wire \VRAM_inst11|regs~462_q ;
wire \VRAM_inst11|regs~911_combout ;
wire \VRAM_inst11|regs~78_q ;
wire \VRAM_inst11|regs~206_q ;
wire \VRAM_inst11|regs~716_combout ;
wire \VRAM_inst11|regs~717_combout ;
wire \VRAM_inst11|regs~720_combout ;
wire \VRAM_inst11|regs~723_combout ;
wire \MUX_inst8|RES[14]~17_combout ;
wire \RegFile_inst|regs[7][14]~q ;
wire \RegFile_inst|Mux49~0_combout ;
wire \RegFile_inst|Mux49~1_combout ;
wire \RegFile_inst|Mux49~2_combout ;
wire \RegFile_inst|Mux49~3_combout ;
wire \RegFile_inst|Mux49~4_combout ;
wire \ALU_inst|Add1~29 ;
wire \ALU_inst|Add1~30_combout ;
wire \ALU_inst|Add1~80_combout ;
wire \RegFile_inst|regs[7][15]~q ;
wire \RegFile_inst|regs[4][15]~q ;
wire \RegFile_inst|regs[6][15]~q ;
wire \RegFile_inst|Mux16~2_combout ;
wire \RegFile_inst|Mux16~3_combout ;
wire \RegFile_inst|regs[2][15]~q ;
wire \RegFile_inst|regs[3][15]~q ;
wire \RegFile_inst|regs[1][15]~q ;
wire \RegFile_inst|Mux16~0_combout ;
wire \RegFile_inst|Mux16~1_combout ;
wire \RegFile_inst|Mux16~4_combout ;
wire \ALU_inst|Add2~29 ;
wire \ALU_inst|Add2~30_combout ;
wire \ALU_inst|Mux16~2_combout ;
wire \ALU_inst|Mux16~3_combout ;
wire \VRAM_inst11|regs~239feeder_combout ;
wire \VRAM_inst11|regs~239_q ;
wire \VRAM_inst11|regs~207_q ;
wire \VRAM_inst11|regs~175feeder_combout ;
wire \VRAM_inst11|regs~175_q ;
wire \VRAM_inst11|regs~143_q ;
wire \VRAM_inst11|regs~704_combout ;
wire \VRAM_inst11|regs~705_combout ;
wire \VRAM_inst11|regs~495_q ;
wire \VRAM_inst11|regs~463_q ;
wire \VRAM_inst11|regs~431feeder_combout ;
wire \VRAM_inst11|regs~431_q ;
wire \VRAM_inst11|regs~399_q ;
wire \VRAM_inst11|regs~711_combout ;
wire \VRAM_inst11|regs~712_combout ;
wire \VRAM_inst11|regs~47feeder_combout ;
wire \VRAM_inst11|regs~47_q ;
wire \VRAM_inst11|regs~111_q ;
wire \VRAM_inst11|regs~910_combout ;
wire \VRAM_inst11|regs~79_q ;
wire \VRAM_inst11|regs~15_q ;
wire \VRAM_inst11|regs~708_combout ;
wire \VRAM_inst11|regs~709_combout ;
wire \VRAM_inst11|regs~303feeder_combout ;
wire \VRAM_inst11|regs~303_q ;
wire \VRAM_inst11|regs~367_q ;
wire \VRAM_inst11|regs~335feeder_combout ;
wire \VRAM_inst11|regs~335_q ;
wire \VRAM_inst11|regs~271_q ;
wire \VRAM_inst11|regs~706_combout ;
wire \VRAM_inst11|regs~707_combout ;
wire \VRAM_inst11|regs~710_combout ;
wire \VRAM_inst11|regs~713_combout ;
wire \MUX_inst8|RES[15]~16_combout ;
wire \RegFile_inst|regs[5][15]~q ;
wire \RegFile_inst|Mux48~0_combout ;
wire \RegFile_inst|Mux48~1_combout ;
wire \RegFile_inst|Mux48~2_combout ;
wire \RegFile_inst|Mux48~3_combout ;
wire \RegFile_inst|Mux48~4_combout ;
wire \ALU_inst|Add1~31 ;
wire \ALU_inst|Add1~32_combout ;
wire \ALU_inst|Add1~79_combout ;
wire \ALU_inst|Mux15~2_combout ;
wire \ALU_inst|Add2~31 ;
wire \ALU_inst|Add2~32_combout ;
wire \ALU_inst|Mux15~3_combout ;
wire \VRAM_inst11|regs~496_q ;
wire \VRAM_inst11|regs~368_q ;
wire \VRAM_inst11|regs~240feeder_combout ;
wire \VRAM_inst11|regs~240_q ;
wire \VRAM_inst11|regs~112_q ;
wire \VRAM_inst11|regs~701_combout ;
wire \VRAM_inst11|regs~702_combout ;
wire \VRAM_inst11|regs~464feeder_combout ;
wire \VRAM_inst11|regs~464_q ;
wire \VRAM_inst11|regs~208_q ;
wire \VRAM_inst11|regs~909_combout ;
wire \VRAM_inst11|regs~80_q ;
wire \VRAM_inst11|regs~336_q ;
wire \VRAM_inst11|regs~694_combout ;
wire \VRAM_inst11|regs~695_combout ;
wire \VRAM_inst11|regs~144feeder_combout ;
wire \VRAM_inst11|regs~144_q ;
wire \VRAM_inst11|regs~400_q ;
wire \VRAM_inst11|regs~272feeder_combout ;
wire \VRAM_inst11|regs~272_q ;
wire \VRAM_inst11|regs~16_q ;
wire \VRAM_inst11|regs~698_combout ;
wire \VRAM_inst11|regs~699_combout ;
wire \VRAM_inst11|regs~304feeder_combout ;
wire \VRAM_inst11|regs~304_q ;
wire \VRAM_inst11|regs~432_q ;
wire \VRAM_inst11|regs~176feeder_combout ;
wire \VRAM_inst11|regs~176_q ;
wire \VRAM_inst11|regs~48_q ;
wire \VRAM_inst11|regs~696_combout ;
wire \VRAM_inst11|regs~697_combout ;
wire \VRAM_inst11|regs~700_combout ;
wire \VRAM_inst11|regs~703_combout ;
wire \MUX_inst8|RES[16]~15_combout ;
wire \RegFile_inst|regs[3][16]~q ;
wire \RegFile_inst|Mux47~2_combout ;
wire \RegFile_inst|Mux47~3_combout ;
wire \RegFile_inst|Mux47~0_combout ;
wire \RegFile_inst|Mux47~1_combout ;
wire \RegFile_inst|Mux47~4_combout ;
wire \ALU_inst|Add1~33 ;
wire \ALU_inst|Add1~34_combout ;
wire \ALU_inst|Add1~78_combout ;
wire \ALU_inst|Mux14~2_combout ;
wire \ALU_inst|Add2~33 ;
wire \ALU_inst|Add2~34_combout ;
wire \ALU_inst|Mux14~3_combout ;
wire \VRAM_inst11|regs~209feeder_combout ;
wire \VRAM_inst11|regs~209_q ;
wire \VRAM_inst11|regs~145_q ;
wire \VRAM_inst11|regs~686_combout ;
wire \VRAM_inst11|regs~177feeder_combout ;
wire \VRAM_inst11|regs~177_q ;
wire \VRAM_inst11|regs~241_q ;
wire \VRAM_inst11|regs~687_combout ;
wire \VRAM_inst11|regs~908_combout ;
wire \VRAM_inst11|regs~81_q ;
wire \VRAM_inst11|regs~113_q ;
wire \VRAM_inst11|regs~49feeder_combout ;
wire \VRAM_inst11|regs~49_q ;
wire \VRAM_inst11|regs~17_q ;
wire \VRAM_inst11|regs~688_combout ;
wire \VRAM_inst11|regs~689_combout ;
wire \VRAM_inst11|regs~690_combout ;
wire \VRAM_inst11|regs~497_q ;
wire \VRAM_inst11|regs~433_q ;
wire \VRAM_inst11|regs~465feeder_combout ;
wire \VRAM_inst11|regs~465_q ;
wire \VRAM_inst11|regs~401_q ;
wire \VRAM_inst11|regs~691_combout ;
wire \VRAM_inst11|regs~692_combout ;
wire \VRAM_inst11|regs~369feeder_combout ;
wire \VRAM_inst11|regs~369_q ;
wire \VRAM_inst11|regs~337_q ;
wire \VRAM_inst11|regs~305feeder_combout ;
wire \VRAM_inst11|regs~305_q ;
wire \VRAM_inst11|regs~273_q ;
wire \VRAM_inst11|regs~684_combout ;
wire \VRAM_inst11|regs~685_combout ;
wire \VRAM_inst11|regs~693_combout ;
wire \MUX_inst8|RES[17]~14_combout ;
wire \RegFile_inst|regs[5][17]~q ;
wire \RegFile_inst|Mux46~0_combout ;
wire \RegFile_inst|Mux46~1_combout ;
wire \RegFile_inst|Mux46~2_combout ;
wire \RegFile_inst|Mux46~3_combout ;
wire \RegFile_inst|Mux46~4_combout ;
wire \ALU_inst|Add1~35 ;
wire \ALU_inst|Add1~36_combout ;
wire \ALU_inst|Add1~77_combout ;
wire \ALU_inst|Add2~35 ;
wire \ALU_inst|Add2~36_combout ;
wire \ALU_inst|Mux13~2_combout ;
wire \ALU_inst|Mux13~3_combout ;
wire \VRAM_inst11|regs~498_q ;
wire \VRAM_inst11|regs~242_q ;
wire \VRAM_inst11|regs~370feeder_combout ;
wire \VRAM_inst11|regs~370_q ;
wire \VRAM_inst11|regs~114_q ;
wire \VRAM_inst11|regs~681_combout ;
wire \VRAM_inst11|regs~682_combout ;
wire \VRAM_inst11|regs~434feeder_combout ;
wire \VRAM_inst11|regs~434_q ;
wire \VRAM_inst11|regs~178_q ;
wire \VRAM_inst11|regs~306feeder_combout ;
wire \VRAM_inst11|regs~306_q ;
wire \VRAM_inst11|regs~50_q ;
wire \VRAM_inst11|regs~674_combout ;
wire \VRAM_inst11|regs~675_combout ;
wire \VRAM_inst11|regs~274feeder_combout ;
wire \VRAM_inst11|regs~274_q ;
wire \VRAM_inst11|regs~402_q ;
wire \VRAM_inst11|regs~146feeder_combout ;
wire \VRAM_inst11|regs~146_q ;
wire \VRAM_inst11|regs~18_q ;
wire \VRAM_inst11|regs~678_combout ;
wire \VRAM_inst11|regs~679_combout ;
wire \VRAM_inst11|regs~338feeder_combout ;
wire \VRAM_inst11|regs~338_q ;
wire \VRAM_inst11|regs~466_q ;
wire \VRAM_inst11|regs~907_combout ;
wire \VRAM_inst11|regs~82_q ;
wire \VRAM_inst11|regs~210_q ;
wire \VRAM_inst11|regs~676_combout ;
wire \VRAM_inst11|regs~677_combout ;
wire \VRAM_inst11|regs~680_combout ;
wire \VRAM_inst11|regs~683_combout ;
wire \MUX_inst8|RES[18]~13_combout ;
wire \RegFile_inst|regs[3][18]~q ;
wire \RegFile_inst|Mux45~2_combout ;
wire \RegFile_inst|Mux45~3_combout ;
wire \RegFile_inst|Mux45~0_combout ;
wire \RegFile_inst|Mux45~1_combout ;
wire \RegFile_inst|Mux45~4_combout ;
wire \ALU_inst|Add1~37 ;
wire \ALU_inst|Add1~38_combout ;
wire \ALU_inst|Add1~76_combout ;
wire \ALU_inst|Add2~37 ;
wire \ALU_inst|Add2~38_combout ;
wire \ALU_inst|Mux12~2_combout ;
wire \ALU_inst|Mux12~3_combout ;
wire \VRAM_inst11|regs~243feeder_combout ;
wire \VRAM_inst11|regs~243_q ;
wire \VRAM_inst11|regs~211_q ;
wire \VRAM_inst11|regs~179feeder_combout ;
wire \VRAM_inst11|regs~179_q ;
wire \VRAM_inst11|regs~147_q ;
wire \VRAM_inst11|regs~664_combout ;
wire \VRAM_inst11|regs~665_combout ;
wire \VRAM_inst11|regs~499_q ;
wire \VRAM_inst11|regs~467_q ;
wire \VRAM_inst11|regs~435feeder_combout ;
wire \VRAM_inst11|regs~435_q ;
wire \VRAM_inst11|regs~403_q ;
wire \VRAM_inst11|regs~671_combout ;
wire \VRAM_inst11|regs~672_combout ;
wire \VRAM_inst11|regs~51feeder_combout ;
wire \VRAM_inst11|regs~51_q ;
wire \VRAM_inst11|regs~115_q ;
wire \VRAM_inst11|regs~906_combout ;
wire \VRAM_inst11|regs~83_q ;
wire \VRAM_inst11|regs~19_q ;
wire \VRAM_inst11|regs~668_combout ;
wire \VRAM_inst11|regs~669_combout ;
wire \VRAM_inst11|regs~307feeder_combout ;
wire \VRAM_inst11|regs~307_q ;
wire \VRAM_inst11|regs~371_q ;
wire \VRAM_inst11|regs~339feeder_combout ;
wire \VRAM_inst11|regs~339_q ;
wire \VRAM_inst11|regs~275_q ;
wire \VRAM_inst11|regs~666_combout ;
wire \VRAM_inst11|regs~667_combout ;
wire \VRAM_inst11|regs~670_combout ;
wire \VRAM_inst11|regs~673_combout ;
wire \MUX_inst8|RES[19]~12_combout ;
wire \RegFile_inst|regs[3][19]~q ;
wire \RegFile_inst|Mux44~2_combout ;
wire \RegFile_inst|Mux44~3_combout ;
wire \RegFile_inst|Mux44~0_combout ;
wire \RegFile_inst|Mux44~1_combout ;
wire \RegFile_inst|Mux44~4_combout ;
wire \ALU_inst|Add1~39 ;
wire \ALU_inst|Add1~40_combout ;
wire \ALU_inst|Add1~75_combout ;
wire \RegFile_inst|regs[5][20]~q ;
wire \RegFile_inst|regs[4][20]~q ;
wire \RegFile_inst|regs[6][20]~q ;
wire \RegFile_inst|Mux11~2_combout ;
wire \RegFile_inst|Mux11~3_combout ;
wire \RegFile_inst|regs[2][20]~q ;
wire \RegFile_inst|regs[3][20]~q ;
wire \RegFile_inst|regs[1][20]~q ;
wire \RegFile_inst|Mux11~0_combout ;
wire \RegFile_inst|Mux11~1_combout ;
wire \RegFile_inst|Mux11~4_combout ;
wire \ALU_inst|Mux11~2_combout ;
wire \ALU_inst|Add2~39 ;
wire \ALU_inst|Add2~40_combout ;
wire \ALU_inst|Mux11~3_combout ;
wire \VRAM_inst11|regs~500_q ;
wire \VRAM_inst11|regs~372_q ;
wire \VRAM_inst11|regs~244feeder_combout ;
wire \VRAM_inst11|regs~244_q ;
wire \VRAM_inst11|regs~116_q ;
wire \VRAM_inst11|regs~661_combout ;
wire \VRAM_inst11|regs~662_combout ;
wire \VRAM_inst11|regs~468feeder_combout ;
wire \VRAM_inst11|regs~468_q ;
wire \VRAM_inst11|regs~212_q ;
wire \VRAM_inst11|regs~905_combout ;
wire \VRAM_inst11|regs~84_q ;
wire \VRAM_inst11|regs~340_q ;
wire \VRAM_inst11|regs~654_combout ;
wire \VRAM_inst11|regs~655_combout ;
wire \VRAM_inst11|regs~308feeder_combout ;
wire \VRAM_inst11|regs~308_q ;
wire \VRAM_inst11|regs~436_q ;
wire \VRAM_inst11|regs~180feeder_combout ;
wire \VRAM_inst11|regs~180_q ;
wire \VRAM_inst11|regs~52_q ;
wire \VRAM_inst11|regs~656_combout ;
wire \VRAM_inst11|regs~657_combout ;
wire \VRAM_inst11|regs~148feeder_combout ;
wire \VRAM_inst11|regs~148_q ;
wire \VRAM_inst11|regs~404_q ;
wire \VRAM_inst11|regs~276feeder_combout ;
wire \VRAM_inst11|regs~276_q ;
wire \VRAM_inst11|regs~20_q ;
wire \VRAM_inst11|regs~658_combout ;
wire \VRAM_inst11|regs~659_combout ;
wire \VRAM_inst11|regs~660_combout ;
wire \VRAM_inst11|regs~663_combout ;
wire \MUX_inst8|RES[20]~11_combout ;
wire \RegFile_inst|regs[7][20]~q ;
wire \RegFile_inst|Mux43~0_combout ;
wire \RegFile_inst|Mux43~1_combout ;
wire \RegFile_inst|Mux43~2_combout ;
wire \RegFile_inst|Mux43~3_combout ;
wire \RegFile_inst|Mux43~4_combout ;
wire \ALU_inst|Add1~41 ;
wire \ALU_inst|Add1~42_combout ;
wire \ALU_inst|Add1~74_combout ;
wire \ALU_inst|Mux10~2_combout ;
wire \ALU_inst|Add2~41 ;
wire \ALU_inst|Add2~42_combout ;
wire \ALU_inst|Mux10~3_combout ;
wire \VRAM_inst11|regs~373feeder_combout ;
wire \VRAM_inst11|regs~373_q ;
wire \VRAM_inst11|regs~341_q ;
wire \VRAM_inst11|regs~277_q ;
wire \VRAM_inst11|regs~309feeder_combout ;
wire \VRAM_inst11|regs~309_q ;
wire \VRAM_inst11|regs~644_combout ;
wire \VRAM_inst11|regs~645_combout ;
wire \VRAM_inst11|regs~181feeder_combout ;
wire \VRAM_inst11|regs~181_q ;
wire \VRAM_inst11|regs~245_q ;
wire \VRAM_inst11|regs~213feeder_combout ;
wire \VRAM_inst11|regs~213_q ;
wire \VRAM_inst11|regs~149_q ;
wire \VRAM_inst11|regs~646_combout ;
wire \VRAM_inst11|regs~647_combout ;
wire \VRAM_inst11|regs~904_combout ;
wire \VRAM_inst11|regs~85_q ;
wire \VRAM_inst11|regs~117_q ;
wire \VRAM_inst11|regs~53feeder_combout ;
wire \VRAM_inst11|regs~53_q ;
wire \VRAM_inst11|regs~21_q ;
wire \VRAM_inst11|regs~648_combout ;
wire \VRAM_inst11|regs~649_combout ;
wire \VRAM_inst11|regs~650_combout ;
wire \VRAM_inst11|regs~501_q ;
wire \VRAM_inst11|regs~437_q ;
wire \VRAM_inst11|regs~469feeder_combout ;
wire \VRAM_inst11|regs~469_q ;
wire \VRAM_inst11|regs~405_q ;
wire \VRAM_inst11|regs~651_combout ;
wire \VRAM_inst11|regs~652_combout ;
wire \VRAM_inst11|regs~653_combout ;
wire \MUX_inst8|RES[21]~10_combout ;
wire \RegFile_inst|regs[5][21]~q ;
wire \RegFile_inst|Mux42~0_combout ;
wire \RegFile_inst|Mux42~1_combout ;
wire \RegFile_inst|Mux42~2_combout ;
wire \RegFile_inst|Mux42~3_combout ;
wire \RegFile_inst|Mux42~4_combout ;
wire \ALU_inst|Add1~43 ;
wire \ALU_inst|Add1~44_combout ;
wire \ALU_inst|Add1~73_combout ;
wire \ALU_inst|Add2~43 ;
wire \ALU_inst|Add2~44_combout ;
wire \ALU_inst|Mux9~2_combout ;
wire \ALU_inst|Mux9~3_combout ;
wire \VRAM_inst11|regs~438feeder_combout ;
wire \VRAM_inst11|regs~438_q ;
wire \VRAM_inst11|regs~182_q ;
wire \VRAM_inst11|regs~310feeder_combout ;
wire \VRAM_inst11|regs~310_q ;
wire \VRAM_inst11|regs~54_q ;
wire \VRAM_inst11|regs~634_combout ;
wire \VRAM_inst11|regs~635_combout ;
wire \VRAM_inst11|regs~502_q ;
wire \VRAM_inst11|regs~246_q ;
wire \VRAM_inst11|regs~374feeder_combout ;
wire \VRAM_inst11|regs~374_q ;
wire \VRAM_inst11|regs~118_q ;
wire \VRAM_inst11|regs~641_combout ;
wire \VRAM_inst11|regs~642_combout ;
wire \VRAM_inst11|regs~342feeder_combout ;
wire \VRAM_inst11|regs~342_q ;
wire \VRAM_inst11|regs~470_q ;
wire \VRAM_inst11|regs~903_combout ;
wire \VRAM_inst11|regs~86_q ;
wire \VRAM_inst11|regs~214_q ;
wire \VRAM_inst11|regs~636_combout ;
wire \VRAM_inst11|regs~637_combout ;
wire \VRAM_inst11|regs~278feeder_combout ;
wire \VRAM_inst11|regs~278_q ;
wire \VRAM_inst11|regs~406_q ;
wire \VRAM_inst11|regs~150feeder_combout ;
wire \VRAM_inst11|regs~150_q ;
wire \VRAM_inst11|regs~22_q ;
wire \VRAM_inst11|regs~638_combout ;
wire \VRAM_inst11|regs~639_combout ;
wire \VRAM_inst11|regs~640_combout ;
wire \VRAM_inst11|regs~643_combout ;
wire \MUX_inst8|RES[22]~9_combout ;
wire \RegFile_inst|regs[3][22]~q ;
wire \RegFile_inst|Mux41~2_combout ;
wire \RegFile_inst|Mux41~3_combout ;
wire \RegFile_inst|Mux41~0_combout ;
wire \RegFile_inst|Mux41~1_combout ;
wire \RegFile_inst|Mux41~4_combout ;
wire \ALU_inst|Add1~45 ;
wire \ALU_inst|Add1~46_combout ;
wire \ALU_inst|Add1~72_combout ;
wire \RegFile_inst|regs[2][23]~q ;
wire \RegFile_inst|regs[1][23]~q ;
wire \RegFile_inst|Mux8~0_combout ;
wire \RegFile_inst|Mux8~1_combout ;
wire \RegFile_inst|regs[7][23]~q ;
wire \RegFile_inst|regs[5][23]~q ;
wire \RegFile_inst|regs[4][23]~q ;
wire \RegFile_inst|regs[6][23]~q ;
wire \RegFile_inst|Mux8~2_combout ;
wire \RegFile_inst|Mux8~3_combout ;
wire \RegFile_inst|Mux8~4_combout ;
wire \ALU_inst|Mux8~2_combout ;
wire \ALU_inst|Add2~45 ;
wire \ALU_inst|Add2~46_combout ;
wire \ALU_inst|Mux8~3_combout ;
wire \VRAM_inst11|regs~503_q ;
wire \VRAM_inst11|regs~471_q ;
wire \VRAM_inst11|regs~439feeder_combout ;
wire \VRAM_inst11|regs~439_q ;
wire \VRAM_inst11|regs~407_q ;
wire \VRAM_inst11|regs~631_combout ;
wire \VRAM_inst11|regs~632_combout ;
wire \VRAM_inst11|regs~247feeder_combout ;
wire \VRAM_inst11|regs~247_q ;
wire \VRAM_inst11|regs~215_q ;
wire \VRAM_inst11|regs~183feeder_combout ;
wire \VRAM_inst11|regs~183_q ;
wire \VRAM_inst11|regs~151_q ;
wire \VRAM_inst11|regs~624_combout ;
wire \VRAM_inst11|regs~625_combout ;
wire \VRAM_inst11|regs~311feeder_combout ;
wire \VRAM_inst11|regs~311_q ;
wire \VRAM_inst11|regs~375_q ;
wire \VRAM_inst11|regs~343feeder_combout ;
wire \VRAM_inst11|regs~343_q ;
wire \VRAM_inst11|regs~279_q ;
wire \VRAM_inst11|regs~626_combout ;
wire \VRAM_inst11|regs~627_combout ;
wire \VRAM_inst11|regs~55feeder_combout ;
wire \VRAM_inst11|regs~55_q ;
wire \VRAM_inst11|regs~119_q ;
wire \VRAM_inst11|regs~902_combout ;
wire \VRAM_inst11|regs~87_q ;
wire \VRAM_inst11|regs~23_q ;
wire \VRAM_inst11|regs~628_combout ;
wire \VRAM_inst11|regs~629_combout ;
wire \VRAM_inst11|regs~630_combout ;
wire \VRAM_inst11|regs~633_combout ;
wire \MUX_inst8|RES[23]~8_combout ;
wire \RegFile_inst|regs[3][23]~q ;
wire \RegFile_inst|Mux40~2_combout ;
wire \RegFile_inst|Mux40~3_combout ;
wire \RegFile_inst|Mux40~0_combout ;
wire \RegFile_inst|Mux40~1_combout ;
wire \RegFile_inst|Mux40~4_combout ;
wire \ALU_inst|Add1~47 ;
wire \ALU_inst|Add1~48_combout ;
wire \ALU_inst|Add1~71_combout ;
wire \RegFile_inst|regs[2][24]~q ;
wire \RegFile_inst|regs[1][24]~q ;
wire \RegFile_inst|Mux7~0_combout ;
wire \RegFile_inst|Mux7~1_combout ;
wire \RegFile_inst|regs[5][24]~q ;
wire \RegFile_inst|regs[7][24]~q ;
wire \RegFile_inst|regs[4][24]~q ;
wire \RegFile_inst|regs[6][24]~q ;
wire \RegFile_inst|Mux7~2_combout ;
wire \RegFile_inst|Mux7~3_combout ;
wire \RegFile_inst|Mux7~4_combout ;
wire \ALU_inst|Mux7~2_combout ;
wire \ALU_inst|Add2~47 ;
wire \ALU_inst|Add2~48_combout ;
wire \ALU_inst|Mux7~3_combout ;
wire \MUX_inst8|RES[24]~7_combout ;
wire \RegFile_inst|regs[3][24]~q ;
wire \RegFile_inst|Mux39~2_combout ;
wire \RegFile_inst|Mux39~3_combout ;
wire \RegFile_inst|Mux39~0_combout ;
wire \RegFile_inst|Mux39~1_combout ;
wire \RegFile_inst|Mux39~4_combout ;
wire \ALU_inst|Add1~49 ;
wire \ALU_inst|Add1~50_combout ;
wire \ALU_inst|Add1~70_combout ;
wire \ALU_inst|Mux6~2_combout ;
wire \ALU_inst|Add2~49 ;
wire \ALU_inst|Add2~50_combout ;
wire \ALU_inst|Mux6~3_combout ;
wire \VRAM_inst11|regs~505_q ;
wire \VRAM_inst11|regs~441_q ;
wire \VRAM_inst11|regs~473feeder_combout ;
wire \VRAM_inst11|regs~473_q ;
wire \VRAM_inst11|regs~409_q ;
wire \VRAM_inst11|regs~611_combout ;
wire \VRAM_inst11|regs~612_combout ;
wire \VRAM_inst11|regs~377feeder_combout ;
wire \VRAM_inst11|regs~377_q ;
wire \VRAM_inst11|regs~345_q ;
wire \VRAM_inst11|regs~313feeder_combout ;
wire \VRAM_inst11|regs~313_q ;
wire \VRAM_inst11|regs~281_q ;
wire \VRAM_inst11|regs~604_combout ;
wire \VRAM_inst11|regs~605_combout ;
wire \VRAM_inst11|regs~185feeder_combout ;
wire \VRAM_inst11|regs~185_q ;
wire \VRAM_inst11|regs~249_q ;
wire \VRAM_inst11|regs~217feeder_combout ;
wire \VRAM_inst11|regs~217_q ;
wire \VRAM_inst11|regs~153_q ;
wire \VRAM_inst11|regs~606_combout ;
wire \VRAM_inst11|regs~607_combout ;
wire \VRAM_inst11|regs~900_combout ;
wire \VRAM_inst11|regs~89_q ;
wire \VRAM_inst11|regs~121_q ;
wire \VRAM_inst11|regs~57feeder_combout ;
wire \VRAM_inst11|regs~57_q ;
wire \VRAM_inst11|regs~25_q ;
wire \VRAM_inst11|regs~608_combout ;
wire \VRAM_inst11|regs~609_combout ;
wire \VRAM_inst11|regs~610_combout ;
wire \VRAM_inst11|regs~613_combout ;
wire \MUX_inst8|RES[25]~6_combout ;
wire \RegFile_inst|regs[3][25]~q ;
wire \RegFile_inst|Mux38~2_combout ;
wire \RegFile_inst|Mux38~3_combout ;
wire \RegFile_inst|Mux38~0_combout ;
wire \RegFile_inst|Mux38~1_combout ;
wire \RegFile_inst|Mux38~4_combout ;
wire \ALU_inst|Add1~51 ;
wire \ALU_inst|Add1~52_combout ;
wire \ALU_inst|Add1~69_combout ;
wire \ALU_inst|Mux5~2_combout ;
wire \ALU_inst|Add2~51 ;
wire \ALU_inst|Add2~52_combout ;
wire \ALU_inst|Mux5~3_combout ;
wire \MUX_inst8|RES[26]~5_combout ;
wire \RegFile_inst|regs[7][26]~q ;
wire \RegFile_inst|Mux37~0_combout ;
wire \RegFile_inst|Mux37~1_combout ;
wire \RegFile_inst|Mux37~2_combout ;
wire \RegFile_inst|Mux37~3_combout ;
wire \RegFile_inst|Mux37~4_combout ;
wire \ALU_inst|Add1~53 ;
wire \ALU_inst|Add1~54_combout ;
wire \ALU_inst|Add1~68_combout ;
wire \ALU_inst|Mux4~2_combout ;
wire \ALU_inst|Add2~53 ;
wire \ALU_inst|Add2~54_combout ;
wire \ALU_inst|Mux4~3_combout ;
wire \VRAM_inst11|regs~507_q ;
wire \VRAM_inst11|regs~251_q ;
wire \VRAM_inst11|regs~379feeder_combout ;
wire \VRAM_inst11|regs~379_q ;
wire \VRAM_inst11|regs~123_q ;
wire \VRAM_inst11|regs~591_combout ;
wire \VRAM_inst11|regs~592_combout ;
wire \VRAM_inst11|regs~475feeder_combout ;
wire \VRAM_inst11|regs~475_q ;
wire \VRAM_inst11|regs~347_q ;
wire \VRAM_inst11|regs~898_combout ;
wire \VRAM_inst11|regs~91_q ;
wire \VRAM_inst11|regs~219_q ;
wire \VRAM_inst11|regs~584_combout ;
wire \VRAM_inst11|regs~585_combout ;
wire \VRAM_inst11|regs~283feeder_combout ;
wire \VRAM_inst11|regs~283_q ;
wire \VRAM_inst11|regs~411_q ;
wire \VRAM_inst11|regs~155feeder_combout ;
wire \VRAM_inst11|regs~155_q ;
wire \VRAM_inst11|regs~27_q ;
wire \VRAM_inst11|regs~588_combout ;
wire \VRAM_inst11|regs~589_combout ;
wire \VRAM_inst11|regs~187feeder_combout ;
wire \VRAM_inst11|regs~187_q ;
wire \VRAM_inst11|regs~443_q ;
wire \VRAM_inst11|regs~315feeder_combout ;
wire \VRAM_inst11|regs~315_q ;
wire \VRAM_inst11|regs~59_q ;
wire \VRAM_inst11|regs~586_combout ;
wire \VRAM_inst11|regs~587_combout ;
wire \VRAM_inst11|regs~590_combout ;
wire \VRAM_inst11|regs~593_combout ;
wire \MUX_inst8|RES[27]~4_combout ;
wire \RegFile_inst|regs[3][27]~q ;
wire \RegFile_inst|Mux36~2_combout ;
wire \RegFile_inst|Mux36~3_combout ;
wire \RegFile_inst|Mux36~0_combout ;
wire \RegFile_inst|Mux36~1_combout ;
wire \RegFile_inst|Mux36~4_combout ;
wire \ALU_inst|Add1~55 ;
wire \ALU_inst|Add1~56_combout ;
wire \ALU_inst|Add1~67_combout ;
wire \ALU_inst|Mux3~2_combout ;
wire \ALU_inst|Add2~55 ;
wire \ALU_inst|Add2~56_combout ;
wire \ALU_inst|Mux3~3_combout ;
wire \VRAM_inst11|regs~508_q ;
wire \VRAM_inst11|regs~380feeder_combout ;
wire \VRAM_inst11|regs~380_q ;
wire \VRAM_inst11|regs~124_q ;
wire \VRAM_inst11|regs~581_combout ;
wire \VRAM_inst11|regs~252_q ;
wire \VRAM_inst11|regs~582_combout ;
wire \VRAM_inst11|regs~444feeder_combout ;
wire \VRAM_inst11|regs~444_q ;
wire \VRAM_inst11|regs~188_q ;
wire \VRAM_inst11|regs~316feeder_combout ;
wire \VRAM_inst11|regs~316_q ;
wire \VRAM_inst11|regs~60_q ;
wire \VRAM_inst11|regs~574_combout ;
wire \VRAM_inst11|regs~575_combout ;
wire \VRAM_inst11|regs~284feeder_combout ;
wire \VRAM_inst11|regs~284_q ;
wire \VRAM_inst11|regs~412_q ;
wire \VRAM_inst11|regs~156feeder_combout ;
wire \VRAM_inst11|regs~156_q ;
wire \VRAM_inst11|regs~28_q ;
wire \VRAM_inst11|regs~578_combout ;
wire \VRAM_inst11|regs~579_combout ;
wire \VRAM_inst11|regs~348feeder_combout ;
wire \VRAM_inst11|regs~348_q ;
wire \VRAM_inst11|regs~476_q ;
wire \VRAM_inst11|regs~897_combout ;
wire \VRAM_inst11|regs~92_q ;
wire \VRAM_inst11|regs~220_q ;
wire \VRAM_inst11|regs~576_combout ;
wire \VRAM_inst11|regs~577_combout ;
wire \VRAM_inst11|regs~580_combout ;
wire \VRAM_inst11|regs~583_combout ;
wire \MUX_inst8|RES[28]~3_combout ;
wire \RegFile_inst|regs[7][28]~q ;
wire \RegFile_inst|Mux35~0_combout ;
wire \RegFile_inst|Mux35~1_combout ;
wire \RegFile_inst|Mux35~2_combout ;
wire \RegFile_inst|Mux35~3_combout ;
wire \RegFile_inst|Mux35~4_combout ;
wire \ALU_inst|Add1~57 ;
wire \ALU_inst|Add1~58_combout ;
wire \ALU_inst|Add1~66_combout ;
wire \RegFile_inst|regs[2][29]~q ;
wire \RegFile_inst|regs[1][29]~q ;
wire \RegFile_inst|Mux2~0_combout ;
wire \RegFile_inst|regs[3][29]~q ;
wire \RegFile_inst|Mux2~1_combout ;
wire \RegFile_inst|regs[4][29]~q ;
wire \RegFile_inst|regs[6][29]~q ;
wire \RegFile_inst|Mux2~2_combout ;
wire \RegFile_inst|regs[7][29]~q ;
wire \RegFile_inst|Mux2~3_combout ;
wire \RegFile_inst|Mux2~4_combout ;
wire \ALU_inst|Mux2~2_combout ;
wire \ALU_inst|Add2~57 ;
wire \ALU_inst|Add2~58_combout ;
wire \ALU_inst|Mux2~3_combout ;
wire \VRAM_inst11|regs~509_q ;
wire \VRAM_inst11|regs~253_q ;
wire \VRAM_inst11|regs~381feeder_combout ;
wire \VRAM_inst11|regs~381_q ;
wire \VRAM_inst11|regs~125_q ;
wire \VRAM_inst11|regs~571_combout ;
wire \VRAM_inst11|regs~572_combout ;
wire \VRAM_inst11|regs~477feeder_combout ;
wire \VRAM_inst11|regs~477_q ;
wire \VRAM_inst11|regs~349_q ;
wire \VRAM_inst11|regs~896_combout ;
wire \VRAM_inst11|regs~93_q ;
wire \VRAM_inst11|regs~221_q ;
wire \VRAM_inst11|regs~564_combout ;
wire \VRAM_inst11|regs~565_combout ;
wire \VRAM_inst11|regs~285feeder_combout ;
wire \VRAM_inst11|regs~285_q ;
wire \VRAM_inst11|regs~413_q ;
wire \VRAM_inst11|regs~157feeder_combout ;
wire \VRAM_inst11|regs~157_q ;
wire \VRAM_inst11|regs~29_q ;
wire \VRAM_inst11|regs~568_combout ;
wire \VRAM_inst11|regs~569_combout ;
wire \VRAM_inst11|regs~189feeder_combout ;
wire \VRAM_inst11|regs~189_q ;
wire \VRAM_inst11|regs~445_q ;
wire \VRAM_inst11|regs~317feeder_combout ;
wire \VRAM_inst11|regs~317_q ;
wire \VRAM_inst11|regs~61_q ;
wire \VRAM_inst11|regs~566_combout ;
wire \VRAM_inst11|regs~567_combout ;
wire \VRAM_inst11|regs~570_combout ;
wire \VRAM_inst11|regs~573_combout ;
wire \MUX_inst8|RES[29]~2_combout ;
wire \RegFile_inst|regs[5][29]~q ;
wire \RegFile_inst|Mux34~0_combout ;
wire \RegFile_inst|Mux34~1_combout ;
wire \RegFile_inst|Mux34~2_combout ;
wire \RegFile_inst|Mux34~3_combout ;
wire \RegFile_inst|Mux34~4_combout ;
wire \ALU_inst|Add1~59 ;
wire \ALU_inst|Add1~60_combout ;
wire \ALU_inst|Add1~65_combout ;
wire \ALU_inst|Mux1~2_combout ;
wire \ALU_inst|Add2~59 ;
wire \ALU_inst|Add2~60_combout ;
wire \ALU_inst|Mux1~3_combout ;
wire \MUX_inst8|RES[30]~1_combout ;
wire \RegFile_inst|regs[4][30]~q ;
wire \RegFile_inst|Mux33~0_combout ;
wire \RegFile_inst|Mux33~1_combout ;
wire \RegFile_inst|Mux33~2_combout ;
wire \RegFile_inst|Mux33~3_combout ;
wire \RegFile_inst|Mux33~4_combout ;
wire \ALU_inst|Add1~61 ;
wire \ALU_inst|Add1~62_combout ;
wire \ALU_inst|Add1~64_combout ;
wire \RegFile_inst|Mux0~2_combout ;
wire \RegFile_inst|Mux0~3_combout ;
wire \RegFile_inst|Mux0~0_combout ;
wire \RegFile_inst|Mux0~1_combout ;
wire \RegFile_inst|Mux0~4_combout ;
wire \ALU_inst|Add2~61 ;
wire \ALU_inst|Add2~62_combout ;
wire \ALU_inst|Mux31~0_combout ;
wire \ALU_inst|Mux31~3_combout ;
wire \VRAM_inst11|regs~877_combout ;
wire \VRAM_inst11|regs~892_combout ;
wire \VRAM_inst11|regs~353_q ;
wire \VRAM_inst11|regs~321_q ;
wire \VRAM_inst11|regs~289feeder_combout ;
wire \VRAM_inst11|regs~289_q ;
wire \VRAM_inst11|regs~257_q ;
wire \VRAM_inst11|regs~844_combout ;
wire \VRAM_inst11|regs~845_combout ;
wire \VRAM_inst11|regs~481_q ;
wire \VRAM_inst11|regs~417_q ;
wire \VRAM_inst11|regs~449feeder_combout ;
wire \VRAM_inst11|regs~449_q ;
wire \VRAM_inst11|regs~385_q ;
wire \VRAM_inst11|regs~851_combout ;
wire \VRAM_inst11|regs~852_combout ;
wire \VRAM_inst11|regs~33feeder_combout ;
wire \VRAM_inst11|regs~33_q ;
wire \VRAM_inst11|regs~1_q ;
wire \VRAM_inst11|regs~848_combout ;
wire \VRAM_inst11|regs~925_combout ;
wire \VRAM_inst11|regs~65_q ;
wire \VRAM_inst11|regs~97_q ;
wire \VRAM_inst11|regs~849_combout ;
wire \VRAM_inst11|regs~161feeder_combout ;
wire \VRAM_inst11|regs~161_q ;
wire \VRAM_inst11|regs~225_q ;
wire \VRAM_inst11|regs~193feeder_combout ;
wire \VRAM_inst11|regs~193_q ;
wire \VRAM_inst11|regs~129_q ;
wire \VRAM_inst11|regs~846_combout ;
wire \VRAM_inst11|regs~847_combout ;
wire \VRAM_inst11|regs~850_combout ;
wire \VRAM_inst11|regs~853_combout ;
wire \MUX_inst8|RES[1]~30_combout ;
wire \RegFile_inst|regs[3][1]~q ;
wire \RegFile_inst|Mux62~2_combout ;
wire \RegFile_inst|Mux62~3_combout ;
wire \RegFile_inst|Mux62~0_combout ;
wire \RegFile_inst|Mux62~1_combout ;
wire \RegFile_inst|Mux62~4_combout ;
wire \MUX_inst6|RES[1]~6_combout ;
wire \ALU_inst|Add1~2_combout ;
wire \ALU_inst|Add1~94_combout ;
wire \ALU_inst|Add2~2_combout ;
wire \ALU_inst|Mux30~2_combout ;
wire \ALU_inst|Mux30~3_combout ;
wire \VRAM_inst11|regs~880_combout ;
wire \VRAM_inst11|regs~879_combout ;
wire \VRAM_inst11|regs~482_q ;
wire \VRAM_inst11|regs~226_q ;
wire \VRAM_inst11|regs~354feeder_combout ;
wire \VRAM_inst11|regs~354_q ;
wire \VRAM_inst11|regs~98_q ;
wire \VRAM_inst11|regs~841_combout ;
wire \VRAM_inst11|regs~842_combout ;
wire \VRAM_inst11|regs~418feeder_combout ;
wire \VRAM_inst11|regs~418_q ;
wire \VRAM_inst11|regs~162_q ;
wire \VRAM_inst11|regs~923_combout ;
wire \VRAM_inst11|regs~34_q ;
wire \VRAM_inst11|regs~290_q ;
wire \VRAM_inst11|regs~834_combout ;
wire \VRAM_inst11|regs~835_combout ;
wire \VRAM_inst11|regs~322feeder_combout ;
wire \VRAM_inst11|regs~322_q ;
wire \VRAM_inst11|regs~450_q ;
wire \VRAM_inst11|regs~924_combout ;
wire \VRAM_inst11|regs~66_q ;
wire \VRAM_inst11|regs~194_q ;
wire \VRAM_inst11|regs~836_combout ;
wire \VRAM_inst11|regs~837_combout ;
wire \VRAM_inst11|regs~258feeder_combout ;
wire \VRAM_inst11|regs~258_q ;
wire \VRAM_inst11|regs~386_q ;
wire \VRAM_inst11|regs~130feeder_combout ;
wire \VRAM_inst11|regs~130_q ;
wire \VRAM_inst11|regs~2_q ;
wire \VRAM_inst11|regs~838_combout ;
wire \VRAM_inst11|regs~839_combout ;
wire \VRAM_inst11|regs~840_combout ;
wire \VRAM_inst11|regs~843_combout ;
wire \MUX_inst8|RES[2]~29_combout ;
wire \RegFile_inst|regs[3][2]~q ;
wire \RegFile_inst|Mux29~0_combout ;
wire \RegFile_inst|Mux29~1_combout ;
wire \RegFile_inst|Mux29~2_combout ;
wire \RegFile_inst|Mux29~3_combout ;
wire \RegFile_inst|Mux29~4_combout ;
wire \ALU_inst|Mux29~2_combout ;
wire \ALU_inst|Add2~4_combout ;
wire \ALU_inst|Mux29~3_combout ;
wire \VRAM_inst11|regs~876_combout ;
wire \VRAM_inst11|regs~891_combout ;
wire \VRAM_inst11|regs~227_q ;
wire \VRAM_inst11|regs~195_q ;
wire \VRAM_inst11|regs~163feeder_combout ;
wire \VRAM_inst11|regs~163_q ;
wire \VRAM_inst11|regs~131_q ;
wire \VRAM_inst11|regs~824_combout ;
wire \VRAM_inst11|regs~825_combout ;
wire \VRAM_inst11|regs~35feeder_combout ;
wire \VRAM_inst11|regs~35_q ;
wire \VRAM_inst11|regs~99_q ;
wire \VRAM_inst11|regs~922_combout ;
wire \VRAM_inst11|regs~67_q ;
wire \VRAM_inst11|regs~3_q ;
wire \VRAM_inst11|regs~828_combout ;
wire \VRAM_inst11|regs~829_combout ;
wire \VRAM_inst11|regs~291feeder_combout ;
wire \VRAM_inst11|regs~291_q ;
wire \VRAM_inst11|regs~355_q ;
wire \VRAM_inst11|regs~323feeder_combout ;
wire \VRAM_inst11|regs~323_q ;
wire \VRAM_inst11|regs~259_q ;
wire \VRAM_inst11|regs~826_combout ;
wire \VRAM_inst11|regs~827_combout ;
wire \VRAM_inst11|regs~830_combout ;
wire \VRAM_inst11|regs~483_q ;
wire \VRAM_inst11|regs~451_q ;
wire \VRAM_inst11|regs~419feeder_combout ;
wire \VRAM_inst11|regs~419_q ;
wire \VRAM_inst11|regs~387_q ;
wire \VRAM_inst11|regs~831_combout ;
wire \VRAM_inst11|regs~832_combout ;
wire \VRAM_inst11|regs~833_combout ;
wire \MUX_inst8|RES[3]~28_combout ;
wire \RegFile_inst|regs[3][3]~q ;
wire \RegFile_inst|Mux60~2_combout ;
wire \RegFile_inst|Mux60~3_combout ;
wire \RegFile_inst|Mux60~0_combout ;
wire \RegFile_inst|Mux60~1_combout ;
wire \RegFile_inst|Mux60~4_combout ;
wire \MUX_inst6|RES[3]~4_combout ;
wire \ALU_inst|Add1~6_combout ;
wire \ALU_inst|Add1~92_combout ;
wire \ALU_inst|Add2~6_combout ;
wire \ALU_inst|Mux28~2_combout ;
wire \ALU_inst|Mux28~3_combout ;
wire \VRAM_inst11|regs~357feeder_combout ;
wire \VRAM_inst11|regs~357_q ;
wire \VRAM_inst11|regs~325_q ;
wire \VRAM_inst11|regs~261_q ;
wire \VRAM_inst11|regs~293feeder_combout ;
wire \VRAM_inst11|regs~293_q ;
wire \VRAM_inst11|regs~804_combout ;
wire \VRAM_inst11|regs~805_combout ;
wire \VRAM_inst11|regs~920_combout ;
wire \VRAM_inst11|regs~69_q ;
wire \VRAM_inst11|regs~101_q ;
wire \VRAM_inst11|regs~37feeder_combout ;
wire \VRAM_inst11|regs~37_q ;
wire \VRAM_inst11|regs~5_q ;
wire \VRAM_inst11|regs~808_combout ;
wire \VRAM_inst11|regs~809_combout ;
wire \VRAM_inst11|regs~165feeder_combout ;
wire \VRAM_inst11|regs~165_q ;
wire \VRAM_inst11|regs~229_q ;
wire \VRAM_inst11|regs~197feeder_combout ;
wire \VRAM_inst11|regs~197_q ;
wire \VRAM_inst11|regs~133_q ;
wire \VRAM_inst11|regs~806_combout ;
wire \VRAM_inst11|regs~807_combout ;
wire \VRAM_inst11|regs~810_combout ;
wire \VRAM_inst11|regs~485_q ;
wire \VRAM_inst11|regs~421_q ;
wire \VRAM_inst11|regs~453feeder_combout ;
wire \VRAM_inst11|regs~453_q ;
wire \VRAM_inst11|regs~389_q ;
wire \VRAM_inst11|regs~811_combout ;
wire \VRAM_inst11|regs~812_combout ;
wire \VRAM_inst11|regs~813_combout ;
wire \MUX_inst8|RES[5]~26_combout ;
wire \RegFile_inst|regs[7][5]~q ;
wire \RegFile_inst|Mux26~2_combout ;
wire \RegFile_inst|Mux26~3_combout ;
wire \RegFile_inst|Mux26~0_combout ;
wire \RegFile_inst|Mux26~1_combout ;
wire \RegFile_inst|Mux26~4_combout ;
wire \ALU_inst|Mux26~2_combout ;
wire \ALU_inst|Add2~10_combout ;
wire \ALU_inst|Mux26~3_combout ;
wire \VRAM_inst11|regs~484_q ;
wire \VRAM_inst11|regs~356_q ;
wire \VRAM_inst11|regs~100_q ;
wire \VRAM_inst11|regs~228feeder_combout ;
wire \VRAM_inst11|regs~228_q ;
wire \VRAM_inst11|regs~821_combout ;
wire \VRAM_inst11|regs~822_combout ;
wire \VRAM_inst11|regs~452feeder_combout ;
wire \VRAM_inst11|regs~452_q ;
wire \VRAM_inst11|regs~196_q ;
wire \VRAM_inst11|regs~921_combout ;
wire \VRAM_inst11|regs~68_q ;
wire \VRAM_inst11|regs~324_q ;
wire \VRAM_inst11|regs~814_combout ;
wire \VRAM_inst11|regs~815_combout ;
wire \VRAM_inst11|regs~132feeder_combout ;
wire \VRAM_inst11|regs~132_q ;
wire \VRAM_inst11|regs~388_q ;
wire \VRAM_inst11|regs~260feeder_combout ;
wire \VRAM_inst11|regs~260_q ;
wire \VRAM_inst11|regs~4_q ;
wire \VRAM_inst11|regs~818_combout ;
wire \VRAM_inst11|regs~819_combout ;
wire \VRAM_inst11|regs~292feeder_combout ;
wire \VRAM_inst11|regs~292_q ;
wire \VRAM_inst11|regs~420_q ;
wire \VRAM_inst11|regs~164feeder_combout ;
wire \VRAM_inst11|regs~164_q ;
wire \VRAM_inst11|regs~36_q ;
wire \VRAM_inst11|regs~816_combout ;
wire \VRAM_inst11|regs~817_combout ;
wire \VRAM_inst11|regs~820_combout ;
wire \VRAM_inst11|regs~823_combout ;
wire \MUX_inst8|RES[4]~27_combout ;
wire \RegFile_inst|regs[5][4]~q ;
wire \RegFile_inst|Mux27~2_combout ;
wire \RegFile_inst|Mux27~3_combout ;
wire \RegFile_inst|Mux27~0_combout ;
wire \RegFile_inst|Mux27~1_combout ;
wire \RegFile_inst|Mux27~4_combout ;
wire \ALU_inst|Mux27~2_combout ;
wire \ALU_inst|Add2~8_combout ;
wire \ALU_inst|Mux27~3_combout ;
wire \Inst_Fetch_inst3|always0~8_combout ;
wire \Inst_Fetch_inst3|always0~7_combout ;
wire \Inst_Fetch_inst3|always0~5_combout ;
wire \Inst_Fetch_inst3|always0~6_combout ;
wire \Inst_Fetch_inst3|always0~9_combout ;
wire \Inst_Fetch_inst3|always0~4_combout ;
wire \Inst_Fetch_inst3|always0~0_combout ;
wire \Controller_inst2|Decoder1~2_combout ;
wire \Inst_Fetch_inst3|always0~1_combout ;
wire \Inst_Fetch_inst3|always0~2_combout ;
wire \Inst_Fetch_inst3|always0~3_combout ;
wire \Inst_Fetch_inst3|always0~10_combout ;
wire \Inst_Fetch_inst3|PC~18_combout ;
wire \Controller_inst2|Decoder1~3_combout ;
wire \Inst_Fetch_inst3|PC_add4[6]~9 ;
wire \Inst_Fetch_inst3|PC_add4[7]~10_combout ;
wire \Inst_Fetch_inst3|Add1~9 ;
wire \Inst_Fetch_inst3|Add1~10_combout ;
wire \Inst_Fetch_inst3|PC[7]~4_combout ;
wire \Inst_Fetch_inst3|PC_add4[7]~11 ;
wire \Inst_Fetch_inst3|PC_add4[8]~12_combout ;
wire \Inst_Fetch_inst3|Add1~11 ;
wire \Inst_Fetch_inst3|Add1~12_combout ;
wire \Inst_Fetch_inst3|PC~19_combout ;
wire \Inst_Fetch_inst3|PC_add4[8]~13 ;
wire \Inst_Fetch_inst3|PC_add4[9]~14_combout ;
wire \Inst_Fetch_inst3|Add1~13 ;
wire \Inst_Fetch_inst3|Add1~14_combout ;
wire \Inst_Fetch_inst3|PC~20_combout ;
wire \Inst_Fetch_inst3|PC_add4[9]~15 ;
wire \Inst_Fetch_inst3|PC_add4[10]~16_combout ;
wire \Inst_Fetch_inst3|Add1~15 ;
wire \Inst_Fetch_inst3|Add1~16_combout ;
wire \Inst_Fetch_inst3|PC~21_combout ;
wire \Inst_Fetch_inst3|PC_add4[10]~17 ;
wire \Inst_Fetch_inst3|PC_add4[11]~18_combout ;
wire \Inst_Fetch_inst3|Add1~17 ;
wire \Inst_Fetch_inst3|Add1~18_combout ;
wire \Inst_Fetch_inst3|PC~22_combout ;
wire \Inst_Fetch_inst3|PC_add4[11]~19 ;
wire \Inst_Fetch_inst3|PC_add4[12]~20_combout ;
wire \Inst_Fetch_inst3|Add1~19 ;
wire \Inst_Fetch_inst3|Add1~20_combout ;
wire \Inst_Fetch_inst3|PC~23_combout ;
wire \Inst_Fetch_inst3|PC_add4[12]~21 ;
wire \Inst_Fetch_inst3|PC_add4[13]~22_combout ;
wire \Inst_Fetch_inst3|Add1~21 ;
wire \Inst_Fetch_inst3|Add1~23 ;
wire \Inst_Fetch_inst3|Add1~25 ;
wire \Inst_Fetch_inst3|Add1~27 ;
wire \Inst_Fetch_inst3|Add1~29 ;
wire \Inst_Fetch_inst3|Add1~31 ;
wire \Inst_Fetch_inst3|Add1~33 ;
wire \Inst_Fetch_inst3|Add1~35 ;
wire \Inst_Fetch_inst3|Add1~37 ;
wire \Inst_Fetch_inst3|Add1~39 ;
wire \Inst_Fetch_inst3|Add1~41 ;
wire \Inst_Fetch_inst3|Add1~43 ;
wire \Inst_Fetch_inst3|Add1~45 ;
wire \Inst_Fetch_inst3|Add1~46_combout ;
wire \Inst_Fetch_inst3|PC[25]~13_combout ;
wire \Inst_Fetch_inst3|PC_add4[25]~47 ;
wire \Inst_Fetch_inst3|PC_add4[26]~48_combout ;
wire \Inst_Fetch_inst3|Add1~47 ;
wire \Inst_Fetch_inst3|Add1~48_combout ;
wire \Inst_Fetch_inst3|PC~28_combout ;
wire \Inst_Fetch_inst3|PC_add4[26]~49 ;
wire \Inst_Fetch_inst3|PC_add4[27]~50_combout ;
wire \Inst_Fetch_inst3|Add1~49 ;
wire \Inst_Fetch_inst3|Add1~50_combout ;
wire \Inst_Fetch_inst3|PC~29_combout ;
wire \Inst_Fetch_inst3|PC_add4[27]~51 ;
wire \Inst_Fetch_inst3|jump_target[28]~0_combout ;
wire \Inst_Fetch_inst3|Add1~51 ;
wire \Inst_Fetch_inst3|Add1~52_combout ;
wire \Inst_Fetch_inst3|PC~14_combout ;
wire \Inst_Fetch_inst3|jump_target[28]~1 ;
wire \Inst_Fetch_inst3|jump_target[29]~2_combout ;
wire \Inst_Fetch_inst3|Add1~53 ;
wire \Inst_Fetch_inst3|Add1~54_combout ;
wire \Inst_Fetch_inst3|PC~15_combout ;
wire \Inst_Fetch_inst3|jump_target[29]~3 ;
wire \Inst_Fetch_inst3|jump_target[30]~4_combout ;
wire \Inst_Fetch_inst3|Add1~55 ;
wire \Inst_Fetch_inst3|Add1~56_combout ;
wire \Inst_Fetch_inst3|PC~16_combout ;
wire \Inst_Fetch_inst3|jump_target[30]~5 ;
wire \Inst_Fetch_inst3|jump_target[31]~6_combout ;
wire \Inst_Fetch_inst3|Add1~57 ;
wire \Inst_Fetch_inst3|Add1~58_combout ;
wire \Inst_Fetch_inst3|PC~17_combout ;
wire \VROM_inst10|Equal0~0_combout ;
wire \VROM_inst10|Equal0~2_combout ;
wire \VROM_inst10|Equal0~1_combout ;
wire \VROM_inst10|Equal0~3_combout ;
wire \VROM_inst10|Equal0~4_combout ;
wire \VROM_inst10|WideOr11~1_combout ;
wire \VROM_inst10|WideOr9~0_combout ;
wire \Inst_Fetch_inst3|Add1~22_combout ;
wire \Inst_Fetch_inst3|PC[13]~5_combout ;
wire \VROM_inst10|WideOr9~0_wirecell_combout ;
wire \Inst_Fetch_inst3|PC_add4[13]~23 ;
wire \Inst_Fetch_inst3|PC_add4[14]~24_combout ;
wire \Inst_Fetch_inst3|Add1~24_combout ;
wire \Inst_Fetch_inst3|PC[14]~6_combout ;
wire \Inst_Fetch_inst3|PC_add4[14]~25 ;
wire \Inst_Fetch_inst3|PC_add4[15]~26_combout ;
wire \Inst_Fetch_inst3|Add1~26_combout ;
wire \Inst_Fetch_inst3|PC[15]~7_combout ;
wire \Inst_Fetch_inst3|PC_add4[15]~27 ;
wire \Inst_Fetch_inst3|PC_add4[16]~28_combout ;
wire \Inst_Fetch_inst3|Add1~28_combout ;
wire \Inst_Fetch_inst3|PC~24_combout ;
wire \Inst_Fetch_inst3|PC_add4[16]~29 ;
wire \Inst_Fetch_inst3|PC_add4[17]~30_combout ;
wire \Inst_Fetch_inst3|Add1~30_combout ;
wire \Inst_Fetch_inst3|PC~25_combout ;
wire \Inst_Fetch_inst3|PC_add4[17]~31 ;
wire \Inst_Fetch_inst3|PC_add4[18]~32_combout ;
wire \Inst_Fetch_inst3|Add1~32_combout ;
wire \Inst_Fetch_inst3|PC[18]~8_combout ;
wire \Inst_Fetch_inst3|PC_add4[18]~33 ;
wire \Inst_Fetch_inst3|PC_add4[19]~34_combout ;
wire \Inst_Fetch_inst3|Add1~34_combout ;
wire \Inst_Fetch_inst3|PC[19]~9_combout ;
wire \Inst_Fetch_inst3|PC_add4[19]~35 ;
wire \Inst_Fetch_inst3|PC_add4[20]~36_combout ;
wire \Inst_Fetch_inst3|Add1~36_combout ;
wire \Inst_Fetch_inst3|PC[20]~10_combout ;
wire \Inst_Fetch_inst3|PC_add4[20]~37 ;
wire \Inst_Fetch_inst3|PC_add4[21]~38_combout ;
wire \Inst_Fetch_inst3|Add1~38_combout ;
wire \Inst_Fetch_inst3|PC~26_combout ;
wire \Inst_Fetch_inst3|PC_add4[21]~39 ;
wire \Inst_Fetch_inst3|PC_add4[22]~40_combout ;
wire \Inst_Fetch_inst3|Add1~40_combout ;
wire \Inst_Fetch_inst3|PC~27_combout ;
wire \Inst_Fetch_inst3|PC_add4[22]~41 ;
wire \Inst_Fetch_inst3|PC_add4[23]~42_combout ;
wire \Inst_Fetch_inst3|Add1~42_combout ;
wire \Inst_Fetch_inst3|PC[23]~11_combout ;
wire \Inst_Fetch_inst3|PC_add4[23]~43 ;
wire \Inst_Fetch_inst3|PC_add4[24]~44_combout ;
wire \Inst_Fetch_inst3|Add1~44_combout ;
wire \Inst_Fetch_inst3|PC[24]~12_combout ;
wire \VROM_inst10|Equal0~6_combout ;
wire \VROM_inst10|Equal0~5_combout ;
wire \VROM_inst10|Equal0~7_combout ;
wire \VROM_inst10|Equal8~0_combout ;
wire \VROM_inst10|Equal8~1_combout ;
wire \VROM_inst10|WideOr10~combout ;
wire \Inst_Fetch_inst3|Add1~6_combout ;
wire \Inst_Fetch_inst3|PC[5]~3_combout ;
wire \VROM_inst10|Equal5~0_combout ;
wire \Inst_Fetch_inst3|Add1~0_combout ;
wire \Inst_Fetch_inst3|PC[2]~0_combout ;
wire \Inst_Fetch_inst3|PC_add4[2]~1 ;
wire \Inst_Fetch_inst3|PC_add4[3]~2_combout ;
wire \Inst_Fetch_inst3|Add1~2_combout ;
wire \Inst_Fetch_inst3|PC[3]~1_combout ;
wire \Inst_Fetch_inst3|PC_add4[3]~3 ;
wire \Inst_Fetch_inst3|PC_add4[4]~4_combout ;
wire \Inst_Fetch_inst3|Add1~4_combout ;
wire \Inst_Fetch_inst3|PC[4]~2_combout ;
wire \VROM_inst10|Equal4~0_combout ;
wire \VROM_inst10|Equal4~2_combout ;
wire \VROM_inst10|WideOr8~combout ;
wire \Controller_inst2|ALUctr~0_combout ;
wire \Controller_inst2|Decoder1~0_combout ;
wire \Controller_inst2|Selector3~0_combout ;
wire \ALU_inst|Mux0~0_combout ;
wire \ALU_inst|Mux0~1_combout ;
wire \VRAM_inst11|DOUT[31]~64_combout ;
wire \VRAM_inst11|DOUT[30]~65_combout ;
wire \VRAM_inst11|DOUT[29]~66_combout ;
wire \VRAM_inst11|DOUT[28]~67_combout ;
wire \VRAM_inst11|DOUT[27]~68_combout ;
wire \VRAM_inst11|DOUT[26]~69_combout ;
wire \VRAM_inst11|DOUT[25]~70_combout ;
wire \VRAM_inst11|DOUT[24]~71_combout ;
wire \VRAM_inst11|DOUT[23]~72_combout ;
wire \VRAM_inst11|DOUT[22]~73_combout ;
wire \VRAM_inst11|DOUT[21]~74_combout ;
wire \VRAM_inst11|DOUT[20]~75_combout ;
wire \VRAM_inst11|DOUT[19]~76_combout ;
wire \VRAM_inst11|DOUT[18]~77_combout ;
wire \VRAM_inst11|DOUT[17]~78_combout ;
wire \VRAM_inst11|DOUT[16]~79_combout ;
wire \VRAM_inst11|DOUT[15]~80_combout ;
wire \VRAM_inst11|DOUT[14]~81_combout ;
wire \VRAM_inst11|DOUT[13]~82_combout ;
wire \VRAM_inst11|DOUT[12]~83_combout ;
wire \VRAM_inst11|DOUT[11]~84_combout ;
wire \VRAM_inst11|DOUT[10]~85_combout ;
wire \VRAM_inst11|DOUT[9]~86_combout ;
wire \VRAM_inst11|DOUT[8]~87_combout ;
wire \VRAM_inst11|DOUT[7]~88_combout ;
wire \VRAM_inst11|DOUT[6]~89_combout ;
wire \VRAM_inst11|DOUT[5]~90_combout ;
wire \VRAM_inst11|DOUT[4]~91_combout ;
wire \VRAM_inst11|DOUT[3]~92_combout ;
wire \VRAM_inst11|DOUT[2]~93_combout ;
wire \VRAM_inst11|DOUT[1]~94_combout ;
wire \VRAM_inst11|DOUT[0]~95_combout ;
wire \MUX_inst6|RES[31]~8_combout ;
wire \MUX_inst6|RES[30]~9_combout ;
wire \MUX_inst6|RES[29]~10_combout ;
wire \MUX_inst6|RES[28]~11_combout ;
wire \MUX_inst6|RES[27]~12_combout ;
wire \MUX_inst6|RES[26]~13_combout ;
wire \MUX_inst6|RES[25]~14_combout ;
wire \MUX_inst6|RES[24]~15_combout ;
wire \MUX_inst6|RES[23]~16_combout ;
wire \MUX_inst6|RES[22]~17_combout ;
wire \MUX_inst6|RES[21]~18_combout ;
wire \MUX_inst6|RES[20]~19_combout ;
wire \MUX_inst6|RES[19]~20_combout ;
wire \MUX_inst6|RES[18]~21_combout ;
wire \MUX_inst6|RES[17]~22_combout ;
wire \MUX_inst6|RES[16]~23_combout ;
wire \MUX_inst6|RES[15]~24_combout ;
wire \MUX_inst6|RES[14]~25_combout ;
wire \MUX_inst6|RES[10]~26_combout ;
wire \MUX_inst6|RES[9]~27_combout ;
wire \MUX_inst6|RES[8]~28_combout ;
wire \MUX_inst6|RES[7]~29_combout ;
wire \MUX_inst6|RES[6]~30_combout ;
wire \MUX_inst6|RES[4]~31_combout ;
wire [31:0] \Inst_Fetch_inst3|PC ;
wire [31:0] \VROM_inst10|DOUT ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \ALU_RES[31]~output (
	.i(\ALU_inst|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[31]~output .bus_hold = "false";
defparam \ALU_RES[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \ALU_RES[30]~output (
	.i(\ALU_inst|Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[30]~output .bus_hold = "false";
defparam \ALU_RES[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \ALU_RES[29]~output (
	.i(\ALU_inst|Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[29]~output .bus_hold = "false";
defparam \ALU_RES[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ALU_RES[28]~output (
	.i(\ALU_inst|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[28]~output .bus_hold = "false";
defparam \ALU_RES[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \ALU_RES[27]~output (
	.i(\ALU_inst|Mux4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[27]~output .bus_hold = "false";
defparam \ALU_RES[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \ALU_RES[26]~output (
	.i(\ALU_inst|Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[26]~output .bus_hold = "false";
defparam \ALU_RES[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \ALU_RES[25]~output (
	.i(\ALU_inst|Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[25]~output .bus_hold = "false";
defparam \ALU_RES[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \ALU_RES[24]~output (
	.i(\ALU_inst|Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[24]~output .bus_hold = "false";
defparam \ALU_RES[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \ALU_RES[23]~output (
	.i(\ALU_inst|Mux8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[23]~output .bus_hold = "false";
defparam \ALU_RES[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \ALU_RES[22]~output (
	.i(\ALU_inst|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[22]~output .bus_hold = "false";
defparam \ALU_RES[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ALU_RES[21]~output (
	.i(\ALU_inst|Mux10~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[21]~output .bus_hold = "false";
defparam \ALU_RES[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \ALU_RES[20]~output (
	.i(\ALU_inst|Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[20]~output .bus_hold = "false";
defparam \ALU_RES[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \ALU_RES[19]~output (
	.i(\ALU_inst|Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[19]~output .bus_hold = "false";
defparam \ALU_RES[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \ALU_RES[18]~output (
	.i(\ALU_inst|Mux13~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[18]~output .bus_hold = "false";
defparam \ALU_RES[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \ALU_RES[17]~output (
	.i(\ALU_inst|Mux14~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[17]~output .bus_hold = "false";
defparam \ALU_RES[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \ALU_RES[16]~output (
	.i(\ALU_inst|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[16]~output .bus_hold = "false";
defparam \ALU_RES[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \ALU_RES[15]~output (
	.i(\ALU_inst|Mux16~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[15]~output .bus_hold = "false";
defparam \ALU_RES[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \ALU_RES[14]~output (
	.i(\ALU_inst|Mux17~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[14]~output .bus_hold = "false";
defparam \ALU_RES[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \ALU_RES[13]~output (
	.i(\ALU_inst|Mux18~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[13]~output .bus_hold = "false";
defparam \ALU_RES[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \ALU_RES[12]~output (
	.i(\ALU_inst|Mux19~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[12]~output .bus_hold = "false";
defparam \ALU_RES[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ALU_RES[11]~output (
	.i(\ALU_inst|Mux20~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[11]~output .bus_hold = "false";
defparam \ALU_RES[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \ALU_RES[10]~output (
	.i(\ALU_inst|Mux21~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[10]~output .bus_hold = "false";
defparam \ALU_RES[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneive_io_obuf \ALU_RES[9]~output (
	.i(\ALU_inst|Mux22~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[9]~output .bus_hold = "false";
defparam \ALU_RES[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ALU_RES[8]~output (
	.i(\ALU_inst|Mux23~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[8]~output .bus_hold = "false";
defparam \ALU_RES[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \ALU_RES[7]~output (
	.i(\ALU_inst|Mux24~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[7]~output .bus_hold = "false";
defparam \ALU_RES[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ALU_RES[6]~output (
	.i(\ALU_inst|Mux25~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[6]~output .bus_hold = "false";
defparam \ALU_RES[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \ALU_RES[5]~output (
	.i(\ALU_inst|Mux26~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[5]~output .bus_hold = "false";
defparam \ALU_RES[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \ALU_RES[4]~output (
	.i(\ALU_inst|Mux27~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[4]~output .bus_hold = "false";
defparam \ALU_RES[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \ALU_RES[3]~output (
	.i(\ALU_inst|Mux28~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[3]~output .bus_hold = "false";
defparam \ALU_RES[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \ALU_RES[2]~output (
	.i(\ALU_inst|Mux29~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[2]~output .bus_hold = "false";
defparam \ALU_RES[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \ALU_RES[1]~output (
	.i(\ALU_inst|Mux30~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[1]~output .bus_hold = "false";
defparam \ALU_RES[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \ALU_RES[0]~output (
	.i(\ALU_inst|Mux31~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_RES[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_RES[0]~output .bus_hold = "false";
defparam \ALU_RES[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \regA[31]~output (
	.i(\RegFile_inst|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[31]~output .bus_hold = "false";
defparam \regA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \regA[30]~output (
	.i(\RegFile_inst|Mux1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[30]~output .bus_hold = "false";
defparam \regA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneive_io_obuf \regA[29]~output (
	.i(\RegFile_inst|Mux2~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[29]~output .bus_hold = "false";
defparam \regA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \regA[28]~output (
	.i(\RegFile_inst|Mux3~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[28]~output .bus_hold = "false";
defparam \regA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \regA[27]~output (
	.i(\RegFile_inst|Mux4~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[27]~output .bus_hold = "false";
defparam \regA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \regA[26]~output (
	.i(\RegFile_inst|Mux5~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[26]~output .bus_hold = "false";
defparam \regA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \regA[25]~output (
	.i(\RegFile_inst|Mux6~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[25]~output .bus_hold = "false";
defparam \regA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \regA[24]~output (
	.i(\RegFile_inst|Mux7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[24]~output .bus_hold = "false";
defparam \regA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \regA[23]~output (
	.i(\RegFile_inst|Mux8~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[23]~output .bus_hold = "false";
defparam \regA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \regA[22]~output (
	.i(\RegFile_inst|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[22]~output .bus_hold = "false";
defparam \regA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \regA[21]~output (
	.i(\RegFile_inst|Mux10~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[21]~output .bus_hold = "false";
defparam \regA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \regA[20]~output (
	.i(\RegFile_inst|Mux11~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[20]~output .bus_hold = "false";
defparam \regA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \regA[19]~output (
	.i(\RegFile_inst|Mux12~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[19]~output .bus_hold = "false";
defparam \regA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \regA[18]~output (
	.i(\RegFile_inst|Mux13~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[18]~output .bus_hold = "false";
defparam \regA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \regA[17]~output (
	.i(\RegFile_inst|Mux14~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[17]~output .bus_hold = "false";
defparam \regA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \regA[16]~output (
	.i(\RegFile_inst|Mux15~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[16]~output .bus_hold = "false";
defparam \regA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \regA[15]~output (
	.i(\RegFile_inst|Mux16~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[15]~output .bus_hold = "false";
defparam \regA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \regA[14]~output (
	.i(\RegFile_inst|Mux17~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[14]~output .bus_hold = "false";
defparam \regA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \regA[13]~output (
	.i(\RegFile_inst|Mux18~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[13]~output .bus_hold = "false";
defparam \regA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \regA[12]~output (
	.i(\RegFile_inst|Mux19~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[12]~output .bus_hold = "false";
defparam \regA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \regA[11]~output (
	.i(\RegFile_inst|Mux20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[11]~output .bus_hold = "false";
defparam \regA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \regA[10]~output (
	.i(\RegFile_inst|Mux21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[10]~output .bus_hold = "false";
defparam \regA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \regA[9]~output (
	.i(\RegFile_inst|Mux22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[9]~output .bus_hold = "false";
defparam \regA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \regA[8]~output (
	.i(\RegFile_inst|Mux23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[8]~output .bus_hold = "false";
defparam \regA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \regA[7]~output (
	.i(\RegFile_inst|Mux24~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[7]~output .bus_hold = "false";
defparam \regA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \regA[6]~output (
	.i(\RegFile_inst|Mux25~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[6]~output .bus_hold = "false";
defparam \regA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \regA[5]~output (
	.i(\RegFile_inst|Mux26~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[5]~output .bus_hold = "false";
defparam \regA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \regA[4]~output (
	.i(\RegFile_inst|Mux27~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[4]~output .bus_hold = "false";
defparam \regA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \regA[3]~output (
	.i(\RegFile_inst|Mux28~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[3]~output .bus_hold = "false";
defparam \regA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \regA[2]~output (
	.i(\RegFile_inst|Mux29~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[2]~output .bus_hold = "false";
defparam \regA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \regA[1]~output (
	.i(\RegFile_inst|Mux30~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[1]~output .bus_hold = "false";
defparam \regA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \regA[0]~output (
	.i(\RegFile_inst|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[0]~output .bus_hold = "false";
defparam \regA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \Instruction[31]~output (
	.i(!\VROM_inst10|WideOr1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[31]~output .bus_hold = "false";
defparam \Instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \Instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[30]~output .bus_hold = "false";
defparam \Instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \Instruction[29]~output (
	.i(\VROM_inst10|Equal5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[29]~output .bus_hold = "false";
defparam \Instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \Instruction[28]~output (
	.i(\VROM_inst10|Equal9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[28]~output .bus_hold = "false";
defparam \Instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \Instruction[27]~output (
	.i(\VROM_inst10|WideOr1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[27]~output .bus_hold = "false";
defparam \Instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \Instruction[26]~output (
	.i(!\VROM_inst10|WideOr1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[26]~output .bus_hold = "false";
defparam \Instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \Instruction[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[25]~output .bus_hold = "false";
defparam \Instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \Instruction[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[24]~output .bus_hold = "false";
defparam \Instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \Instruction[23]~output (
	.i(\VROM_inst10|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[23]~output .bus_hold = "false";
defparam \Instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \Instruction[22]~output (
	.i(\VROM_inst10|WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[22]~output .bus_hold = "false";
defparam \Instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \Instruction[21]~output (
	.i(\VROM_inst10|WideOr4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[21]~output .bus_hold = "false";
defparam \Instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \Instruction[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[20]~output .bus_hold = "false";
defparam \Instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneive_io_obuf \Instruction[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[19]~output .bus_hold = "false";
defparam \Instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \Instruction[18]~output (
	.i(\VROM_inst10|WideOr5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[18]~output .bus_hold = "false";
defparam \Instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \Instruction[17]~output (
	.i(\VROM_inst10|WideOr6~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[17]~output .bus_hold = "false";
defparam \Instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneive_io_obuf \Instruction[16]~output (
	.i(\VROM_inst10|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[16]~output .bus_hold = "false";
defparam \Instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \Instruction[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[15]~output .bus_hold = "false";
defparam \Instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \Instruction[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[14]~output .bus_hold = "false";
defparam \Instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \Instruction[13]~output (
	.i(\VROM_inst10|WideOr8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[13]~output .bus_hold = "false";
defparam \Instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \Instruction[12]~output (
	.i(\VROM_inst10|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[12]~output .bus_hold = "false";
defparam \Instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \Instruction[11]~output (
	.i(!\VROM_inst10|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[11]~output .bus_hold = "false";
defparam \Instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \Instruction[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[10]~output .bus_hold = "false";
defparam \Instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \Instruction[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[9]~output .bus_hold = "false";
defparam \Instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Instruction[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[8]~output .bus_hold = "false";
defparam \Instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \Instruction[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[7]~output .bus_hold = "false";
defparam \Instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \Instruction[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[6]~output .bus_hold = "false";
defparam \Instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \Instruction[5]~output (
	.i(\VROM_inst10|WideOr8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[5]~output .bus_hold = "false";
defparam \Instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \Instruction[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[4]~output .bus_hold = "false";
defparam \Instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \Instruction[3]~output (
	.i(\VROM_inst10|WideOr10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[3]~output .bus_hold = "false";
defparam \Instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \Instruction[2]~output (
	.i(\VROM_inst10|WideOr11~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[2]~output .bus_hold = "false";
defparam \Instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \Instruction[1]~output (
	.i(\VROM_inst10|WideOr12~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[1]~output .bus_hold = "false";
defparam \Instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \Instruction[0]~output (
	.i(\VROM_inst10|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[0]~output .bus_hold = "false";
defparam \Instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \Inst_Addr[31]~output (
	.i(\Inst_Fetch_inst3|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[31]~output .bus_hold = "false";
defparam \Inst_Addr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \Inst_Addr[30]~output (
	.i(\Inst_Fetch_inst3|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[30]~output .bus_hold = "false";
defparam \Inst_Addr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \Inst_Addr[29]~output (
	.i(\Inst_Fetch_inst3|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[29]~output .bus_hold = "false";
defparam \Inst_Addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \Inst_Addr[28]~output (
	.i(\Inst_Fetch_inst3|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[28]~output .bus_hold = "false";
defparam \Inst_Addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \Inst_Addr[27]~output (
	.i(\Inst_Fetch_inst3|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[27]~output .bus_hold = "false";
defparam \Inst_Addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \Inst_Addr[26]~output (
	.i(\Inst_Fetch_inst3|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[26]~output .bus_hold = "false";
defparam \Inst_Addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \Inst_Addr[25]~output (
	.i(\Inst_Fetch_inst3|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[25]~output .bus_hold = "false";
defparam \Inst_Addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \Inst_Addr[24]~output (
	.i(\Inst_Fetch_inst3|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[24]~output .bus_hold = "false";
defparam \Inst_Addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \Inst_Addr[23]~output (
	.i(\Inst_Fetch_inst3|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[23]~output .bus_hold = "false";
defparam \Inst_Addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \Inst_Addr[22]~output (
	.i(\Inst_Fetch_inst3|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[22]~output .bus_hold = "false";
defparam \Inst_Addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \Inst_Addr[21]~output (
	.i(\Inst_Fetch_inst3|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[21]~output .bus_hold = "false";
defparam \Inst_Addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \Inst_Addr[20]~output (
	.i(\Inst_Fetch_inst3|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[20]~output .bus_hold = "false";
defparam \Inst_Addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \Inst_Addr[19]~output (
	.i(\Inst_Fetch_inst3|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[19]~output .bus_hold = "false";
defparam \Inst_Addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Inst_Addr[18]~output (
	.i(\Inst_Fetch_inst3|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[18]~output .bus_hold = "false";
defparam \Inst_Addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \Inst_Addr[17]~output (
	.i(\Inst_Fetch_inst3|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[17]~output .bus_hold = "false";
defparam \Inst_Addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \Inst_Addr[16]~output (
	.i(\Inst_Fetch_inst3|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[16]~output .bus_hold = "false";
defparam \Inst_Addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \Inst_Addr[15]~output (
	.i(\Inst_Fetch_inst3|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[15]~output .bus_hold = "false";
defparam \Inst_Addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \Inst_Addr[14]~output (
	.i(\Inst_Fetch_inst3|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[14]~output .bus_hold = "false";
defparam \Inst_Addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \Inst_Addr[13]~output (
	.i(\Inst_Fetch_inst3|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[13]~output .bus_hold = "false";
defparam \Inst_Addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \Inst_Addr[12]~output (
	.i(\Inst_Fetch_inst3|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[12]~output .bus_hold = "false";
defparam \Inst_Addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \Inst_Addr[11]~output (
	.i(\Inst_Fetch_inst3|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[11]~output .bus_hold = "false";
defparam \Inst_Addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \Inst_Addr[10]~output (
	.i(\Inst_Fetch_inst3|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[10]~output .bus_hold = "false";
defparam \Inst_Addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \Inst_Addr[9]~output (
	.i(\Inst_Fetch_inst3|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[9]~output .bus_hold = "false";
defparam \Inst_Addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \Inst_Addr[8]~output (
	.i(\Inst_Fetch_inst3|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[8]~output .bus_hold = "false";
defparam \Inst_Addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \Inst_Addr[7]~output (
	.i(\Inst_Fetch_inst3|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[7]~output .bus_hold = "false";
defparam \Inst_Addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \Inst_Addr[6]~output (
	.i(\Inst_Fetch_inst3|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[6]~output .bus_hold = "false";
defparam \Inst_Addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \Inst_Addr[5]~output (
	.i(\Inst_Fetch_inst3|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[5]~output .bus_hold = "false";
defparam \Inst_Addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Inst_Addr[4]~output (
	.i(\Inst_Fetch_inst3|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[4]~output .bus_hold = "false";
defparam \Inst_Addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \Inst_Addr[3]~output (
	.i(\Inst_Fetch_inst3|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[3]~output .bus_hold = "false";
defparam \Inst_Addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \Inst_Addr[2]~output (
	.i(\Inst_Fetch_inst3|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[2]~output .bus_hold = "false";
defparam \Inst_Addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \Inst_Addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[1]~output .bus_hold = "false";
defparam \Inst_Addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \Inst_Addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Inst_Addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Inst_Addr[0]~output .bus_hold = "false";
defparam \Inst_Addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \RAM_OUT[31]~output (
	.i(\VRAM_inst11|DOUT[31]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[31]~output .bus_hold = "false";
defparam \RAM_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \RAM_OUT[30]~output (
	.i(\VRAM_inst11|DOUT[30]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[30]~output .bus_hold = "false";
defparam \RAM_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \RAM_OUT[29]~output (
	.i(\VRAM_inst11|DOUT[29]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[29]~output .bus_hold = "false";
defparam \RAM_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \RAM_OUT[28]~output (
	.i(\VRAM_inst11|DOUT[28]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[28]~output .bus_hold = "false";
defparam \RAM_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \RAM_OUT[27]~output (
	.i(\VRAM_inst11|DOUT[27]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[27]~output .bus_hold = "false";
defparam \RAM_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N9
cycloneive_io_obuf \RAM_OUT[26]~output (
	.i(\VRAM_inst11|DOUT[26]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[26]~output .bus_hold = "false";
defparam \RAM_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \RAM_OUT[25]~output (
	.i(\VRAM_inst11|DOUT[25]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[25]~output .bus_hold = "false";
defparam \RAM_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \RAM_OUT[24]~output (
	.i(\VRAM_inst11|DOUT[24]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[24]~output .bus_hold = "false";
defparam \RAM_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \RAM_OUT[23]~output (
	.i(\VRAM_inst11|DOUT[23]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[23]~output .bus_hold = "false";
defparam \RAM_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \RAM_OUT[22]~output (
	.i(\VRAM_inst11|DOUT[22]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[22]~output .bus_hold = "false";
defparam \RAM_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \RAM_OUT[21]~output (
	.i(\VRAM_inst11|DOUT[21]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[21]~output .bus_hold = "false";
defparam \RAM_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \RAM_OUT[20]~output (
	.i(\VRAM_inst11|DOUT[20]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[20]~output .bus_hold = "false";
defparam \RAM_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \RAM_OUT[19]~output (
	.i(\VRAM_inst11|DOUT[19]~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[19]~output .bus_hold = "false";
defparam \RAM_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \RAM_OUT[18]~output (
	.i(\VRAM_inst11|DOUT[18]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[18]~output .bus_hold = "false";
defparam \RAM_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \RAM_OUT[17]~output (
	.i(\VRAM_inst11|DOUT[17]~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[17]~output .bus_hold = "false";
defparam \RAM_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \RAM_OUT[16]~output (
	.i(\VRAM_inst11|DOUT[16]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[16]~output .bus_hold = "false";
defparam \RAM_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \RAM_OUT[15]~output (
	.i(\VRAM_inst11|DOUT[15]~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[15]~output .bus_hold = "false";
defparam \RAM_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \RAM_OUT[14]~output (
	.i(\VRAM_inst11|DOUT[14]~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[14]~output .bus_hold = "false";
defparam \RAM_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \RAM_OUT[13]~output (
	.i(\VRAM_inst11|DOUT[13]~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[13]~output .bus_hold = "false";
defparam \RAM_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \RAM_OUT[12]~output (
	.i(\VRAM_inst11|DOUT[12]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[12]~output .bus_hold = "false";
defparam \RAM_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \RAM_OUT[11]~output (
	.i(\VRAM_inst11|DOUT[11]~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[11]~output .bus_hold = "false";
defparam \RAM_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \RAM_OUT[10]~output (
	.i(\VRAM_inst11|DOUT[10]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[10]~output .bus_hold = "false";
defparam \RAM_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \RAM_OUT[9]~output (
	.i(\VRAM_inst11|DOUT[9]~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[9]~output .bus_hold = "false";
defparam \RAM_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \RAM_OUT[8]~output (
	.i(\VRAM_inst11|DOUT[8]~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[8]~output .bus_hold = "false";
defparam \RAM_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \RAM_OUT[7]~output (
	.i(\VRAM_inst11|DOUT[7]~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[7]~output .bus_hold = "false";
defparam \RAM_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \RAM_OUT[6]~output (
	.i(\VRAM_inst11|DOUT[6]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[6]~output .bus_hold = "false";
defparam \RAM_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \RAM_OUT[5]~output (
	.i(\VRAM_inst11|DOUT[5]~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[5]~output .bus_hold = "false";
defparam \RAM_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \RAM_OUT[4]~output (
	.i(\VRAM_inst11|DOUT[4]~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[4]~output .bus_hold = "false";
defparam \RAM_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \RAM_OUT[3]~output (
	.i(\VRAM_inst11|DOUT[3]~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[3]~output .bus_hold = "false";
defparam \RAM_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \RAM_OUT[2]~output (
	.i(\VRAM_inst11|DOUT[2]~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[2]~output .bus_hold = "false";
defparam \RAM_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \RAM_OUT[1]~output (
	.i(\VRAM_inst11|DOUT[1]~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[1]~output .bus_hold = "false";
defparam \RAM_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \RAM_OUT[0]~output (
	.i(\VRAM_inst11|DOUT[0]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[0]~output .bus_hold = "false";
defparam \RAM_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \rs[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[4]~output .bus_hold = "false";
defparam \rs[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \rs[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[3]~output .bus_hold = "false";
defparam \rs[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \rs[2]~output (
	.i(\VROM_inst10|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[2]~output .bus_hold = "false";
defparam \rs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \rs[1]~output (
	.i(\VROM_inst10|WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[1]~output .bus_hold = "false";
defparam \rs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \rs[0]~output (
	.i(\VROM_inst10|WideOr4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[0]~output .bus_hold = "false";
defparam \rs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \rt[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[4]~output .bus_hold = "false";
defparam \rt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \rt[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[3]~output .bus_hold = "false";
defparam \rt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \rt[2]~output (
	.i(\VROM_inst10|WideOr5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[2]~output .bus_hold = "false";
defparam \rt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \rt[1]~output (
	.i(\VROM_inst10|WideOr6~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[1]~output .bus_hold = "false";
defparam \rt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cycloneive_io_obuf \rt[0]~output (
	.i(\VROM_inst10|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[0]~output .bus_hold = "false";
defparam \rt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \rd[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[4]~output .bus_hold = "false";
defparam \rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \rd[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[3]~output .bus_hold = "false";
defparam \rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \rd[2]~output (
	.i(\VROM_inst10|WideOr8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[2]~output .bus_hold = "false";
defparam \rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \rd[1]~output (
	.i(\VROM_inst10|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[1]~output .bus_hold = "false";
defparam \rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \rd[0]~output (
	.i(!\VROM_inst10|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[0]~output .bus_hold = "false";
defparam \rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \busB_selected[31]~output (
	.i(\MUX_inst6|RES[31]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[31]~output .bus_hold = "false";
defparam \busB_selected[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \busB_selected[30]~output (
	.i(\MUX_inst6|RES[30]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[30]~output .bus_hold = "false";
defparam \busB_selected[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \busB_selected[29]~output (
	.i(\MUX_inst6|RES[29]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[29]~output .bus_hold = "false";
defparam \busB_selected[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \busB_selected[28]~output (
	.i(\MUX_inst6|RES[28]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[28]~output .bus_hold = "false";
defparam \busB_selected[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \busB_selected[27]~output (
	.i(\MUX_inst6|RES[27]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[27]~output .bus_hold = "false";
defparam \busB_selected[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \busB_selected[26]~output (
	.i(\MUX_inst6|RES[26]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[26]~output .bus_hold = "false";
defparam \busB_selected[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \busB_selected[25]~output (
	.i(\MUX_inst6|RES[25]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[25]~output .bus_hold = "false";
defparam \busB_selected[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \busB_selected[24]~output (
	.i(\MUX_inst6|RES[24]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[24]~output .bus_hold = "false";
defparam \busB_selected[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \busB_selected[23]~output (
	.i(\MUX_inst6|RES[23]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[23]~output .bus_hold = "false";
defparam \busB_selected[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \busB_selected[22]~output (
	.i(\MUX_inst6|RES[22]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[22]~output .bus_hold = "false";
defparam \busB_selected[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \busB_selected[21]~output (
	.i(\MUX_inst6|RES[21]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[21]~output .bus_hold = "false";
defparam \busB_selected[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \busB_selected[20]~output (
	.i(\MUX_inst6|RES[20]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[20]~output .bus_hold = "false";
defparam \busB_selected[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \busB_selected[19]~output (
	.i(\MUX_inst6|RES[19]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[19]~output .bus_hold = "false";
defparam \busB_selected[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \busB_selected[18]~output (
	.i(\MUX_inst6|RES[18]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[18]~output .bus_hold = "false";
defparam \busB_selected[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \busB_selected[17]~output (
	.i(\MUX_inst6|RES[17]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[17]~output .bus_hold = "false";
defparam \busB_selected[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \busB_selected[16]~output (
	.i(\MUX_inst6|RES[16]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[16]~output .bus_hold = "false";
defparam \busB_selected[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \busB_selected[15]~output (
	.i(\MUX_inst6|RES[15]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[15]~output .bus_hold = "false";
defparam \busB_selected[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \busB_selected[14]~output (
	.i(\MUX_inst6|RES[14]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[14]~output .bus_hold = "false";
defparam \busB_selected[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \busB_selected[13]~output (
	.i(\MUX_inst6|RES[13]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[13]~output .bus_hold = "false";
defparam \busB_selected[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \busB_selected[12]~output (
	.i(\MUX_inst6|RES[12]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[12]~output .bus_hold = "false";
defparam \busB_selected[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \busB_selected[11]~output (
	.i(\MUX_inst6|RES[11]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[11]~output .bus_hold = "false";
defparam \busB_selected[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \busB_selected[10]~output (
	.i(\MUX_inst6|RES[10]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[10]~output .bus_hold = "false";
defparam \busB_selected[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \busB_selected[9]~output (
	.i(\MUX_inst6|RES[9]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[9]~output .bus_hold = "false";
defparam \busB_selected[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \busB_selected[8]~output (
	.i(\MUX_inst6|RES[8]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[8]~output .bus_hold = "false";
defparam \busB_selected[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \busB_selected[7]~output (
	.i(\MUX_inst6|RES[7]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[7]~output .bus_hold = "false";
defparam \busB_selected[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \busB_selected[6]~output (
	.i(\MUX_inst6|RES[6]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[6]~output .bus_hold = "false";
defparam \busB_selected[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \busB_selected[5]~output (
	.i(\MUX_inst6|RES[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[5]~output .bus_hold = "false";
defparam \busB_selected[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \busB_selected[4]~output (
	.i(\MUX_inst6|RES[4]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[4]~output .bus_hold = "false";
defparam \busB_selected[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \busB_selected[3]~output (
	.i(\MUX_inst6|RES[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[3]~output .bus_hold = "false";
defparam \busB_selected[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \busB_selected[2]~output (
	.i(\MUX_inst6|RES[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[2]~output .bus_hold = "false";
defparam \busB_selected[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \busB_selected[1]~output (
	.i(\MUX_inst6|RES[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[1]~output .bus_hold = "false";
defparam \busB_selected[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \busB_selected[0]~output (
	.i(\MUX_inst6|RES[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB_selected[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB_selected[0]~output .bus_hold = "false";
defparam \busB_selected[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[2]~0 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[2]~0_combout  = \Inst_Fetch_inst3|PC [2] $ (VCC)
// \Inst_Fetch_inst3|PC_add4[2]~1  = CARRY(\Inst_Fetch_inst3|PC [2])

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC_add4[2]~0_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[2]~1 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[2]~0 .lut_mask = 16'h55AA;
defparam \Inst_Fetch_inst3|PC_add4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \VROM_inst10|Equal5~1 (
// Equation(s):
// \VROM_inst10|Equal5~1_combout  = (\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [3] & \VROM_inst10|Equal5~0_combout ))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(gnd),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal5~1 .lut_mask = 16'h2200;
defparam \VROM_inst10|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \VROM_inst10|WideOr11~0 (
// Equation(s):
// \VROM_inst10|WideOr11~0_combout  = (\Inst_Fetch_inst3|PC [5]) # (!\Inst_Fetch_inst3|PC [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [5]),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr11~0 .lut_mask = 16'hF0FF;
defparam \VROM_inst10|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[24]~44 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[24]~44_combout  = (\Inst_Fetch_inst3|PC [24] & (\Inst_Fetch_inst3|PC_add4[23]~43  $ (GND))) # (!\Inst_Fetch_inst3|PC [24] & (!\Inst_Fetch_inst3|PC_add4[23]~43  & VCC))
// \Inst_Fetch_inst3|PC_add4[24]~45  = CARRY((\Inst_Fetch_inst3|PC [24] & !\Inst_Fetch_inst3|PC_add4[23]~43 ))

	.dataa(\Inst_Fetch_inst3|PC [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[23]~43 ),
	.combout(\Inst_Fetch_inst3|PC_add4[24]~44_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[24]~45 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[24]~44 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[25]~46 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[25]~46_combout  = (\Inst_Fetch_inst3|PC [25] & (!\Inst_Fetch_inst3|PC_add4[24]~45 )) # (!\Inst_Fetch_inst3|PC [25] & ((\Inst_Fetch_inst3|PC_add4[24]~45 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[25]~47  = CARRY((!\Inst_Fetch_inst3|PC_add4[24]~45 ) # (!\Inst_Fetch_inst3|PC [25]))

	.dataa(\Inst_Fetch_inst3|PC [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[24]~45 ),
	.combout(\Inst_Fetch_inst3|PC_add4[25]~46_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[25]~47 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[25]~46 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \VROM_inst10|Equal1~0 (
// Equation(s):
// \VROM_inst10|Equal1~0_combout  = (\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [4] & (\VROM_inst10|Equal0~7_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\VROM_inst10|Equal0~7_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal1~0 .lut_mask = 16'h2000;
defparam \VROM_inst10|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \VROM_inst10|Equal3~0 (
// Equation(s):
// \VROM_inst10|Equal3~0_combout  = (\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal1~0_combout  & !\Inst_Fetch_inst3|PC [5]))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(gnd),
	.datac(\VROM_inst10|Equal1~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [5]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal3~0 .lut_mask = 16'h00A0;
defparam \VROM_inst10|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[4]~4 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[4]~4_combout  = (\Inst_Fetch_inst3|PC [4] & (\Inst_Fetch_inst3|PC_add4[3]~3  $ (GND))) # (!\Inst_Fetch_inst3|PC [4] & (!\Inst_Fetch_inst3|PC_add4[3]~3  & VCC))
// \Inst_Fetch_inst3|PC_add4[4]~5  = CARRY((\Inst_Fetch_inst3|PC [4] & !\Inst_Fetch_inst3|PC_add4[3]~3 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[3]~3 ),
	.combout(\Inst_Fetch_inst3|PC_add4[4]~4_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[4]~5 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[4]~4 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[5]~6 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[5]~6_combout  = (\Inst_Fetch_inst3|PC [5] & (!\Inst_Fetch_inst3|PC_add4[4]~5 )) # (!\Inst_Fetch_inst3|PC [5] & ((\Inst_Fetch_inst3|PC_add4[4]~5 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[5]~7  = CARRY((!\Inst_Fetch_inst3|PC_add4[4]~5 ) # (!\Inst_Fetch_inst3|PC [5]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[4]~5 ),
	.combout(\Inst_Fetch_inst3|PC_add4[5]~6_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[5]~7 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[5]~6 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[6]~8 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[6]~8_combout  = (\Inst_Fetch_inst3|PC [6] & (\Inst_Fetch_inst3|PC_add4[5]~7  $ (GND))) # (!\Inst_Fetch_inst3|PC [6] & (!\Inst_Fetch_inst3|PC_add4[5]~7  & VCC))
// \Inst_Fetch_inst3|PC_add4[6]~9  = CARRY((\Inst_Fetch_inst3|PC [6] & !\Inst_Fetch_inst3|PC_add4[5]~7 ))

	.dataa(\Inst_Fetch_inst3|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[5]~7 ),
	.combout(\Inst_Fetch_inst3|PC_add4[6]~8_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[6]~9 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[6]~8 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \VROM_inst10|Equal1~1 (
// Equation(s):
// \VROM_inst10|Equal1~1_combout  = (!\Inst_Fetch_inst3|PC [5] & (\Inst_Fetch_inst3|PC [2] & !\Inst_Fetch_inst3|PC [3]))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal1~1 .lut_mask = 16'h0050;
defparam \VROM_inst10|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneive_lcell_comb \VROM_inst10|Equal1~2 (
// Equation(s):
// \VROM_inst10|Equal1~2_combout  = (\VROM_inst10|Equal0~7_combout  & (\VROM_inst10|Equal1~1_combout  & (!\Inst_Fetch_inst3|PC [4] & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Inst_Fetch_inst3|PC [4]),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal1~2 .lut_mask = 16'h0800;
defparam \VROM_inst10|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \VROM_inst10|WideOr11 (
// Equation(s):
// \VROM_inst10|WideOr11~combout  = (\VROM_inst10|Equal1~2_combout ) # (!\VROM_inst10|WideOr11~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal1~2_combout ),
	.datad(\VROM_inst10|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr11 .lut_mask = 16'hF0FF;
defparam \VROM_inst10|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \VROM_inst10|Equal4~1 (
// Equation(s):
// \VROM_inst10|Equal4~1_combout  = (!\Inst_Fetch_inst3|PC [2] & !\Inst_Fetch_inst3|PC [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal4~1 .lut_mask = 16'h000F;
defparam \VROM_inst10|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneive_lcell_comb \VROM_inst10|WideOr1~2 (
// Equation(s):
// \VROM_inst10|WideOr1~2_combout  = (\VROM_inst10|Equal0~7_combout  & (\VROM_inst10|Equal4~1_combout  & (\Inst_Fetch_inst3|PC [4] & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|Equal4~1_combout ),
	.datac(\Inst_Fetch_inst3|PC [4]),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr1~2 .lut_mask = 16'h8000;
defparam \VROM_inst10|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \VROM_inst10|Equal0~8 (
// Equation(s):
// \VROM_inst10|Equal0~8_combout  = (!\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [4] & (\VROM_inst10|Equal0~7_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\VROM_inst10|Equal0~7_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~8 .lut_mask = 16'h1000;
defparam \VROM_inst10|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneive_lcell_comb \VROM_inst10|WideOr1~3 (
// Equation(s):
// \VROM_inst10|WideOr1~3_combout  = ((!\VROM_inst10|WideOr1~2_combout  & ((!\VROM_inst10|Equal0~8_combout ) # (!\Inst_Fetch_inst3|PC [3])))) # (!\Inst_Fetch_inst3|PC [5])

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [5]),
	.datac(\VROM_inst10|WideOr1~2_combout ),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr1~3 .lut_mask = 16'h373F;
defparam \VROM_inst10|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \VROM_inst10|WideOr12 (
// Equation(s):
// \VROM_inst10|WideOr12~combout  = ((\VROM_inst10|Equal8~1_combout ) # (\VROM_inst10|Equal4~2_combout )) # (!\VROM_inst10|WideOr1~3_combout )

	.dataa(\VROM_inst10|WideOr1~3_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal8~1_combout ),
	.datad(\VROM_inst10|Equal4~2_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr12 .lut_mask = 16'hFFF5;
defparam \VROM_inst10|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~0 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~0_combout  = (\Inst_Fetch_inst3|PC_add4[2]~0_combout  & (\VROM_inst10|DOUT [0] $ (VCC))) # (!\Inst_Fetch_inst3|PC_add4[2]~0_combout  & (\VROM_inst10|DOUT [0] & VCC))
// \Inst_Fetch_inst3|Add1~1  = CARRY((\Inst_Fetch_inst3|PC_add4[2]~0_combout  & \VROM_inst10|DOUT [0]))

	.dataa(\Inst_Fetch_inst3|PC_add4[2]~0_combout ),
	.datab(\VROM_inst10|DOUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|Add1~0_combout ),
	.cout(\Inst_Fetch_inst3|Add1~1 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~0 .lut_mask = 16'h6688;
defparam \Inst_Fetch_inst3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~2 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~2_combout  = (\Inst_Fetch_inst3|PC_add4[3]~2_combout  & ((\VROM_inst10|WideOr12~combout  & (\Inst_Fetch_inst3|Add1~1  & VCC)) # (!\VROM_inst10|WideOr12~combout  & (!\Inst_Fetch_inst3|Add1~1 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[3]~2_combout  & ((\VROM_inst10|WideOr12~combout  & (!\Inst_Fetch_inst3|Add1~1 )) # (!\VROM_inst10|WideOr12~combout  & ((\Inst_Fetch_inst3|Add1~1 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~3  = CARRY((\Inst_Fetch_inst3|PC_add4[3]~2_combout  & (!\VROM_inst10|WideOr12~combout  & !\Inst_Fetch_inst3|Add1~1 )) # (!\Inst_Fetch_inst3|PC_add4[3]~2_combout  & ((!\Inst_Fetch_inst3|Add1~1 ) # (!\VROM_inst10|WideOr12~combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[3]~2_combout ),
	.datab(\VROM_inst10|WideOr12~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~1 ),
	.combout(\Inst_Fetch_inst3|Add1~2_combout ),
	.cout(\Inst_Fetch_inst3|Add1~3 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~2 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~4 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~4_combout  = ((\Inst_Fetch_inst3|PC_add4[4]~4_combout  $ (\VROM_inst10|WideOr11~combout  $ (!\Inst_Fetch_inst3|Add1~3 )))) # (GND)
// \Inst_Fetch_inst3|Add1~5  = CARRY((\Inst_Fetch_inst3|PC_add4[4]~4_combout  & ((\VROM_inst10|WideOr11~combout ) # (!\Inst_Fetch_inst3|Add1~3 ))) # (!\Inst_Fetch_inst3|PC_add4[4]~4_combout  & (\VROM_inst10|WideOr11~combout  & !\Inst_Fetch_inst3|Add1~3 )))

	.dataa(\Inst_Fetch_inst3|PC_add4[4]~4_combout ),
	.datab(\VROM_inst10|WideOr11~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~3 ),
	.combout(\Inst_Fetch_inst3|Add1~4_combout ),
	.cout(\Inst_Fetch_inst3|Add1~5 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~4 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~6 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~6_combout  = (\VROM_inst10|WideOr10~combout  & ((\Inst_Fetch_inst3|PC_add4[5]~6_combout  & (\Inst_Fetch_inst3|Add1~5  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[5]~6_combout  & (!\Inst_Fetch_inst3|Add1~5 )))) # 
// (!\VROM_inst10|WideOr10~combout  & ((\Inst_Fetch_inst3|PC_add4[5]~6_combout  & (!\Inst_Fetch_inst3|Add1~5 )) # (!\Inst_Fetch_inst3|PC_add4[5]~6_combout  & ((\Inst_Fetch_inst3|Add1~5 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~7  = CARRY((\VROM_inst10|WideOr10~combout  & (!\Inst_Fetch_inst3|PC_add4[5]~6_combout  & !\Inst_Fetch_inst3|Add1~5 )) # (!\VROM_inst10|WideOr10~combout  & ((!\Inst_Fetch_inst3|Add1~5 ) # (!\Inst_Fetch_inst3|PC_add4[5]~6_combout ))))

	.dataa(\VROM_inst10|WideOr10~combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~5 ),
	.combout(\Inst_Fetch_inst3|Add1~6_combout ),
	.cout(\Inst_Fetch_inst3|Add1~7 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~6 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~8 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~8_combout  = (\Inst_Fetch_inst3|PC_add4[6]~8_combout  & (\Inst_Fetch_inst3|Add1~7  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[6]~8_combout  & (!\Inst_Fetch_inst3|Add1~7  & VCC))
// \Inst_Fetch_inst3|Add1~9  = CARRY((\Inst_Fetch_inst3|PC_add4[6]~8_combout  & !\Inst_Fetch_inst3|Add1~7 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~7 ),
	.combout(\Inst_Fetch_inst3|Add1~8_combout ),
	.cout(\Inst_Fetch_inst3|Add1~9 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~8 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \VROM_inst10|WideOr0~0 (
// Equation(s):
// \VROM_inst10|WideOr0~0_combout  = (\Inst_Fetch_inst3|PC [5] & (((!\VROM_inst10|Equal1~0_combout )) # (!\Inst_Fetch_inst3|PC [3]))) # (!\Inst_Fetch_inst3|PC [5] & (!\VROM_inst10|Equal0~8_combout  & ((\Inst_Fetch_inst3|PC [3]) # 
// (!\VROM_inst10|Equal1~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal1~0_combout ),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr0~0 .lut_mask = 16'h2A6F;
defparam \VROM_inst10|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \VROM_inst10|WideOr1~4 (
// Equation(s):
// \VROM_inst10|WideOr1~4_combout  = (\VROM_inst10|WideOr0~0_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|WideOr0~0_combout ),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr1~4 .lut_mask = 16'hD0F0;
defparam \VROM_inst10|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \VROM_inst10|WideOr1 (
// Equation(s):
// \VROM_inst10|WideOr1~combout  = (\VROM_inst10|Equal5~1_combout ) # ((!\VROM_inst10|WideOr1~3_combout ) # (!\VROM_inst10|WideOr0~0_combout ))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr0~0_combout ),
	.datad(\VROM_inst10|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr1 .lut_mask = 16'hAFFF;
defparam \VROM_inst10|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \VROM_inst10|Equal9~0 (
// Equation(s):
// \VROM_inst10|Equal9~0_combout  = (\Inst_Fetch_inst3|PC [5] & (\Inst_Fetch_inst3|PC [2] & !\Inst_Fetch_inst3|PC [3]))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal9~0 .lut_mask = 16'h00A0;
defparam \VROM_inst10|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneive_lcell_comb \VROM_inst10|Equal9~1 (
// Equation(s):
// \VROM_inst10|Equal9~1_combout  = (\VROM_inst10|Equal0~7_combout  & (!\Inst_Fetch_inst3|PC [4] & (\VROM_inst10|Equal9~0_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\VROM_inst10|Equal9~0_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal9~1 .lut_mask = 16'h2000;
defparam \VROM_inst10|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \VROM_inst10|WideOr6~3 (
// Equation(s):
// \VROM_inst10|WideOr6~3_combout  = (!\VROM_inst10|Equal8~1_combout  & \VROM_inst10|WideOr11~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal8~1_combout ),
	.datad(\VROM_inst10|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr6~3 .lut_mask = 16'h0F00;
defparam \VROM_inst10|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \VROM_inst10|WideOr3~1 (
// Equation(s):
// \VROM_inst10|WideOr3~1_combout  = (!\VROM_inst10|Equal4~2_combout  & ((\Inst_Fetch_inst3|PC [5]) # ((!\VROM_inst10|Equal1~0_combout ) # (!\Inst_Fetch_inst3|PC [3]))))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal4~2_combout ),
	.datad(\VROM_inst10|Equal1~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr3~1 .lut_mask = 16'h0B0F;
defparam \VROM_inst10|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \Controller_inst2|Selector4~0 (
// Equation(s):
// \Controller_inst2|Selector4~0_combout  = (!\VROM_inst10|WideOr11~combout  & (!\VROM_inst10|WideOr1~combout  & ((!\VROM_inst10|WideOr3~1_combout ) # (!\VROM_inst10|WideOr6~3_combout ))))

	.dataa(\VROM_inst10|WideOr6~3_combout ),
	.datab(\VROM_inst10|WideOr3~1_combout ),
	.datac(\VROM_inst10|WideOr11~combout ),
	.datad(\VROM_inst10|WideOr1~combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Selector4~0 .lut_mask = 16'h0007;
defparam \Controller_inst2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \Controller_inst2|Selector1~0 (
// Equation(s):
// \Controller_inst2|Selector1~0_combout  = (\VROM_inst10|Equal9~1_combout ) # ((\Controller_inst2|Selector4~0_combout ) # ((!\VROM_inst10|WideOr1~4_combout  & \VROM_inst10|WideOr1~combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\VROM_inst10|WideOr1~combout ),
	.datac(\VROM_inst10|Equal9~1_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Selector1~0 .lut_mask = 16'hFFF4;
defparam \Controller_inst2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneive_lcell_comb \VROM_inst10|WideOr6~0 (
// Equation(s):
// \VROM_inst10|WideOr6~0_combout  = (\VROM_inst10|Equal8~1_combout ) # ((\VROM_inst10|Equal9~1_combout ) # (!\VROM_inst10|WideOr11~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal8~1_combout ),
	.datac(\VROM_inst10|Equal9~1_combout ),
	.datad(\VROM_inst10|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr6~0 .lut_mask = 16'hFCFF;
defparam \VROM_inst10|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \Controller_inst2|Decoder1~1 (
// Equation(s):
// \Controller_inst2|Decoder1~1_combout  = (!\VROM_inst10|WideOr0~0_combout  & (!\VROM_inst10|Equal9~1_combout  & !\VROM_inst10|Equal5~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr0~0_combout ),
	.datac(\VROM_inst10|Equal9~1_combout ),
	.datad(\VROM_inst10|Equal5~1_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~1 .lut_mask = 16'h0003;
defparam \Controller_inst2|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneive_lcell_comb \VROM_inst10|WideOr4 (
// Equation(s):
// \VROM_inst10|WideOr4~combout  = (\VROM_inst10|Equal4~2_combout ) # ((\VROM_inst10|Equal5~1_combout ) # (!\VROM_inst10|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~2_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VROM_inst10|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr4 .lut_mask = 16'hFCFF;
defparam \VROM_inst10|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \Controller_inst2|Selector4~1 (
// Equation(s):
// \Controller_inst2|Selector4~1_combout  = (\VROM_inst10|Equal9~1_combout ) # ((\VROM_inst10|WideOr12~combout  & (\Controller_inst2|Selector4~0_combout  & !\VROM_inst10|DOUT [0])))

	.dataa(\VROM_inst10|WideOr12~combout ),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\VROM_inst10|Equal9~1_combout ),
	.datad(\VROM_inst10|DOUT [0]),
	.cin(gnd),
	.combout(\Controller_inst2|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Selector4~1 .lut_mask = 16'hF0F8;
defparam \Controller_inst2|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \VROM_inst10|Equal2~0 (
// Equation(s):
// \VROM_inst10|Equal2~0_combout  = (\Inst_Fetch_inst3|PC [3] & (!\Inst_Fetch_inst3|PC [5] & !\Inst_Fetch_inst3|PC [4]))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [5]),
	.datad(\Inst_Fetch_inst3|PC [4]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal2~0 .lut_mask = 16'h000A;
defparam \VROM_inst10|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \VROM_inst10|Equal2~1 (
// Equation(s):
// \VROM_inst10|Equal2~1_combout  = (!\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal2~0_combout  & (\VROM_inst10|Equal0~7_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VROM_inst10|Equal0~7_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal2~1 .lut_mask = 16'h4000;
defparam \VROM_inst10|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneive_lcell_comb \VROM_inst10|WideOr5~0 (
// Equation(s):
// \VROM_inst10|WideOr5~0_combout  = (!\VROM_inst10|Equal2~1_combout  & (!\VROM_inst10|Equal4~2_combout  & !\VROM_inst10|Equal5~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~1_combout ),
	.datac(\VROM_inst10|Equal4~2_combout ),
	.datad(\VROM_inst10|Equal5~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr5~0 .lut_mask = 16'h0003;
defparam \VROM_inst10|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneive_lcell_comb \VROM_inst10|WideOr6~1 (
// Equation(s):
// \VROM_inst10|WideOr6~1_combout  = (\Inst_Fetch_inst3|PC [3] & (((!\VROM_inst10|Equal1~0_combout )))) # (!\Inst_Fetch_inst3|PC [3] & ((\Inst_Fetch_inst3|PC [5]) # ((!\VROM_inst10|Equal1~0_combout  & !\VROM_inst10|Equal0~8_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal1~0_combout ),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr6~1 .lut_mask = 16'h2E2F;
defparam \VROM_inst10|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneive_lcell_comb \VROM_inst10|WideOr6~2 (
// Equation(s):
// \VROM_inst10|WideOr6~2_combout  = (\VROM_inst10|WideOr1~3_combout  & (\VROM_inst10|WideOr5~0_combout  & ((\VROM_inst10|WideOr6~0_combout ) # (!\VROM_inst10|WideOr6~1_combout ))))

	.dataa(\VROM_inst10|WideOr6~1_combout ),
	.datab(\VROM_inst10|WideOr1~3_combout ),
	.datac(\VROM_inst10|WideOr6~0_combout ),
	.datad(\VROM_inst10|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr6~2 .lut_mask = 16'hC400;
defparam \VROM_inst10|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \VRAM_inst11|regs~227feeder (
// Equation(s):
// \VRAM_inst11|regs~227feeder_combout  = \RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux60~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~227feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneive_lcell_comb \VROM_inst10|WideOr7 (
// Equation(s):
// \VROM_inst10|WideOr7~combout  = (\VROM_inst10|Equal1~2_combout ) # ((\VROM_inst10|WideOr6~0_combout ) # (\VROM_inst10|Equal5~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal1~2_combout ),
	.datac(\VROM_inst10|WideOr6~0_combout ),
	.datad(\VROM_inst10|Equal5~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr7 .lut_mask = 16'hFFFC;
defparam \VROM_inst10|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneive_lcell_comb \MUX_inst7|RES[0]~1 (
// Equation(s):
// \MUX_inst7|RES[0]~1_combout  = (\VROM_inst10|WideOr1~combout  & ((\VROM_inst10|WideOr7~combout ))) # (!\VROM_inst10|WideOr1~combout  & (!\VROM_inst10|WideOr9~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr1~combout ),
	.datac(\VROM_inst10|WideOr9~0_combout ),
	.datad(\VROM_inst10|WideOr7~combout ),
	.cin(gnd),
	.combout(\MUX_inst7|RES[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst7|RES[0]~1 .lut_mask = 16'hCF03;
defparam \MUX_inst7|RES[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \VROM_inst10|WideOr5 (
// Equation(s):
// \VROM_inst10|WideOr5~combout  = (\VROM_inst10|Equal2~1_combout ) # ((\VROM_inst10|Equal5~1_combout ) # ((\VROM_inst10|Equal3~0_combout ) # (\VROM_inst10|Equal4~2_combout )))

	.dataa(\VROM_inst10|Equal2~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\VROM_inst10|Equal3~0_combout ),
	.datad(\VROM_inst10|Equal4~2_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr5 .lut_mask = 16'hFFFE;
defparam \VROM_inst10|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneive_lcell_comb \MUX_inst7|RES[2]~2 (
// Equation(s):
// \MUX_inst7|RES[2]~2_combout  = (\VROM_inst10|WideOr1~combout  & ((\VROM_inst10|WideOr5~combout ))) # (!\VROM_inst10|WideOr1~combout  & (\VROM_inst10|WideOr8~combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr1~combout ),
	.datac(\VROM_inst10|WideOr8~combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\MUX_inst7|RES[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst7|RES[2]~2 .lut_mask = 16'hFC30;
defparam \MUX_inst7|RES[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \Controller_inst2|RegWr~0 (
// Equation(s):
// \Controller_inst2|RegWr~0_combout  = ((\VROM_inst10|WideOr1~3_combout  & (!\VROM_inst10|Equal5~1_combout  & !\VROM_inst10|Equal9~1_combout ))) # (!\VROM_inst10|WideOr0~0_combout )

	.dataa(\VROM_inst10|WideOr0~0_combout ),
	.datab(\VROM_inst10|WideOr1~3_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VROM_inst10|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|RegWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|RegWr~0 .lut_mask = 16'h555D;
defparam \Controller_inst2|RegWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneive_lcell_comb \MUX_inst7|RES[1]~0 (
// Equation(s):
// \MUX_inst7|RES[1]~0_combout  = (\VROM_inst10|WideOr1~combout  & (\VROM_inst10|WideOr6~2_combout )) # (!\VROM_inst10|WideOr1~combout  & ((\VROM_inst10|Equal3~0_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\VROM_inst10|Equal3~0_combout ),
	.datad(\VROM_inst10|WideOr1~combout ),
	.cin(gnd),
	.combout(\MUX_inst7|RES[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst7|RES[1]~0 .lut_mask = 16'hCCF0;
defparam \MUX_inst7|RES[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \RegFile_inst|regs[7][31]~6 (
// Equation(s):
// \RegFile_inst|regs[7][31]~6_combout  = (\MUX_inst7|RES[0]~1_combout  & (\MUX_inst7|RES[2]~2_combout  & (\Controller_inst2|RegWr~0_combout  & \MUX_inst7|RES[1]~0_combout )))

	.dataa(\MUX_inst7|RES[0]~1_combout ),
	.datab(\MUX_inst7|RES[2]~2_combout ),
	.datac(\Controller_inst2|RegWr~0_combout ),
	.datad(\MUX_inst7|RES[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[7][31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[7][31]~6 .lut_mask = 16'h8000;
defparam \RegFile_inst|regs[7][31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \RegFile_inst|regs[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \RegFile_inst|regs[5][31]~3 (
// Equation(s):
// \RegFile_inst|regs[5][31]~3_combout  = (\MUX_inst7|RES[2]~2_combout  & (!\MUX_inst7|RES[1]~0_combout  & (\MUX_inst7|RES[0]~1_combout  & \Controller_inst2|RegWr~0_combout )))

	.dataa(\MUX_inst7|RES[2]~2_combout ),
	.datab(\MUX_inst7|RES[1]~0_combout ),
	.datac(\MUX_inst7|RES[0]~1_combout ),
	.datad(\Controller_inst2|RegWr~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[5][31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[5][31]~3 .lut_mask = 16'h2000;
defparam \RegFile_inst|regs[5][31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \RegFile_inst|regs[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \RegFile_inst|regs[6][31]~4 (
// Equation(s):
// \RegFile_inst|regs[6][31]~4_combout  = (\MUX_inst7|RES[2]~2_combout  & (\MUX_inst7|RES[1]~0_combout  & (!\MUX_inst7|RES[0]~1_combout  & \Controller_inst2|RegWr~0_combout )))

	.dataa(\MUX_inst7|RES[2]~2_combout ),
	.datab(\MUX_inst7|RES[1]~0_combout ),
	.datac(\MUX_inst7|RES[0]~1_combout ),
	.datad(\Controller_inst2|RegWr~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[6][31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[6][31]~4 .lut_mask = 16'h0800;
defparam \RegFile_inst|regs[6][31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \RegFile_inst|regs[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \RegFile_inst|regs[4][31]~5 (
// Equation(s):
// \RegFile_inst|regs[4][31]~5_combout  = (!\MUX_inst7|RES[0]~1_combout  & (\MUX_inst7|RES[2]~2_combout  & (\Controller_inst2|RegWr~0_combout  & !\MUX_inst7|RES[1]~0_combout )))

	.dataa(\MUX_inst7|RES[0]~1_combout ),
	.datab(\MUX_inst7|RES[2]~2_combout ),
	.datac(\Controller_inst2|RegWr~0_combout ),
	.datad(\MUX_inst7|RES[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[4][31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[4][31]~5 .lut_mask = 16'h0040;
defparam \RegFile_inst|regs[4][31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \RegFile_inst|regs[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \RegFile_inst|Mux61~0 (
// Equation(s):
// \RegFile_inst|Mux61~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][2]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][2]~q )))))

	.dataa(\RegFile_inst|regs[6][2]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][2]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux61~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \RegFile_inst|Mux61~1 (
// Equation(s):
// \RegFile_inst|Mux61~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux61~0_combout  & (\RegFile_inst|regs[7][2]~q )) # (!\RegFile_inst|Mux61~0_combout  & ((\RegFile_inst|regs[5][2]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux61~0_combout ))))

	.dataa(\RegFile_inst|regs[7][2]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[5][2]~q ),
	.datad(\RegFile_inst|Mux61~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux61~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \RegFile_inst|regs[2][31]~0 (
// Equation(s):
// \RegFile_inst|regs[2][31]~0_combout  = (!\MUX_inst7|RES[2]~2_combout  & (\MUX_inst7|RES[1]~0_combout  & (!\MUX_inst7|RES[0]~1_combout  & \Controller_inst2|RegWr~0_combout )))

	.dataa(\MUX_inst7|RES[2]~2_combout ),
	.datab(\MUX_inst7|RES[1]~0_combout ),
	.datac(\MUX_inst7|RES[0]~1_combout ),
	.datad(\Controller_inst2|RegWr~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[2][31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[2][31]~0 .lut_mask = 16'h0400;
defparam \RegFile_inst|regs[2][31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \RegFile_inst|regs[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \RegFile_inst|regs[1][31]~1 (
// Equation(s):
// \RegFile_inst|regs[1][31]~1_combout  = (!\MUX_inst7|RES[2]~2_combout  & (!\MUX_inst7|RES[1]~0_combout  & (\MUX_inst7|RES[0]~1_combout  & \Controller_inst2|RegWr~0_combout )))

	.dataa(\MUX_inst7|RES[2]~2_combout ),
	.datab(\MUX_inst7|RES[1]~0_combout ),
	.datac(\MUX_inst7|RES[0]~1_combout ),
	.datad(\Controller_inst2|RegWr~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[1][31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[1][31]~1 .lut_mask = 16'h1000;
defparam \RegFile_inst|regs[1][31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \RegFile_inst|regs[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \RegFile_inst|Mux61~2 (
// Equation(s):
// \RegFile_inst|Mux61~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][2]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][2]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux61~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \RegFile_inst|Mux61~3 (
// Equation(s):
// \RegFile_inst|Mux61~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux61~2_combout  & (\RegFile_inst|regs[3][2]~q )) # (!\RegFile_inst|Mux61~2_combout  & ((\RegFile_inst|regs[2][2]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux61~2_combout ))))

	.dataa(\RegFile_inst|regs[3][2]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][2]~q ),
	.datad(\RegFile_inst|Mux61~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux61~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneive_lcell_comb \RegFile_inst|Mux61~4 (
// Equation(s):
// \RegFile_inst|Mux61~4_combout  = (\VROM_inst10|Equal3~0_combout  & (((\RegFile_inst|Mux61~1_combout )))) # (!\VROM_inst10|Equal3~0_combout  & ((\VROM_inst10|WideOr5~0_combout  & ((\RegFile_inst|Mux61~3_combout ))) # (!\VROM_inst10|WideOr5~0_combout  & 
// (\RegFile_inst|Mux61~1_combout ))))

	.dataa(\VROM_inst10|Equal3~0_combout ),
	.datab(\VROM_inst10|WideOr5~0_combout ),
	.datac(\RegFile_inst|Mux61~1_combout ),
	.datad(\RegFile_inst|Mux61~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux61~4 .lut_mask = 16'hF4B0;
defparam \RegFile_inst|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~353feeder (
// Equation(s):
// \VRAM_inst11|regs~353feeder_combout  = \RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux62~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~353feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~288feeder (
// Equation(s):
// \VRAM_inst11|regs~288feeder_combout  = \RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux63~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~288feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~869 (
// Equation(s):
// \VRAM_inst11|regs~869_combout  = (!\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux29~3_combout  & (\ALU_inst|Mux28~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux30~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux28~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~869_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~869 .lut_mask = 16'h1000;
defparam \VRAM_inst11|regs~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~884 (
// Equation(s):
// \VRAM_inst11|regs~884_combout  = (\VROM_inst10|Equal5~0_combout  & (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & \VRAM_inst11|regs~869_combout )))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~869_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~884_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~884 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \VRAM_inst11|regs~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~288 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneive_lcell_comb \VRAM_inst11|regs~871 (
// Equation(s):
// \VRAM_inst11|regs~871_combout  = (\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux30~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux30~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~871_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~871 .lut_mask = 16'h0800;
defparam \VRAM_inst11|regs~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneive_lcell_comb \VRAM_inst11|regs~886 (
// Equation(s):
// \VRAM_inst11|regs~886_combout  = (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal5~0_combout  & \VRAM_inst11|regs~871_combout )))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~871_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~886_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~886 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \VRAM_inst11|regs~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~416 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~927 (
// Equation(s):
// \VRAM_inst11|regs~927_combout  = !\RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux63~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~927_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~927 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \VRAM_inst11|regs~870 (
// Equation(s):
// \VRAM_inst11|regs~870_combout  = (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux29~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~870_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~870 .lut_mask = 16'h0100;
defparam \VRAM_inst11|regs~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~885 (
// Equation(s):
// \VRAM_inst11|regs~885_combout  = (\VROM_inst10|Equal5~0_combout  & (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & \VRAM_inst11|regs~870_combout )))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~870_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~885_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~885 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \VRAM_inst11|regs~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~927_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~32 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|regs~868 (
// Equation(s):
// \VRAM_inst11|regs~868_combout  = (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux30~3_combout  & (\ALU_inst|Mux29~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~868_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~868 .lut_mask = 16'h1000;
defparam \VRAM_inst11|regs~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~883 (
// Equation(s):
// \VRAM_inst11|regs~883_combout  = (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal5~0_combout  & \VRAM_inst11|regs~868_combout )))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~868_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~883_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~883 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N19
dffeas \VRAM_inst11|regs~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~160 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~856 (
// Equation(s):
// \VRAM_inst11|regs~856_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~160_q ))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~32_q ))))

	.dataa(\VRAM_inst11|regs~32_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~160_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~856_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~856 .lut_mask = 16'hFC11;
defparam \VRAM_inst11|regs~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~857 (
// Equation(s):
// \VRAM_inst11|regs~857_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~856_combout  & ((\VRAM_inst11|regs~416_q ))) # (!\VRAM_inst11|regs~856_combout  & (\VRAM_inst11|regs~288_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~856_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~288_q ),
	.datac(\VRAM_inst11|regs~416_q ),
	.datad(\VRAM_inst11|regs~856_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~857_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~857 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneive_lcell_comb \VRAM_inst11|regs~128feeder (
// Equation(s):
// \VRAM_inst11|regs~128feeder_combout  = \RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux63~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~128feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~873 (
// Equation(s):
// \VRAM_inst11|regs~873_combout  = (\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux31~3_combout  & !\ALU_inst|Mux28~3_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux31~3_combout ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~873_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~873 .lut_mask = 16'h0002;
defparam \VRAM_inst11|regs~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|regs~888 (
// Equation(s):
// \VRAM_inst11|regs~888_combout  = (\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal5~0_combout  & \VRAM_inst11|regs~873_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~873_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~888_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~888 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \VRAM_inst11|regs~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~128 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~875 (
// Equation(s):
// \VRAM_inst11|regs~875_combout  = (\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux30~3_combout  & (\ALU_inst|Mux29~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~875_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~875 .lut_mask = 16'h0020;
defparam \VRAM_inst11|regs~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|regs~890 (
// Equation(s):
// \VRAM_inst11|regs~890_combout  = (!\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal5~0_combout  & (\Inst_Fetch_inst3|PC [2] & \VRAM_inst11|regs~875_combout )))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~875_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~890_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~890 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \VRAM_inst11|regs~384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~384 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \VRAM_inst11|regs~928 (
// Equation(s):
// \VRAM_inst11|regs~928_combout  = !\RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux63~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~928_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~928 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \VRAM_inst11|regs~874 (
// Equation(s):
// \VRAM_inst11|regs~874_combout  = (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux30~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\ALU_inst|Mux30~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~874_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~874 .lut_mask = 16'h0001;
defparam \VRAM_inst11|regs~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneive_lcell_comb \VRAM_inst11|regs~889 (
// Equation(s):
// \VRAM_inst11|regs~889_combout  = (\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal5~0_combout  & \VRAM_inst11|regs~874_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~874_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~889_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~889 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \VRAM_inst11|regs~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~928_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~0 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~872 (
// Equation(s):
// \VRAM_inst11|regs~872_combout  = (\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux30~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux30~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~872_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~872 .lut_mask = 16'h0002;
defparam \VRAM_inst11|regs~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|regs~887 (
// Equation(s):
// \VRAM_inst11|regs~887_combout  = (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal5~0_combout  & \VRAM_inst11|regs~872_combout )))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~872_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~887_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~887 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \VRAM_inst11|regs~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~256 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~858 (
// Equation(s):
// \VRAM_inst11|regs~858_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~256_q ))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~0_q ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~0_q ),
	.datac(\VRAM_inst11|regs~256_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~858_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~858 .lut_mask = 16'hFA11;
defparam \VRAM_inst11|regs~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneive_lcell_comb \VRAM_inst11|regs~859 (
// Equation(s):
// \VRAM_inst11|regs~859_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~858_combout  & ((\VRAM_inst11|regs~384_q ))) # (!\VRAM_inst11|regs~858_combout  & (\VRAM_inst11|regs~128_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~858_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~128_q ),
	.datac(\VRAM_inst11|regs~384_q ),
	.datad(\VRAM_inst11|regs~858_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~859_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~859 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \VRAM_inst11|regs~860 (
// Equation(s):
// \VRAM_inst11|regs~860_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~857_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~859_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~857_combout ),
	.datad(\VRAM_inst11|regs~859_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~860_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~860 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \VRAM_inst11|regs~480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux63~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~480 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \VRAM_inst11|regs~352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~352 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~878 (
// Equation(s):
// \VRAM_inst11|regs~878_combout  = (\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux30~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux28~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~878_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~878 .lut_mask = 16'h0200;
defparam \VRAM_inst11|regs~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneive_lcell_comb \VRAM_inst11|regs~893 (
// Equation(s):
// \VRAM_inst11|regs~893_combout  = (\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal5~0_combout  & \VRAM_inst11|regs~878_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~878_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~893_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~893 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \VRAM_inst11|regs~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~96 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \VRAM_inst11|regs~224feeder (
// Equation(s):
// \VRAM_inst11|regs~224feeder_combout  = \RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux63~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~224feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \VRAM_inst11|regs~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~224 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~861 (
// Equation(s):
// \VRAM_inst11|regs~861_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~224_q ))) # (!\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~96_q ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~96_q ),
	.datad(\VRAM_inst11|regs~224_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~861_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~861 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~862 (
// Equation(s):
// \VRAM_inst11|regs~862_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~861_combout  & (\VRAM_inst11|regs~480_q )) # (!\VRAM_inst11|regs~861_combout  & ((\VRAM_inst11|regs~352_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~861_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~480_q ),
	.datac(\VRAM_inst11|regs~352_q ),
	.datad(\VRAM_inst11|regs~861_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~862_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~862 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \VRAM_inst11|regs~448feeder (
// Equation(s):
// \VRAM_inst11|regs~448feeder_combout  = \RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux63~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~448feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~867 (
// Equation(s):
// \VRAM_inst11|regs~867_combout  = (\VRAM_inst11|regs~880_combout  & (\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux29~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\VRAM_inst11|regs~880_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~867_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~867 .lut_mask = 16'h0080;
defparam \VRAM_inst11|regs~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \VRAM_inst11|regs~448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~448 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~865 (
// Equation(s):
// \VRAM_inst11|regs~865_combout  = (!\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux30~3_combout  & (\ALU_inst|Mux29~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~865_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~865 .lut_mask = 16'h0040;
defparam \VRAM_inst11|regs~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \VRAM_inst11|regs~881 (
// Equation(s):
// \VRAM_inst11|regs~881_combout  = (!\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal5~0_combout  & (\Inst_Fetch_inst3|PC [2] & \VRAM_inst11|regs~865_combout )))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~865_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~881_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~881 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \VRAM_inst11|regs~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~192 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~926 (
// Equation(s):
// \VRAM_inst11|regs~926_combout  = !\RegFile_inst|Mux63~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux63~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~926_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~926 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~866 (
// Equation(s):
// \VRAM_inst11|regs~866_combout  = (!\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux29~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~866_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~866 .lut_mask = 16'h0004;
defparam \VRAM_inst11|regs~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~882 (
// Equation(s):
// \VRAM_inst11|regs~882_combout  = (!\Inst_Fetch_inst3|PC [3] & (\VROM_inst10|Equal5~0_combout  & (\Inst_Fetch_inst3|PC [2] & \VRAM_inst11|regs~866_combout )))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~866_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~882_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~882 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \VRAM_inst11|regs~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~926_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~64 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~864 (
// Equation(s):
// \VRAM_inst11|regs~864_combout  = (\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~880_combout  & (!\ALU_inst|Mux29~3_combout  & !\ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~880_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~864_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~864 .lut_mask = 16'h0008;
defparam \VRAM_inst11|regs~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \VRAM_inst11|regs~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~320 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~854 (
// Equation(s):
// \VRAM_inst11|regs~854_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~320_q ))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~64_q ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~64_q ),
	.datac(\VRAM_inst11|regs~320_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~854_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~854 .lut_mask = 16'hFA11;
defparam \VRAM_inst11|regs~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \VRAM_inst11|regs~855 (
// Equation(s):
// \VRAM_inst11|regs~855_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~854_combout  & (\VRAM_inst11|regs~448_q )) # (!\VRAM_inst11|regs~854_combout  & ((\VRAM_inst11|regs~192_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~854_combout ))))

	.dataa(\VRAM_inst11|regs~448_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~192_q ),
	.datad(\VRAM_inst11|regs~854_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~855_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~855 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \VRAM_inst11|regs~863 (
// Equation(s):
// \VRAM_inst11|regs~863_combout  = (\VRAM_inst11|regs~860_combout  & (((\VRAM_inst11|regs~862_combout )) # (!\ALU_inst|Mux28~3_combout ))) # (!\VRAM_inst11|regs~860_combout  & (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~855_combout ))))

	.dataa(\VRAM_inst11|regs~860_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~862_combout ),
	.datad(\VRAM_inst11|regs~855_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~863_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~863 .lut_mask = 16'hE6A2;
defparam \VRAM_inst11|regs~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \MUX_inst8|RES[0]~31 (
// Equation(s):
// \MUX_inst8|RES[0]~31_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~863_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux31~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux31~3_combout ),
	.datad(\VRAM_inst11|regs~863_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[0]~31 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \RegFile_inst|regs[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N5
dffeas \RegFile_inst|regs[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \RegFile_inst|regs[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N19
dffeas \RegFile_inst|regs[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneive_lcell_comb \RegFile_inst|Mux63~0 (
// Equation(s):
// \RegFile_inst|Mux63~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][0]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][0]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][0]~q ),
	.datac(\RegFile_inst|regs[4][0]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux63~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneive_lcell_comb \RegFile_inst|Mux63~1 (
// Equation(s):
// \RegFile_inst|Mux63~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux63~0_combout  & (\RegFile_inst|regs[7][0]~q )) # (!\RegFile_inst|Mux63~0_combout  & ((\RegFile_inst|regs[5][0]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux63~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][0]~q ),
	.datac(\RegFile_inst|regs[5][0]~q ),
	.datad(\RegFile_inst|Mux63~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux63~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \RegFile_inst|regs[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \RegFile_inst|regs[3][31]~2 (
// Equation(s):
// \RegFile_inst|regs[3][31]~2_combout  = (\MUX_inst7|RES[0]~1_combout  & (!\MUX_inst7|RES[2]~2_combout  & (\Controller_inst2|RegWr~0_combout  & \MUX_inst7|RES[1]~0_combout )))

	.dataa(\MUX_inst7|RES[0]~1_combout ),
	.datab(\MUX_inst7|RES[2]~2_combout ),
	.datac(\Controller_inst2|RegWr~0_combout ),
	.datad(\MUX_inst7|RES[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs[3][31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs[3][31]~2 .lut_mask = 16'h2000;
defparam \RegFile_inst|regs[3][31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \RegFile_inst|regs[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \RegFile_inst|regs[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][0] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \RegFile_inst|Mux63~2 (
// Equation(s):
// \RegFile_inst|Mux63~2_combout  = (\VROM_inst10|WideOr7~combout  & (\RegFile_inst|regs[3][0]~q )) # (!\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[2][0]~q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[3][0]~q ),
	.datac(\RegFile_inst|regs[2][0]~q ),
	.datad(\VROM_inst10|WideOr7~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux63~2 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \RegFile_inst|Mux63~3 (
// Equation(s):
// \RegFile_inst|Mux63~3_combout  = (\VROM_inst10|WideOr6~2_combout  & (((\RegFile_inst|Mux63~2_combout )))) # (!\VROM_inst10|WideOr6~2_combout  & (((\RegFile_inst|regs[1][0]~q )) # (!\VROM_inst10|WideOr7~combout )))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][0]~q ),
	.datad(\RegFile_inst|Mux63~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux63~3 .lut_mask = 16'hFB51;
defparam \RegFile_inst|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \RegFile_inst|Mux63~4 (
// Equation(s):
// \RegFile_inst|Mux63~4_combout  = (\VROM_inst10|WideOr5~0_combout  & ((\VROM_inst10|Equal3~0_combout  & (\RegFile_inst|Mux63~1_combout )) # (!\VROM_inst10|Equal3~0_combout  & ((\RegFile_inst|Mux63~3_combout ))))) # (!\VROM_inst10|WideOr5~0_combout  & 
// (((\RegFile_inst|Mux63~1_combout ))))

	.dataa(\VROM_inst10|WideOr5~0_combout ),
	.datab(\VROM_inst10|Equal3~0_combout ),
	.datac(\RegFile_inst|Mux63~1_combout ),
	.datad(\RegFile_inst|Mux63~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux63~4 .lut_mask = 16'hF2D0;
defparam \RegFile_inst|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \MUX_inst6|RES[0]~7 (
// Equation(s):
// \MUX_inst6|RES[0]~7_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux63~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (\VROM_inst10|DOUT [0]))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|DOUT [0]),
	.datad(\RegFile_inst|Mux63~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[0]~7 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \ALU_inst|Add1~0 (
// Equation(s):
// \ALU_inst|Add1~0_combout  = (\MUX_inst6|RES[0]~7_combout  & (\Controller_inst2|Selector1~0_combout  & VCC)) # (!\MUX_inst6|RES[0]~7_combout  & (\Controller_inst2|Selector1~0_combout  $ (VCC)))
// \ALU_inst|Add1~1  = CARRY((!\MUX_inst6|RES[0]~7_combout  & \Controller_inst2|Selector1~0_combout ))

	.dataa(\MUX_inst6|RES[0]~7_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_inst|Add1~0_combout ),
	.cout(\ALU_inst|Add1~1 ));
// synopsys translate_off
defparam \ALU_inst|Add1~0 .lut_mask = 16'h9944;
defparam \ALU_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \ALU_inst|Mux31~1 (
// Equation(s):
// \ALU_inst|Mux31~1_combout  = (\Controller_inst2|Selector4~1_combout  & ((\ALU_inst|Add1~0_combout ))) # (!\Controller_inst2|Selector4~1_combout  & (\MUX_inst6|RES[0]~7_combout ))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[0]~7_combout ),
	.datad(\ALU_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~1 .lut_mask = 16'hFA50;
defparam \ALU_inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \ALU_inst|Add1~95 (
// Equation(s):
// \ALU_inst|Add1~95_combout  = (\Controller_inst2|Selector4~1_combout  & ((\ALU_inst|Add1~0_combout ))) # (!\Controller_inst2|Selector4~1_combout  & (\MUX_inst6|RES[0]~7_combout ))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[0]~7_combout ),
	.datad(\ALU_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~95 .lut_mask = 16'hFA50;
defparam \ALU_inst|Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneive_lcell_comb \VROM_inst10|WideOr3~0 (
// Equation(s):
// \VROM_inst10|WideOr3~0_combout  = (\VROM_inst10|Equal1~0_combout  & \Inst_Fetch_inst3|PC [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal1~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [5]),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr3~0 .lut_mask = 16'hF000;
defparam \VROM_inst10|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneive_lcell_comb \VROM_inst10|WideOr3 (
// Equation(s):
// \VROM_inst10|WideOr3~combout  = (\VROM_inst10|Equal8~1_combout ) # ((\VROM_inst10|Equal4~2_combout ) # ((\VROM_inst10|Equal3~0_combout ) # (\VROM_inst10|WideOr3~0_combout )))

	.dataa(\VROM_inst10|Equal8~1_combout ),
	.datab(\VROM_inst10|Equal4~2_combout ),
	.datac(\VROM_inst10|Equal3~0_combout ),
	.datad(\VROM_inst10|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr3 .lut_mask = 16'hFFFE;
defparam \VROM_inst10|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \RegFile_inst|Mux31~2 (
// Equation(s):
// \RegFile_inst|Mux31~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][0]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][0]~q ))))

	.dataa(\RegFile_inst|regs[4][0]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][0]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux31~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \RegFile_inst|Mux31~3 (
// Equation(s):
// \RegFile_inst|Mux31~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux31~2_combout  & ((\RegFile_inst|regs[7][0]~q ))) # (!\RegFile_inst|Mux31~2_combout  & (\RegFile_inst|regs[5][0]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux31~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[5][0]~q ),
	.datac(\RegFile_inst|regs[7][0]~q ),
	.datad(\RegFile_inst|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux31~3 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneive_lcell_comb \RegFile_inst|Mux31~0 (
// Equation(s):
// \RegFile_inst|Mux31~0_combout  = (\VROM_inst10|WideOr3~combout  & ((\VROM_inst10|WideOr4~combout ))) # (!\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[1][0]~q ) # (!\VROM_inst10|WideOr4~combout )))

	.dataa(\RegFile_inst|regs[1][0]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux31~0 .lut_mask = 16'hFA0F;
defparam \RegFile_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneive_lcell_comb \RegFile_inst|Mux31~1 (
// Equation(s):
// \RegFile_inst|Mux31~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux31~0_combout  & ((\RegFile_inst|regs[3][0]~q ))) # (!\RegFile_inst|Mux31~0_combout  & (\RegFile_inst|regs[2][0]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux31~0_combout ))))

	.dataa(\RegFile_inst|regs[2][0]~q ),
	.datab(\RegFile_inst|regs[3][0]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux31~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux31~1 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneive_lcell_comb \RegFile_inst|Mux31~4 (
// Equation(s):
// \RegFile_inst|Mux31~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux31~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux31~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(\RegFile_inst|Mux31~3_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux31~4 .lut_mask = 16'hDD88;
defparam \RegFile_inst|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \ALU_inst|Add2~0 (
// Equation(s):
// \ALU_inst|Add2~0_combout  = (\ALU_inst|Add1~95_combout  & (\RegFile_inst|Mux31~4_combout  $ (VCC))) # (!\ALU_inst|Add1~95_combout  & (\RegFile_inst|Mux31~4_combout  & VCC))
// \ALU_inst|Add2~1  = CARRY((\ALU_inst|Add1~95_combout  & \RegFile_inst|Mux31~4_combout ))

	.dataa(\ALU_inst|Add1~95_combout ),
	.datab(\RegFile_inst|Mux31~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_inst|Add2~0_combout ),
	.cout(\ALU_inst|Add2~1 ));
// synopsys translate_off
defparam \ALU_inst|Add2~0 .lut_mask = 16'h6688;
defparam \ALU_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \ALU_inst|Mux31~2 (
// Equation(s):
// \ALU_inst|Mux31~2_combout  = (\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add2~0_combout ))) # (!\Controller_inst2|Selector1~0_combout  & (\ALU_inst|Mux31~1_combout ))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\ALU_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~2 .lut_mask = 16'hFA50;
defparam \ALU_inst|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \VRAM_inst11|regs~511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~511 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \VRAM_inst11|regs~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~255 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \VRAM_inst11|regs~383feeder (
// Equation(s):
// \VRAM_inst11|regs~383feeder_combout  = \RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux32~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~383feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~383feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~383feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \VRAM_inst11|regs~383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~383 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \VRAM_inst11|regs~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~127 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \VRAM_inst11|regs~551 (
// Equation(s):
// \VRAM_inst11|regs~551_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~383_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~127_q )))))

	.dataa(\VRAM_inst11|regs~383_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~127_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~551_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~551 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \VRAM_inst11|regs~552 (
// Equation(s):
// \VRAM_inst11|regs~552_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~551_combout  & (\VRAM_inst11|regs~511_q )) # (!\VRAM_inst11|regs~551_combout  & ((\VRAM_inst11|regs~255_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~551_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~511_q ),
	.datac(\VRAM_inst11|regs~255_q ),
	.datad(\VRAM_inst11|regs~551_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~552_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~552 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \VRAM_inst11|regs~287feeder (
// Equation(s):
// \VRAM_inst11|regs~287feeder_combout  = \RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~287feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~287feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~287feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \VRAM_inst11|regs~287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~287 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \VRAM_inst11|regs~415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~415 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \VRAM_inst11|regs~159feeder (
// Equation(s):
// \VRAM_inst11|regs~159feeder_combout  = \RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux32~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~159feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \VRAM_inst11|regs~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~159 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \VRAM_inst11|regs~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~31 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneive_lcell_comb \VRAM_inst11|regs~548 (
// Equation(s):
// \VRAM_inst11|regs~548_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~159_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~31_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~159_q ),
	.datac(\VRAM_inst11|regs~31_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~548_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~548 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \VRAM_inst11|regs~549 (
// Equation(s):
// \VRAM_inst11|regs~549_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~548_combout  & ((\VRAM_inst11|regs~415_q ))) # (!\VRAM_inst11|regs~548_combout  & (\VRAM_inst11|regs~287_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~548_combout ))))

	.dataa(\VRAM_inst11|regs~287_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~415_q ),
	.datad(\VRAM_inst11|regs~548_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~549_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~549 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \VRAM_inst11|regs~191feeder (
// Equation(s):
// \VRAM_inst11|regs~191feeder_combout  = \RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux32~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~191feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \VRAM_inst11|regs~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~191 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \VRAM_inst11|regs~447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~447 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~319feeder (
// Equation(s):
// \VRAM_inst11|regs~319feeder_combout  = \RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux32~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~319feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~319feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~319feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \VRAM_inst11|regs~319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~319 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \VRAM_inst11|regs~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~63 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~546 (
// Equation(s):
// \VRAM_inst11|regs~546_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~319_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~63_q )))))

	.dataa(\VRAM_inst11|regs~319_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~63_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~546_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~546 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~547 (
// Equation(s):
// \VRAM_inst11|regs~547_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~546_combout  & ((\VRAM_inst11|regs~447_q ))) # (!\VRAM_inst11|regs~546_combout  & (\VRAM_inst11|regs~191_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~546_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~191_q ),
	.datac(\VRAM_inst11|regs~447_q ),
	.datad(\VRAM_inst11|regs~546_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~547_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~547 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~550 (
// Equation(s):
// \VRAM_inst11|regs~550_combout  = (\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux29~3_combout )) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~547_combout ))) # (!\ALU_inst|Mux29~3_combout  & 
// (\VRAM_inst11|regs~549_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~549_combout ),
	.datad(\VRAM_inst11|regs~547_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~550_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~550 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~479feeder (
// Equation(s):
// \VRAM_inst11|regs~479feeder_combout  = \RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux32~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~479feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~479feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~479feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \VRAM_inst11|regs~479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~479 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \VRAM_inst11|regs~351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~351 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \VRAM_inst11|regs~894 (
// Equation(s):
// \VRAM_inst11|regs~894_combout  = !\RegFile_inst|Mux32~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~894_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~894 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \VRAM_inst11|regs~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~894_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~95 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \VRAM_inst11|regs~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux32~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~223 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~544 (
// Equation(s):
// \VRAM_inst11|regs~544_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~223_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~95_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~95_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~223_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~544_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~544 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~545 (
// Equation(s):
// \VRAM_inst11|regs~545_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~544_combout  & (\VRAM_inst11|regs~479_q )) # (!\VRAM_inst11|regs~544_combout  & ((\VRAM_inst11|regs~351_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~544_combout ))))

	.dataa(\VRAM_inst11|regs~479_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~351_q ),
	.datad(\VRAM_inst11|regs~544_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~545_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~545 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \VRAM_inst11|regs~553 (
// Equation(s):
// \VRAM_inst11|regs~553_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~550_combout  & (\VRAM_inst11|regs~552_combout )) # (!\VRAM_inst11|regs~550_combout  & ((\VRAM_inst11|regs~545_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~550_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~552_combout ),
	.datac(\VRAM_inst11|regs~550_combout ),
	.datad(\VRAM_inst11|regs~545_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~553_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~553 .lut_mask = 16'hDAD0;
defparam \VRAM_inst11|regs~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \MUX_inst8|RES[31]~0 (
// Equation(s):
// \MUX_inst8|RES[31]~0_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & (\VRAM_inst11|regs~553_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux0~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\VRAM_inst11|regs~553_combout ),
	.datad(\ALU_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[31]~0 .lut_mask = 16'h7520;
defparam \MUX_inst8|RES[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \RegFile_inst|regs[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \RegFile_inst|regs[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \RegFile_inst|regs[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \RegFile_inst|Mux32~2 (
// Equation(s):
// \RegFile_inst|Mux32~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][31]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][31]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux32~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \RegFile_inst|Mux32~3 (
// Equation(s):
// \RegFile_inst|Mux32~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux32~2_combout  & ((\RegFile_inst|regs[3][31]~q ))) # (!\RegFile_inst|Mux32~2_combout  & (\RegFile_inst|regs[2][31]~q )))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux32~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[2][31]~q ),
	.datac(\RegFile_inst|regs[3][31]~q ),
	.datad(\RegFile_inst|Mux32~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux32~3 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \RegFile_inst|regs[7][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N31
dffeas \RegFile_inst|regs[5][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N13
dffeas \RegFile_inst|regs[4][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \RegFile_inst|regs[6][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][31] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneive_lcell_comb \RegFile_inst|Mux32~0 (
// Equation(s):
// \RegFile_inst|Mux32~0_combout  = (\VROM_inst10|WideOr7~combout  & (\VROM_inst10|WideOr6~2_combout )) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|regs[6][31]~q ))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (\RegFile_inst|regs[4][31]~q ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[4][31]~q ),
	.datad(\RegFile_inst|regs[6][31]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux32~0 .lut_mask = 16'hDC98;
defparam \RegFile_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneive_lcell_comb \RegFile_inst|Mux32~1 (
// Equation(s):
// \RegFile_inst|Mux32~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux32~0_combout  & (\RegFile_inst|regs[7][31]~q )) # (!\RegFile_inst|Mux32~0_combout  & ((\RegFile_inst|regs[5][31]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux32~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][31]~q ),
	.datac(\RegFile_inst|regs[5][31]~q ),
	.datad(\RegFile_inst|Mux32~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux32~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \RegFile_inst|Mux32~4 (
// Equation(s):
// \RegFile_inst|Mux32~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux32~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux32~3_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux32~3_combout ),
	.datad(\RegFile_inst|Mux32~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux32~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \VRAM_inst11|regs~446feeder (
// Equation(s):
// \VRAM_inst11|regs~446feeder_combout  = \RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux33~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~446feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~446feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~446feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \VRAM_inst11|regs~446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~446 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \VRAM_inst11|regs~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~190 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~318feeder (
// Equation(s):
// \VRAM_inst11|regs~318feeder_combout  = \RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux33~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~318feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \VRAM_inst11|regs~318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~318 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \VRAM_inst11|regs~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~62 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~554 (
// Equation(s):
// \VRAM_inst11|regs~554_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~318_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~62_q )))))

	.dataa(\VRAM_inst11|regs~318_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~62_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~554_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~554 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \VRAM_inst11|regs~555 (
// Equation(s):
// \VRAM_inst11|regs~555_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~554_combout  & (\VRAM_inst11|regs~446_q )) # (!\VRAM_inst11|regs~554_combout  & ((\VRAM_inst11|regs~190_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~554_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~446_q ),
	.datac(\VRAM_inst11|regs~190_q ),
	.datad(\VRAM_inst11|regs~554_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~555_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~555 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~286feeder (
// Equation(s):
// \VRAM_inst11|regs~286feeder_combout  = \RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux33~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~286feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~286feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~286feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \VRAM_inst11|regs~286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~286 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \VRAM_inst11|regs~414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~414 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \VRAM_inst11|regs~158feeder (
// Equation(s):
// \VRAM_inst11|regs~158feeder_combout  = \RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux33~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~158feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \VRAM_inst11|regs~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~158 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \VRAM_inst11|regs~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~30 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \VRAM_inst11|regs~558 (
// Equation(s):
// \VRAM_inst11|regs~558_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~158_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~30_q )))))

	.dataa(\VRAM_inst11|regs~158_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~30_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~558_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~558 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \VRAM_inst11|regs~559 (
// Equation(s):
// \VRAM_inst11|regs~559_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~558_combout  & ((\VRAM_inst11|regs~414_q ))) # (!\VRAM_inst11|regs~558_combout  & (\VRAM_inst11|regs~286_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~558_combout ))))

	.dataa(\VRAM_inst11|regs~286_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~414_q ),
	.datad(\VRAM_inst11|regs~558_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~559_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~559 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~350feeder (
// Equation(s):
// \VRAM_inst11|regs~350feeder_combout  = \RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux33~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~350feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N31
dffeas \VRAM_inst11|regs~350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~350 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \VRAM_inst11|regs~478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~478 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \VRAM_inst11|regs~895 (
// Equation(s):
// \VRAM_inst11|regs~895_combout  = !\RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux33~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~895_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~895 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \VRAM_inst11|regs~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~895_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~94 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \VRAM_inst11|regs~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~222 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~556 (
// Equation(s):
// \VRAM_inst11|regs~556_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~222_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~94_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~94_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~222_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~556_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~556 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~557 (
// Equation(s):
// \VRAM_inst11|regs~557_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~556_combout  & ((\VRAM_inst11|regs~478_q ))) # (!\VRAM_inst11|regs~556_combout  & (\VRAM_inst11|regs~350_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~556_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~350_q ),
	.datac(\VRAM_inst11|regs~478_q ),
	.datad(\VRAM_inst11|regs~556_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~557_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~557 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|regs~560 (
// Equation(s):
// \VRAM_inst11|regs~560_combout  = (\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout ) # ((\VRAM_inst11|regs~557_combout )))) # (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~559_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~559_combout ),
	.datad(\VRAM_inst11|regs~557_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~560_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~560 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \VRAM_inst11|regs~510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~510 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \VRAM_inst11|regs~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~254 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \VRAM_inst11|regs~382feeder (
// Equation(s):
// \VRAM_inst11|regs~382feeder_combout  = \RegFile_inst|Mux33~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux33~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~382feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \VRAM_inst11|regs~382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~382 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \VRAM_inst11|regs~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux33~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~126 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \VRAM_inst11|regs~561 (
// Equation(s):
// \VRAM_inst11|regs~561_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~382_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~126_q )))))

	.dataa(\VRAM_inst11|regs~382_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~126_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~561_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~561 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \VRAM_inst11|regs~562 (
// Equation(s):
// \VRAM_inst11|regs~562_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~561_combout  & (\VRAM_inst11|regs~510_q )) # (!\VRAM_inst11|regs~561_combout  & ((\VRAM_inst11|regs~254_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~561_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~510_q ),
	.datac(\VRAM_inst11|regs~254_q ),
	.datad(\VRAM_inst11|regs~561_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~562_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~562 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~563 (
// Equation(s):
// \VRAM_inst11|regs~563_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~560_combout  & ((\VRAM_inst11|regs~562_combout ))) # (!\VRAM_inst11|regs~560_combout  & (\VRAM_inst11|regs~555_combout )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~560_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~555_combout ),
	.datac(\VRAM_inst11|regs~560_combout ),
	.datad(\VRAM_inst11|regs~562_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~563_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~563 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \RegFile_inst|regs[5][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \RegFile_inst|regs[7][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \RegFile_inst|regs[6][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \RegFile_inst|Mux1~2 (
// Equation(s):
// \RegFile_inst|Mux1~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][30]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][30]~q ))))

	.dataa(\RegFile_inst|regs[4][30]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][30]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux1~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \RegFile_inst|Mux1~3 (
// Equation(s):
// \RegFile_inst|Mux1~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux1~2_combout  & ((\RegFile_inst|regs[7][30]~q ))) # (!\RegFile_inst|Mux1~2_combout  & (\RegFile_inst|regs[5][30]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux1~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[5][30]~q ),
	.datac(\RegFile_inst|regs[7][30]~q ),
	.datad(\RegFile_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux1~3 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \RegFile_inst|regs[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \RegFile_inst|regs[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \RegFile_inst|Mux1~0 (
// Equation(s):
// \RegFile_inst|Mux1~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][30]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][30]~q ),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux1~0 .lut_mask = 16'hF0C0;
defparam \RegFile_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \RegFile_inst|regs[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \RegFile_inst|Mux1~1 (
// Equation(s):
// \RegFile_inst|Mux1~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux1~0_combout  & (\RegFile_inst|regs[3][30]~q )) # (!\RegFile_inst|Mux1~0_combout  & ((\RegFile_inst|regs[2][30]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux1~0_combout ))))

	.dataa(\RegFile_inst|regs[3][30]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|Mux1~0_combout ),
	.datad(\RegFile_inst|regs[2][30]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux1~1 .lut_mask = 16'hBCB0;
defparam \RegFile_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \RegFile_inst|Mux1~4 (
// Equation(s):
// \RegFile_inst|Mux1~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux1~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux1~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux1~3_combout ),
	.datad(\RegFile_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux1~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \RegFile_inst|regs[5][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \RegFile_inst|regs[4][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \RegFile_inst|regs[6][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \RegFile_inst|Mux3~2 (
// Equation(s):
// \RegFile_inst|Mux3~2_combout  = (\VROM_inst10|WideOr3~combout  & (((\RegFile_inst|regs[6][28]~q ) # (\VROM_inst10|WideOr4~combout )))) # (!\VROM_inst10|WideOr3~combout  & (\RegFile_inst|regs[4][28]~q  & ((!\VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|regs[4][28]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[6][28]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux3~2 .lut_mask = 16'hCCE2;
defparam \RegFile_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \RegFile_inst|Mux3~3 (
// Equation(s):
// \RegFile_inst|Mux3~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux3~2_combout  & ((\RegFile_inst|regs[7][28]~q ))) # (!\RegFile_inst|Mux3~2_combout  & (\RegFile_inst|regs[5][28]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux3~2_combout ))))

	.dataa(\RegFile_inst|regs[5][28]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][28]~q ),
	.datad(\RegFile_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux3~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \RegFile_inst|regs[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \RegFile_inst|Mux3~0 (
// Equation(s):
// \RegFile_inst|Mux3~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][28]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][28]~q ),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux3~0 .lut_mask = 16'hF0C0;
defparam \RegFile_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \RegFile_inst|regs[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[28]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \RegFile_inst|regs[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \RegFile_inst|Mux3~1 (
// Equation(s):
// \RegFile_inst|Mux3~1_combout  = (\RegFile_inst|Mux3~0_combout  & ((\RegFile_inst|regs[3][28]~q ) # ((!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux3~0_combout  & (((\VROM_inst10|WideOr3~combout  & \RegFile_inst|regs[2][28]~q ))))

	.dataa(\RegFile_inst|Mux3~0_combout ),
	.datab(\RegFile_inst|regs[3][28]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|regs[2][28]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux3~1 .lut_mask = 16'hDA8A;
defparam \RegFile_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \RegFile_inst|Mux3~4 (
// Equation(s):
// \RegFile_inst|Mux3~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux3~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux3~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux3~3_combout ),
	.datad(\RegFile_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux3~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \RegFile_inst|regs[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \RegFile_inst|regs[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \RegFile_inst|Mux4~0 (
// Equation(s):
// \RegFile_inst|Mux4~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][27]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][27]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux4~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \RegFile_inst|Mux4~1 (
// Equation(s):
// \RegFile_inst|Mux4~1_combout  = (\RegFile_inst|Mux4~0_combout  & (((\RegFile_inst|regs[3][27]~q ) # (!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux4~0_combout  & (\RegFile_inst|regs[2][27]~q  & ((\VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|regs[2][27]~q ),
	.datab(\RegFile_inst|regs[3][27]~q ),
	.datac(\RegFile_inst|Mux4~0_combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux4~1 .lut_mask = 16'hCAF0;
defparam \RegFile_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \RegFile_inst|regs[7][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \RegFile_inst|regs[4][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \RegFile_inst|regs[6][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \RegFile_inst|Mux4~2 (
// Equation(s):
// \RegFile_inst|Mux4~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][27]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][27]~q ))))

	.dataa(\RegFile_inst|regs[4][27]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][27]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux4~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \RegFile_inst|regs[5][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \RegFile_inst|Mux4~3 (
// Equation(s):
// \RegFile_inst|Mux4~3_combout  = (\RegFile_inst|Mux4~2_combout  & ((\RegFile_inst|regs[7][27]~q ) # ((!\VROM_inst10|WideOr4~combout )))) # (!\RegFile_inst|Mux4~2_combout  & (((\RegFile_inst|regs[5][27]~q  & \VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|regs[7][27]~q ),
	.datab(\RegFile_inst|Mux4~2_combout ),
	.datac(\RegFile_inst|regs[5][27]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux4~3 .lut_mask = 16'hB8CC;
defparam \RegFile_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \RegFile_inst|Mux4~4 (
// Equation(s):
// \RegFile_inst|Mux4~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux4~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux4~1_combout ))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux4~1_combout ),
	.datad(\RegFile_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux4~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|regs~442feeder (
// Equation(s):
// \VRAM_inst11|regs~442feeder_combout  = \RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux37~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~442feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~442feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~442feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \VRAM_inst11|regs~442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~442 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \VRAM_inst11|regs~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~186 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~314feeder (
// Equation(s):
// \VRAM_inst11|regs~314feeder_combout  = \RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux37~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~314feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \VRAM_inst11|regs~314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~314 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N3
dffeas \VRAM_inst11|regs~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~58 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~594 (
// Equation(s):
// \VRAM_inst11|regs~594_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~314_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~58_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~314_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~58_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~594_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~594 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~595 (
// Equation(s):
// \VRAM_inst11|regs~595_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~594_combout  & (\VRAM_inst11|regs~442_q )) # (!\VRAM_inst11|regs~594_combout  & ((\VRAM_inst11|regs~186_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~594_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~442_q ),
	.datac(\VRAM_inst11|regs~186_q ),
	.datad(\VRAM_inst11|regs~594_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~595_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~595 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N15
dffeas \VRAM_inst11|regs~506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~506 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \VRAM_inst11|regs~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~250 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \VRAM_inst11|regs~378feeder (
// Equation(s):
// \VRAM_inst11|regs~378feeder_combout  = \RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux37~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~378feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \VRAM_inst11|regs~378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~378 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \VRAM_inst11|regs~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~122 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|regs~601 (
// Equation(s):
// \VRAM_inst11|regs~601_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~378_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~122_q )))))

	.dataa(\VRAM_inst11|regs~378_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~122_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~601_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~601 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \VRAM_inst11|regs~602 (
// Equation(s):
// \VRAM_inst11|regs~602_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~601_combout  & (\VRAM_inst11|regs~506_q )) # (!\VRAM_inst11|regs~601_combout  & ((\VRAM_inst11|regs~250_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~601_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~506_q ),
	.datac(\VRAM_inst11|regs~250_q ),
	.datad(\VRAM_inst11|regs~601_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~602_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~602 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~346feeder (
// Equation(s):
// \VRAM_inst11|regs~346feeder_combout  = \RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux37~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~346feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N5
dffeas \VRAM_inst11|regs~346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~346 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \VRAM_inst11|regs~474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~474 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~899 (
// Equation(s):
// \VRAM_inst11|regs~899_combout  = !\RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux37~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~899_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~899 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \VRAM_inst11|regs~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~899_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~90 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \VRAM_inst11|regs~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~218 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~596 (
// Equation(s):
// \VRAM_inst11|regs~596_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~218_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~90_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~90_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~218_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~596_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~596 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~597 (
// Equation(s):
// \VRAM_inst11|regs~597_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~596_combout  & ((\VRAM_inst11|regs~474_q ))) # (!\VRAM_inst11|regs~596_combout  & (\VRAM_inst11|regs~346_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~596_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~346_q ),
	.datac(\VRAM_inst11|regs~474_q ),
	.datad(\VRAM_inst11|regs~596_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~597_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~597 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|regs~282feeder (
// Equation(s):
// \VRAM_inst11|regs~282feeder_combout  = \RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux37~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~282feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \VRAM_inst11|regs~282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~282 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \VRAM_inst11|regs~410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~410 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \VRAM_inst11|regs~154feeder (
// Equation(s):
// \VRAM_inst11|regs~154feeder_combout  = \RegFile_inst|Mux37~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux37~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~154feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \VRAM_inst11|regs~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~154 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \VRAM_inst11|regs~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~26 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \VRAM_inst11|regs~598 (
// Equation(s):
// \VRAM_inst11|regs~598_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~154_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~26_q )))))

	.dataa(\VRAM_inst11|regs~154_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~26_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~598_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~598 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \VRAM_inst11|regs~599 (
// Equation(s):
// \VRAM_inst11|regs~599_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~598_combout  & ((\VRAM_inst11|regs~410_q ))) # (!\VRAM_inst11|regs~598_combout  & (\VRAM_inst11|regs~282_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~598_combout ))))

	.dataa(\VRAM_inst11|regs~282_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~410_q ),
	.datad(\VRAM_inst11|regs~598_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~599_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~599 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~600 (
// Equation(s):
// \VRAM_inst11|regs~600_combout  = (\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout ) # ((\VRAM_inst11|regs~597_combout )))) # (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~599_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~597_combout ),
	.datad(\VRAM_inst11|regs~599_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~600_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~600 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~603 (
// Equation(s):
// \VRAM_inst11|regs~603_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~600_combout  & ((\VRAM_inst11|regs~602_combout ))) # (!\VRAM_inst11|regs~600_combout  & (\VRAM_inst11|regs~595_combout )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~600_combout ))))

	.dataa(\VRAM_inst11|regs~595_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~602_combout ),
	.datad(\VRAM_inst11|regs~600_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~603_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~603 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \RegFile_inst|regs[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \RegFile_inst|regs[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[26]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \RegFile_inst|regs[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \RegFile_inst|Mux5~0 (
// Equation(s):
// \RegFile_inst|Mux5~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][26]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][26]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux5~0 .lut_mask = 16'hF0A0;
defparam \RegFile_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \RegFile_inst|Mux5~1 (
// Equation(s):
// \RegFile_inst|Mux5~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux5~0_combout  & ((\RegFile_inst|regs[3][26]~q ))) # (!\RegFile_inst|Mux5~0_combout  & (\RegFile_inst|regs[2][26]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux5~0_combout ))))

	.dataa(\RegFile_inst|regs[2][26]~q ),
	.datab(\RegFile_inst|regs[3][26]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux5~1 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \RegFile_inst|regs[5][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \RegFile_inst|regs[4][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \RegFile_inst|regs[6][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \RegFile_inst|Mux5~2 (
// Equation(s):
// \RegFile_inst|Mux5~2_combout  = (\VROM_inst10|WideOr3~combout  & (((\RegFile_inst|regs[6][26]~q ) # (\VROM_inst10|WideOr4~combout )))) # (!\VROM_inst10|WideOr3~combout  & (\RegFile_inst|regs[4][26]~q  & ((!\VROM_inst10|WideOr4~combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[4][26]~q ),
	.datac(\RegFile_inst|regs[6][26]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux5~2 .lut_mask = 16'hAAE4;
defparam \RegFile_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \RegFile_inst|Mux5~3 (
// Equation(s):
// \RegFile_inst|Mux5~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux5~2_combout  & ((\RegFile_inst|regs[7][26]~q ))) # (!\RegFile_inst|Mux5~2_combout  & (\RegFile_inst|regs[5][26]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux5~2_combout ))))

	.dataa(\RegFile_inst|regs[5][26]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][26]~q ),
	.datad(\RegFile_inst|Mux5~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux5~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \RegFile_inst|Mux5~4 (
// Equation(s):
// \RegFile_inst|Mux5~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux5~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux5~1_combout ))

	.dataa(gnd),
	.datab(\RegFile_inst|Mux5~1_combout ),
	.datac(\RegFile_inst|Mux5~3_combout ),
	.datad(\VROM_inst10|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux5~4 .lut_mask = 16'hF0CC;
defparam \RegFile_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \RegFile_inst|regs[4][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \RegFile_inst|regs[6][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \RegFile_inst|Mux6~2 (
// Equation(s):
// \RegFile_inst|Mux6~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][25]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][25]~q ))))

	.dataa(\RegFile_inst|regs[4][25]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][25]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux6~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \RegFile_inst|regs[5][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \RegFile_inst|regs[7][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \RegFile_inst|Mux6~3 (
// Equation(s):
// \RegFile_inst|Mux6~3_combout  = (\RegFile_inst|Mux6~2_combout  & (((\RegFile_inst|regs[7][25]~q )) # (!\VROM_inst10|WideOr4~combout ))) # (!\RegFile_inst|Mux6~2_combout  & (\VROM_inst10|WideOr4~combout  & (\RegFile_inst|regs[5][25]~q )))

	.dataa(\RegFile_inst|Mux6~2_combout ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[5][25]~q ),
	.datad(\RegFile_inst|regs[7][25]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux6~3 .lut_mask = 16'hEA62;
defparam \RegFile_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \RegFile_inst|regs[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \RegFile_inst|regs[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \RegFile_inst|Mux6~0 (
// Equation(s):
// \RegFile_inst|Mux6~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][25]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][25]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux6~0 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \RegFile_inst|Mux6~1 (
// Equation(s):
// \RegFile_inst|Mux6~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux6~0_combout  & (\RegFile_inst|regs[3][25]~q )) # (!\RegFile_inst|Mux6~0_combout  & ((\RegFile_inst|regs[2][25]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux6~0_combout ))))

	.dataa(\RegFile_inst|regs[3][25]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[2][25]~q ),
	.datad(\RegFile_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux6~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \RegFile_inst|Mux6~4 (
// Equation(s):
// \RegFile_inst|Mux6~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux6~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux6~1_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux6~3_combout ),
	.datad(\RegFile_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux6~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N19
dffeas \VRAM_inst11|regs~504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux39~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~504 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \VRAM_inst11|regs~376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~376 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \VRAM_inst11|regs~248feeder (
// Equation(s):
// \VRAM_inst11|regs~248feeder_combout  = \RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux39~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~248feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \VRAM_inst11|regs~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~248 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \VRAM_inst11|regs~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~120 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \VRAM_inst11|regs~621 (
// Equation(s):
// \VRAM_inst11|regs~621_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~248_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~120_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~248_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~120_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~621_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~621 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~622 (
// Equation(s):
// \VRAM_inst11|regs~622_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~621_combout  & (\VRAM_inst11|regs~504_q )) # (!\VRAM_inst11|regs~621_combout  & ((\VRAM_inst11|regs~376_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~621_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~504_q ),
	.datac(\VRAM_inst11|regs~376_q ),
	.datad(\VRAM_inst11|regs~621_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~622_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~622 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \VRAM_inst11|regs~472feeder (
// Equation(s):
// \VRAM_inst11|regs~472feeder_combout  = \RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~472feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \VRAM_inst11|regs~472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~472 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \VRAM_inst11|regs~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~216 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|regs~901 (
// Equation(s):
// \VRAM_inst11|regs~901_combout  = !\RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux39~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~901_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~901 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \VRAM_inst11|regs~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~901_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~88 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \VRAM_inst11|regs~344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~344 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~614 (
// Equation(s):
// \VRAM_inst11|regs~614_combout  = (\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~344_q ) # (\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~88_q  & ((!\ALU_inst|Mux27~3_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~88_q ),
	.datac(\VRAM_inst11|regs~344_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~614_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~614 .lut_mask = 16'hAAB1;
defparam \VRAM_inst11|regs~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \VRAM_inst11|regs~615 (
// Equation(s):
// \VRAM_inst11|regs~615_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~614_combout  & (\VRAM_inst11|regs~472_q )) # (!\VRAM_inst11|regs~614_combout  & ((\VRAM_inst11|regs~216_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~614_combout ))))

	.dataa(\VRAM_inst11|regs~472_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~216_q ),
	.datad(\VRAM_inst11|regs~614_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~615_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~615 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~312feeder (
// Equation(s):
// \VRAM_inst11|regs~312feeder_combout  = \RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~312feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \VRAM_inst11|regs~312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~312 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \VRAM_inst11|regs~440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~440 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~184feeder (
// Equation(s):
// \VRAM_inst11|regs~184feeder_combout  = \RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux39~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~184feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \VRAM_inst11|regs~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~184 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N5
dffeas \VRAM_inst11|regs~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~56 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~616 (
// Equation(s):
// \VRAM_inst11|regs~616_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~184_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~56_q )))))

	.dataa(\VRAM_inst11|regs~184_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~56_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~616_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~616 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~617 (
// Equation(s):
// \VRAM_inst11|regs~617_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~616_combout  & ((\VRAM_inst11|regs~440_q ))) # (!\VRAM_inst11|regs~616_combout  & (\VRAM_inst11|regs~312_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~616_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~312_q ),
	.datac(\VRAM_inst11|regs~440_q ),
	.datad(\VRAM_inst11|regs~616_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~617_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~617 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \VRAM_inst11|regs~152feeder (
// Equation(s):
// \VRAM_inst11|regs~152feeder_combout  = \RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux39~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~152feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \VRAM_inst11|regs~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~152 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \VRAM_inst11|regs~408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~408 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~280feeder (
// Equation(s):
// \VRAM_inst11|regs~280feeder_combout  = \RegFile_inst|Mux39~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~280feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \VRAM_inst11|regs~280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~280 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \VRAM_inst11|regs~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~24 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \VRAM_inst11|regs~618 (
// Equation(s):
// \VRAM_inst11|regs~618_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~280_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~24_q )))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~280_q ),
	.datac(\VRAM_inst11|regs~24_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~618_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~618 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~619 (
// Equation(s):
// \VRAM_inst11|regs~619_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~618_combout  & ((\VRAM_inst11|regs~408_q ))) # (!\VRAM_inst11|regs~618_combout  & (\VRAM_inst11|regs~152_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~618_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~152_q ),
	.datac(\VRAM_inst11|regs~408_q ),
	.datad(\VRAM_inst11|regs~618_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~619_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~619 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \VRAM_inst11|regs~620 (
// Equation(s):
// \VRAM_inst11|regs~620_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~617_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~619_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~617_combout ),
	.datad(\VRAM_inst11|regs~619_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~620_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~620 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~623 (
// Equation(s):
// \VRAM_inst11|regs~623_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~620_combout  & (\VRAM_inst11|regs~622_combout )) # (!\VRAM_inst11|regs~620_combout  & ((\VRAM_inst11|regs~615_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~620_combout ))))

	.dataa(\VRAM_inst11|regs~622_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~615_combout ),
	.datad(\VRAM_inst11|regs~620_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~623_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~623 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \RegFile_inst|regs[4][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \RegFile_inst|regs[6][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \RegFile_inst|Mux9~2 (
// Equation(s):
// \RegFile_inst|Mux9~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][22]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][22]~q ))))

	.dataa(\RegFile_inst|regs[4][22]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][22]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux9~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N7
dffeas \RegFile_inst|regs[7][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \RegFile_inst|regs[5][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \RegFile_inst|Mux9~3 (
// Equation(s):
// \RegFile_inst|Mux9~3_combout  = (\RegFile_inst|Mux9~2_combout  & (((\RegFile_inst|regs[7][22]~q )) # (!\VROM_inst10|WideOr4~combout ))) # (!\RegFile_inst|Mux9~2_combout  & (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[5][22]~q ))))

	.dataa(\RegFile_inst|Mux9~2_combout ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][22]~q ),
	.datad(\RegFile_inst|regs[5][22]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux9~3 .lut_mask = 16'hE6A2;
defparam \RegFile_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \RegFile_inst|regs[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \RegFile_inst|Mux9~0 (
// Equation(s):
// \RegFile_inst|Mux9~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][22]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][22]~q ),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux9~0 .lut_mask = 16'hF0C0;
defparam \RegFile_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \RegFile_inst|regs[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \RegFile_inst|Mux9~1 (
// Equation(s):
// \RegFile_inst|Mux9~1_combout  = (\RegFile_inst|Mux9~0_combout  & ((\RegFile_inst|regs[3][22]~q ) # ((!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux9~0_combout  & (((\VROM_inst10|WideOr3~combout  & \RegFile_inst|regs[2][22]~q ))))

	.dataa(\RegFile_inst|regs[3][22]~q ),
	.datab(\RegFile_inst|Mux9~0_combout ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|regs[2][22]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux9~1 .lut_mask = 16'hBC8C;
defparam \RegFile_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \RegFile_inst|Mux9~4 (
// Equation(s):
// \RegFile_inst|Mux9~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux9~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux9~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux9~3_combout ),
	.datad(\RegFile_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux9~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \RegFile_inst|regs[4][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \RegFile_inst|regs[6][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \RegFile_inst|Mux10~2 (
// Equation(s):
// \RegFile_inst|Mux10~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][21]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][21]~q ))))

	.dataa(\RegFile_inst|regs[4][21]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][21]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux10~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \RegFile_inst|regs[7][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \RegFile_inst|Mux10~3 (
// Equation(s):
// \RegFile_inst|Mux10~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux10~2_combout  & ((\RegFile_inst|regs[7][21]~q ))) # (!\RegFile_inst|Mux10~2_combout  & (\RegFile_inst|regs[5][21]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (\RegFile_inst|Mux10~2_combout ))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|Mux10~2_combout ),
	.datac(\RegFile_inst|regs[5][21]~q ),
	.datad(\RegFile_inst|regs[7][21]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux10~3 .lut_mask = 16'hEC64;
defparam \RegFile_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \RegFile_inst|regs[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[21]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \RegFile_inst|regs[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \RegFile_inst|regs[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \RegFile_inst|Mux10~0 (
// Equation(s):
// \RegFile_inst|Mux10~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][21]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[1][21]~q ),
	.datac(gnd),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux10~0 .lut_mask = 16'hEE00;
defparam \RegFile_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \RegFile_inst|Mux10~1 (
// Equation(s):
// \RegFile_inst|Mux10~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux10~0_combout  & (\RegFile_inst|regs[3][21]~q )) # (!\RegFile_inst|Mux10~0_combout  & ((\RegFile_inst|regs[2][21]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux10~0_combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[3][21]~q ),
	.datac(\RegFile_inst|regs[2][21]~q ),
	.datad(\RegFile_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux10~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \RegFile_inst|Mux10~4 (
// Equation(s):
// \RegFile_inst|Mux10~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux10~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux10~3_combout ),
	.datad(\RegFile_inst|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux10~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \RegFile_inst|regs[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \RegFile_inst|regs[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneive_lcell_comb \RegFile_inst|Mux12~0 (
// Equation(s):
// \RegFile_inst|Mux12~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][19]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][19]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux12~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneive_lcell_comb \RegFile_inst|Mux12~1 (
// Equation(s):
// \RegFile_inst|Mux12~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux12~0_combout  & (\RegFile_inst|regs[3][19]~q )) # (!\RegFile_inst|Mux12~0_combout  & ((\RegFile_inst|regs[2][19]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux12~0_combout ))))

	.dataa(\RegFile_inst|regs[3][19]~q ),
	.datab(\RegFile_inst|regs[2][19]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux12~1 .lut_mask = 16'hAFC0;
defparam \RegFile_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \RegFile_inst|regs[7][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \RegFile_inst|regs[5][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \RegFile_inst|regs[6][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \RegFile_inst|regs[4][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \RegFile_inst|Mux12~2 (
// Equation(s):
// \RegFile_inst|Mux12~2_combout  = (\VROM_inst10|WideOr4~combout  & (\VROM_inst10|WideOr3~combout )) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & (\RegFile_inst|regs[6][19]~q )) # (!\VROM_inst10|WideOr3~combout  & 
// ((\RegFile_inst|regs[4][19]~q )))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[6][19]~q ),
	.datad(\RegFile_inst|regs[4][19]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux12~2 .lut_mask = 16'hD9C8;
defparam \RegFile_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \RegFile_inst|Mux12~3 (
// Equation(s):
// \RegFile_inst|Mux12~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux12~2_combout  & (\RegFile_inst|regs[7][19]~q )) # (!\RegFile_inst|Mux12~2_combout  & ((\RegFile_inst|regs[5][19]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux12~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[7][19]~q ),
	.datac(\RegFile_inst|regs[5][19]~q ),
	.datad(\RegFile_inst|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux12~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneive_lcell_comb \RegFile_inst|Mux12~4 (
// Equation(s):
// \RegFile_inst|Mux12~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux12~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux12~1_combout ),
	.datad(\RegFile_inst|Mux12~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux12~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \RegFile_inst|regs[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \RegFile_inst|regs[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \RegFile_inst|Mux13~0 (
// Equation(s):
// \RegFile_inst|Mux13~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][18]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\RegFile_inst|regs[1][18]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux13~0 .lut_mask = 16'hF0A0;
defparam \RegFile_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \RegFile_inst|Mux13~1 (
// Equation(s):
// \RegFile_inst|Mux13~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux13~0_combout  & (\RegFile_inst|regs[3][18]~q )) # (!\RegFile_inst|Mux13~0_combout  & ((\RegFile_inst|regs[2][18]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux13~0_combout ))))

	.dataa(\RegFile_inst|regs[3][18]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[2][18]~q ),
	.datad(\RegFile_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux13~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \RegFile_inst|regs[5][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \RegFile_inst|regs[7][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \RegFile_inst|regs[4][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \RegFile_inst|regs[6][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \RegFile_inst|Mux13~2 (
// Equation(s):
// \RegFile_inst|Mux13~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][18]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][18]~q ))))

	.dataa(\RegFile_inst|regs[4][18]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][18]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux13~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \RegFile_inst|Mux13~3 (
// Equation(s):
// \RegFile_inst|Mux13~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux13~2_combout  & ((\RegFile_inst|regs[7][18]~q ))) # (!\RegFile_inst|Mux13~2_combout  & (\RegFile_inst|regs[5][18]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux13~2_combout ))))

	.dataa(\RegFile_inst|regs[5][18]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][18]~q ),
	.datad(\RegFile_inst|Mux13~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux13~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \RegFile_inst|Mux13~4 (
// Equation(s):
// \RegFile_inst|Mux13~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux13~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux13~1_combout ),
	.datad(\RegFile_inst|Mux13~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux13~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \RegFile_inst|regs[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[17]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \RegFile_inst|regs[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \RegFile_inst|regs[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \RegFile_inst|Mux14~0 (
// Equation(s):
// \RegFile_inst|Mux14~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][17]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][17]~q ),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux14~0 .lut_mask = 16'hF0C0;
defparam \RegFile_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \RegFile_inst|Mux14~1 (
// Equation(s):
// \RegFile_inst|Mux14~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux14~0_combout  & (\RegFile_inst|regs[3][17]~q )) # (!\RegFile_inst|Mux14~0_combout  & ((\RegFile_inst|regs[2][17]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux14~0_combout ))))

	.dataa(\RegFile_inst|regs[3][17]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[2][17]~q ),
	.datad(\RegFile_inst|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux14~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \RegFile_inst|regs[7][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \RegFile_inst|regs[4][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \RegFile_inst|regs[6][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \RegFile_inst|Mux14~2 (
// Equation(s):
// \RegFile_inst|Mux14~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][17]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][17]~q ))))

	.dataa(\RegFile_inst|regs[4][17]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][17]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux14~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \RegFile_inst|Mux14~3 (
// Equation(s):
// \RegFile_inst|Mux14~3_combout  = (\RegFile_inst|Mux14~2_combout  & ((\RegFile_inst|regs[7][17]~q ) # ((!\VROM_inst10|WideOr4~combout )))) # (!\RegFile_inst|Mux14~2_combout  & (((\RegFile_inst|regs[5][17]~q  & \VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|regs[7][17]~q ),
	.datab(\RegFile_inst|Mux14~2_combout ),
	.datac(\RegFile_inst|regs[5][17]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux14~3 .lut_mask = 16'hB8CC;
defparam \RegFile_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \RegFile_inst|Mux14~4 (
// Equation(s):
// \RegFile_inst|Mux14~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux14~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\RegFile_inst|Mux14~1_combout ),
	.datac(\RegFile_inst|Mux14~3_combout ),
	.datad(\VROM_inst10|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux14~4 .lut_mask = 16'hF0CC;
defparam \RegFile_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N5
dffeas \RegFile_inst|regs[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \RegFile_inst|regs[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cycloneive_lcell_comb \RegFile_inst|Mux15~0 (
// Equation(s):
// \RegFile_inst|Mux15~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][16]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][16]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux15~0 .lut_mask = 16'hFA00;
defparam \RegFile_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cycloneive_lcell_comb \RegFile_inst|Mux15~1 (
// Equation(s):
// \RegFile_inst|Mux15~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux15~0_combout  & (\RegFile_inst|regs[3][16]~q )) # (!\RegFile_inst|Mux15~0_combout  & ((\RegFile_inst|regs[2][16]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux15~0_combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[3][16]~q ),
	.datac(\RegFile_inst|regs[2][16]~q ),
	.datad(\RegFile_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux15~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \RegFile_inst|regs[5][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \RegFile_inst|regs[4][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \RegFile_inst|regs[6][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \RegFile_inst|Mux15~2 (
// Equation(s):
// \RegFile_inst|Mux15~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][16]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][16]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][16]~q ),
	.datac(\RegFile_inst|regs[6][16]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux15~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \RegFile_inst|regs[7][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \RegFile_inst|Mux15~3 (
// Equation(s):
// \RegFile_inst|Mux15~3_combout  = (\RegFile_inst|Mux15~2_combout  & (((\RegFile_inst|regs[7][16]~q ) # (!\VROM_inst10|WideOr4~combout )))) # (!\RegFile_inst|Mux15~2_combout  & (\RegFile_inst|regs[5][16]~q  & ((\VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|regs[5][16]~q ),
	.datab(\RegFile_inst|Mux15~2_combout ),
	.datac(\RegFile_inst|regs[7][16]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux15~3 .lut_mask = 16'hE2CC;
defparam \RegFile_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cycloneive_lcell_comb \RegFile_inst|Mux15~4 (
// Equation(s):
// \RegFile_inst|Mux15~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux15~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux15~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux15~1_combout ),
	.datad(\RegFile_inst|Mux15~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux15~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \RegFile_inst|regs[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \RegFile_inst|regs[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \RegFile_inst|regs[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \RegFile_inst|regs[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \RegFile_inst|Mux18~2 (
// Equation(s):
// \RegFile_inst|Mux18~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][13]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][13]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][13]~q ),
	.datac(\RegFile_inst|regs[6][13]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux18~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \RegFile_inst|Mux18~3 (
// Equation(s):
// \RegFile_inst|Mux18~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux18~2_combout  & (\RegFile_inst|regs[7][13]~q )) # (!\RegFile_inst|Mux18~2_combout  & ((\RegFile_inst|regs[5][13]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux18~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[7][13]~q ),
	.datac(\RegFile_inst|regs[5][13]~q ),
	.datad(\RegFile_inst|Mux18~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux18~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \RegFile_inst|regs[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \RegFile_inst|regs[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \RegFile_inst|Mux18~0 (
// Equation(s):
// \RegFile_inst|Mux18~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][13]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][13]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux18~0 .lut_mask = 16'hF0A0;
defparam \RegFile_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \RegFile_inst|Mux18~1 (
// Equation(s):
// \RegFile_inst|Mux18~1_combout  = (\RegFile_inst|Mux18~0_combout  & (((\RegFile_inst|regs[3][13]~q ) # (!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux18~0_combout  & (\RegFile_inst|regs[2][13]~q  & ((\VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|regs[2][13]~q ),
	.datab(\RegFile_inst|regs[3][13]~q ),
	.datac(\RegFile_inst|Mux18~0_combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux18~1 .lut_mask = 16'hCAF0;
defparam \RegFile_inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \RegFile_inst|Mux18~4 (
// Equation(s):
// \RegFile_inst|Mux18~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux18~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux18~1_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux18~3_combout ),
	.datad(\RegFile_inst|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux18~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \RegFile_inst|regs[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \RegFile_inst|regs[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \RegFile_inst|regs[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \RegFile_inst|Mux21~2 (
// Equation(s):
// \RegFile_inst|Mux21~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][10]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][10]~q ))))

	.dataa(\RegFile_inst|regs[4][10]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][10]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux21~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \RegFile_inst|Mux21~3 (
// Equation(s):
// \RegFile_inst|Mux21~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux21~2_combout  & ((\RegFile_inst|regs[7][10]~q ))) # (!\RegFile_inst|Mux21~2_combout  & (\RegFile_inst|regs[5][10]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux21~2_combout ))))

	.dataa(\RegFile_inst|regs[5][10]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][10]~q ),
	.datad(\RegFile_inst|Mux21~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux21~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \RegFile_inst|regs[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \RegFile_inst|regs[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \RegFile_inst|regs[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \RegFile_inst|Mux21~0 (
// Equation(s):
// \RegFile_inst|Mux21~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][10]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][10]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux21~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \RegFile_inst|Mux21~1 (
// Equation(s):
// \RegFile_inst|Mux21~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux21~0_combout  & ((\RegFile_inst|regs[3][10]~q ))) # (!\RegFile_inst|Mux21~0_combout  & (\RegFile_inst|regs[2][10]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux21~0_combout ))))

	.dataa(\RegFile_inst|regs[2][10]~q ),
	.datab(\RegFile_inst|regs[3][10]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux21~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux21~1 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \RegFile_inst|Mux21~4 (
// Equation(s):
// \RegFile_inst|Mux21~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux21~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux21~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux21~3_combout ),
	.datad(\RegFile_inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux21~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \RegFile_inst|regs[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \RegFile_inst|regs[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \RegFile_inst|regs[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \RegFile_inst|Mux23~2 (
// Equation(s):
// \RegFile_inst|Mux23~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][8]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][8]~q ))))

	.dataa(\RegFile_inst|regs[4][8]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][8]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux23~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \RegFile_inst|Mux23~3 (
// Equation(s):
// \RegFile_inst|Mux23~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux23~2_combout  & ((\RegFile_inst|regs[7][8]~q ))) # (!\RegFile_inst|Mux23~2_combout  & (\RegFile_inst|regs[5][8]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux23~2_combout ))))

	.dataa(\RegFile_inst|regs[5][8]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][8]~q ),
	.datad(\RegFile_inst|Mux23~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux23~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \RegFile_inst|regs[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \RegFile_inst|regs[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \RegFile_inst|regs[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \RegFile_inst|Mux23~0 (
// Equation(s):
// \RegFile_inst|Mux23~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][8]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][8]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux23~0 .lut_mask = 16'hFA00;
defparam \RegFile_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \RegFile_inst|Mux23~1 (
// Equation(s):
// \RegFile_inst|Mux23~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux23~0_combout  & (\RegFile_inst|regs[3][8]~q )) # (!\RegFile_inst|Mux23~0_combout  & ((\RegFile_inst|regs[2][8]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux23~0_combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[3][8]~q ),
	.datac(\RegFile_inst|regs[2][8]~q ),
	.datad(\RegFile_inst|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux23~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \RegFile_inst|Mux23~4 (
// Equation(s):
// \RegFile_inst|Mux23~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux23~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux23~1_combout )))

	.dataa(\RegFile_inst|Mux23~3_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr6~0_combout ),
	.datad(\RegFile_inst|Mux23~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux23~4 .lut_mask = 16'hAFA0;
defparam \RegFile_inst|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \RegFile_inst|regs[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \RegFile_inst|Mux24~0 (
// Equation(s):
// \RegFile_inst|Mux24~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][7]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][7]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux24~0 .lut_mask = 16'hF0A0;
defparam \RegFile_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \RegFile_inst|regs[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \RegFile_inst|Mux24~1 (
// Equation(s):
// \RegFile_inst|Mux24~1_combout  = (\RegFile_inst|Mux24~0_combout  & ((\RegFile_inst|regs[3][7]~q ) # ((!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux24~0_combout  & (((\RegFile_inst|regs[2][7]~q  & \VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|regs[3][7]~q ),
	.datab(\RegFile_inst|Mux24~0_combout ),
	.datac(\RegFile_inst|regs[2][7]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux24~1 .lut_mask = 16'hB8CC;
defparam \RegFile_inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \RegFile_inst|regs[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \RegFile_inst|regs[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \RegFile_inst|regs[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \RegFile_inst|regs[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \RegFile_inst|Mux24~2 (
// Equation(s):
// \RegFile_inst|Mux24~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][7]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][7]~q ))))

	.dataa(\RegFile_inst|regs[4][7]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][7]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux24~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \RegFile_inst|Mux24~3 (
// Equation(s):
// \RegFile_inst|Mux24~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux24~2_combout  & (\RegFile_inst|regs[7][7]~q )) # (!\RegFile_inst|Mux24~2_combout  & ((\RegFile_inst|regs[5][7]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux24~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[7][7]~q ),
	.datac(\RegFile_inst|regs[5][7]~q ),
	.datad(\RegFile_inst|Mux24~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux24~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \RegFile_inst|Mux24~4 (
// Equation(s):
// \RegFile_inst|Mux24~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux24~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux24~1_combout ))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux24~1_combout ),
	.datad(\RegFile_inst|Mux24~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux24~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \RegFile_inst|regs[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \RegFile_inst|regs[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \RegFile_inst|Mux25~0 (
// Equation(s):
// \RegFile_inst|Mux25~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][6]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(gnd),
	.datad(\RegFile_inst|regs[1][6]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux25~0 .lut_mask = 16'hCC88;
defparam \RegFile_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \RegFile_inst|Mux25~1 (
// Equation(s):
// \RegFile_inst|Mux25~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux25~0_combout  & ((\RegFile_inst|regs[3][6]~q ))) # (!\RegFile_inst|Mux25~0_combout  & (\RegFile_inst|regs[2][6]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux25~0_combout ))))

	.dataa(\RegFile_inst|regs[2][6]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[3][6]~q ),
	.datad(\RegFile_inst|Mux25~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux25~1 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \RegFile_inst|regs[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \RegFile_inst|regs[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \RegFile_inst|regs[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \RegFile_inst|regs[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \RegFile_inst|Mux25~2 (
// Equation(s):
// \RegFile_inst|Mux25~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][6]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][6]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][6]~q ),
	.datac(\RegFile_inst|regs[6][6]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux25~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \RegFile_inst|Mux25~3 (
// Equation(s):
// \RegFile_inst|Mux25~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux25~2_combout  & ((\RegFile_inst|regs[7][6]~q ))) # (!\RegFile_inst|Mux25~2_combout  & (\RegFile_inst|regs[5][6]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux25~2_combout ))))

	.dataa(\RegFile_inst|regs[5][6]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][6]~q ),
	.datad(\RegFile_inst|Mux25~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux25~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \RegFile_inst|Mux25~4 (
// Equation(s):
// \RegFile_inst|Mux25~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux25~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux25~1_combout ))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux25~1_combout ),
	.datad(\RegFile_inst|Mux25~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux25~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \RegFile_inst|regs[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \RegFile_inst|regs[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \RegFile_inst|regs[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \RegFile_inst|Mux58~2 (
// Equation(s):
// \RegFile_inst|Mux58~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][5]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][5]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux58~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \RegFile_inst|Mux58~3 (
// Equation(s):
// \RegFile_inst|Mux58~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux58~2_combout  & (\RegFile_inst|regs[3][5]~q )) # (!\RegFile_inst|Mux58~2_combout  & ((\RegFile_inst|regs[2][5]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux58~2_combout ))))

	.dataa(\RegFile_inst|regs[3][5]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][5]~q ),
	.datad(\RegFile_inst|Mux58~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux58~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \RegFile_inst|regs[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \RegFile_inst|regs[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \RegFile_inst|regs[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \RegFile_inst|Mux58~0 (
// Equation(s):
// \RegFile_inst|Mux58~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][5]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][5]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][5]~q ),
	.datac(\RegFile_inst|regs[4][5]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux58~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \RegFile_inst|Mux58~1 (
// Equation(s):
// \RegFile_inst|Mux58~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux58~0_combout  & ((\RegFile_inst|regs[7][5]~q ))) # (!\RegFile_inst|Mux58~0_combout  & (\RegFile_inst|regs[5][5]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux58~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][5]~q ),
	.datac(\RegFile_inst|regs[7][5]~q ),
	.datad(\RegFile_inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux58~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \RegFile_inst|Mux58~4 (
// Equation(s):
// \RegFile_inst|Mux58~4_combout  = (\VROM_inst10|Equal3~0_combout  & (((\RegFile_inst|Mux58~1_combout )))) # (!\VROM_inst10|Equal3~0_combout  & ((\VROM_inst10|WideOr5~0_combout  & (\RegFile_inst|Mux58~3_combout )) # (!\VROM_inst10|WideOr5~0_combout  & 
// ((\RegFile_inst|Mux58~1_combout )))))

	.dataa(\VROM_inst10|Equal3~0_combout ),
	.datab(\VROM_inst10|WideOr5~0_combout ),
	.datac(\RegFile_inst|Mux58~3_combout ),
	.datad(\RegFile_inst|Mux58~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux58~4 .lut_mask = 16'hFB40;
defparam \RegFile_inst|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \MUX_inst6|RES[5]~3 (
// Equation(s):
// \MUX_inst6|RES[5]~3_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux58~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (\VROM_inst10|WideOr8~combout ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr8~combout ),
	.datad(\RegFile_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[5]~3 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \RegFile_inst|regs[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \RegFile_inst|regs[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \RegFile_inst|regs[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \RegFile_inst|Mux59~0 (
// Equation(s):
// \RegFile_inst|Mux59~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][4]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][4]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][4]~q ),
	.datac(\RegFile_inst|regs[4][4]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux59~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \RegFile_inst|Mux59~1 (
// Equation(s):
// \RegFile_inst|Mux59~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux59~0_combout  & (\RegFile_inst|regs[7][4]~q )) # (!\RegFile_inst|Mux59~0_combout  & ((\RegFile_inst|regs[5][4]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux59~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][4]~q ),
	.datac(\RegFile_inst|regs[5][4]~q ),
	.datad(\RegFile_inst|Mux59~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux59~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \RegFile_inst|regs[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \RegFile_inst|regs[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \RegFile_inst|regs[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \RegFile_inst|Mux59~2 (
// Equation(s):
// \RegFile_inst|Mux59~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][4]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][4]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux59~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \RegFile_inst|Mux59~3 (
// Equation(s):
// \RegFile_inst|Mux59~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux59~2_combout  & (\RegFile_inst|regs[3][4]~q )) # (!\RegFile_inst|Mux59~2_combout  & ((\RegFile_inst|regs[2][4]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux59~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][4]~q ),
	.datac(\RegFile_inst|regs[2][4]~q ),
	.datad(\RegFile_inst|Mux59~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux59~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \RegFile_inst|Mux59~4 (
// Equation(s):
// \RegFile_inst|Mux59~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux59~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux59~3_combout )))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux59~1_combout ),
	.datad(\RegFile_inst|Mux59~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux59~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneive_lcell_comb \MUX_inst6|RES[2]~5 (
// Equation(s):
// \MUX_inst6|RES[2]~5_combout  = (\VROM_inst10|WideOr1~4_combout  & (((\RegFile_inst|Mux61~4_combout )))) # (!\VROM_inst10|WideOr1~4_combout  & (((\VROM_inst10|Equal1~2_combout )) # (!\VROM_inst10|WideOr11~1_combout )))

	.dataa(\VROM_inst10|WideOr11~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\VROM_inst10|Equal1~2_combout ),
	.datad(\RegFile_inst|Mux61~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[2]~5 .lut_mask = 16'hFD31;
defparam \MUX_inst6|RES[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \ALU_inst|Add1~2 (
// Equation(s):
// \ALU_inst|Add1~2_combout  = (\MUX_inst6|RES[1]~6_combout  & ((\ALU_inst|Add1~1 ) # (GND))) # (!\MUX_inst6|RES[1]~6_combout  & (!\ALU_inst|Add1~1 ))
// \ALU_inst|Add1~3  = CARRY((\MUX_inst6|RES[1]~6_combout ) # (!\ALU_inst|Add1~1 ))

	.dataa(\MUX_inst6|RES[1]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~1 ),
	.combout(\ALU_inst|Add1~2_combout ),
	.cout(\ALU_inst|Add1~3 ));
// synopsys translate_off
defparam \ALU_inst|Add1~2 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \ALU_inst|Add1~4 (
// Equation(s):
// \ALU_inst|Add1~4_combout  = (\MUX_inst6|RES[2]~5_combout  & (!\ALU_inst|Add1~3  & VCC)) # (!\MUX_inst6|RES[2]~5_combout  & (\ALU_inst|Add1~3  $ (GND)))
// \ALU_inst|Add1~5  = CARRY((!\MUX_inst6|RES[2]~5_combout  & !\ALU_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~3 ),
	.combout(\ALU_inst|Add1~4_combout ),
	.cout(\ALU_inst|Add1~5 ));
// synopsys translate_off
defparam \ALU_inst|Add1~4 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \ALU_inst|Add1~6 (
// Equation(s):
// \ALU_inst|Add1~6_combout  = (\MUX_inst6|RES[3]~4_combout  & ((\ALU_inst|Add1~5 ) # (GND))) # (!\MUX_inst6|RES[3]~4_combout  & (!\ALU_inst|Add1~5 ))
// \ALU_inst|Add1~7  = CARRY((\MUX_inst6|RES[3]~4_combout ) # (!\ALU_inst|Add1~5 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~5 ),
	.combout(\ALU_inst|Add1~6_combout ),
	.cout(\ALU_inst|Add1~7 ));
// synopsys translate_off
defparam \ALU_inst|Add1~6 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \ALU_inst|Add1~8 (
// Equation(s):
// \ALU_inst|Add1~8_combout  = (\ALU_inst|Add1~7  & (((!\RegFile_inst|Mux59~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~7  & ((((!\RegFile_inst|Mux59~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~9  = CARRY((!\ALU_inst|Add1~7  & ((!\RegFile_inst|Mux59~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux59~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~7 ),
	.combout(\ALU_inst|Add1~8_combout ),
	.cout(\ALU_inst|Add1~9 ));
// synopsys translate_off
defparam \ALU_inst|Add1~8 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \ALU_inst|Add1~10 (
// Equation(s):
// \ALU_inst|Add1~10_combout  = (\MUX_inst6|RES[5]~3_combout  & ((\ALU_inst|Add1~9 ) # (GND))) # (!\MUX_inst6|RES[5]~3_combout  & (!\ALU_inst|Add1~9 ))
// \ALU_inst|Add1~11  = CARRY((\MUX_inst6|RES[5]~3_combout ) # (!\ALU_inst|Add1~9 ))

	.dataa(\MUX_inst6|RES[5]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~9 ),
	.combout(\ALU_inst|Add1~10_combout ),
	.cout(\ALU_inst|Add1~11 ));
// synopsys translate_off
defparam \ALU_inst|Add1~10 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \ALU_inst|Add1~12 (
// Equation(s):
// \ALU_inst|Add1~12_combout  = (\ALU_inst|Add1~11  & (((!\RegFile_inst|Mux57~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~11  & ((((!\RegFile_inst|Mux57~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~13  = CARRY((!\ALU_inst|Add1~11  & ((!\RegFile_inst|Mux57~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux57~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~11 ),
	.combout(\ALU_inst|Add1~12_combout ),
	.cout(\ALU_inst|Add1~13 ));
// synopsys translate_off
defparam \ALU_inst|Add1~12 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \ALU_inst|Add1~89 (
// Equation(s):
// \ALU_inst|Add1~89_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~12_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux57~4_combout ))))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\ALU_inst|Add1~12_combout ),
	.datad(\RegFile_inst|Mux57~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~89 .lut_mask = 16'hE4A0;
defparam \ALU_inst|Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \ALU_inst|Mux25~2 (
// Equation(s):
// \ALU_inst|Mux25~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux25~4_combout ) # (\ALU_inst|Add1~89_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux25~4_combout  & \ALU_inst|Add1~89_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux25~4_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~89_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \ALU_inst|Add1~90 (
// Equation(s):
// \ALU_inst|Add1~90_combout  = (\Controller_inst2|Selector4~1_combout  & (\ALU_inst|Add1~10_combout )) # (!\Controller_inst2|Selector4~1_combout  & ((\MUX_inst6|RES[5]~3_combout )))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~10_combout ),
	.datad(\MUX_inst6|RES[5]~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~90 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \ALU_inst|Add1~91 (
// Equation(s):
// \ALU_inst|Add1~91_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~8_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux59~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux59~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~91 .lut_mask = 16'hF808;
defparam \ALU_inst|Add1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \RegFile_inst|regs[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \RegFile_inst|regs[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \RegFile_inst|Mux28~0 (
// Equation(s):
// \RegFile_inst|Mux28~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][3]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[1][3]~q ),
	.datac(gnd),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux28~0 .lut_mask = 16'hAA88;
defparam \RegFile_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \RegFile_inst|Mux28~1 (
// Equation(s):
// \RegFile_inst|Mux28~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux28~0_combout  & ((\RegFile_inst|regs[3][3]~q ))) # (!\RegFile_inst|Mux28~0_combout  & (\RegFile_inst|regs[2][3]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux28~0_combout ))))

	.dataa(\RegFile_inst|regs[2][3]~q ),
	.datab(\RegFile_inst|regs[3][3]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux28~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux28~1 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \RegFile_inst|regs[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \RegFile_inst|regs[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \RegFile_inst|regs[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \RegFile_inst|regs[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \RegFile_inst|Mux28~2 (
// Equation(s):
// \RegFile_inst|Mux28~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][3]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][3]~q ))))

	.dataa(\RegFile_inst|regs[4][3]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][3]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux28~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \RegFile_inst|Mux28~3 (
// Equation(s):
// \RegFile_inst|Mux28~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux28~2_combout  & (\RegFile_inst|regs[7][3]~q )) # (!\RegFile_inst|Mux28~2_combout  & ((\RegFile_inst|regs[5][3]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux28~2_combout ))))

	.dataa(\RegFile_inst|regs[7][3]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[5][3]~q ),
	.datad(\RegFile_inst|Mux28~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux28~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \RegFile_inst|Mux28~4 (
// Equation(s):
// \RegFile_inst|Mux28~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux28~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux28~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux28~1_combout ),
	.datad(\RegFile_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux28~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneive_lcell_comb \ALU_inst|Add1~93 (
// Equation(s):
// \ALU_inst|Add1~93_combout  = (\Controller_inst2|Selector4~1_combout  & (\ALU_inst|Add1~4_combout )) # (!\Controller_inst2|Selector4~1_combout  & ((\MUX_inst6|RES[2]~5_combout )))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~4_combout ),
	.datad(\MUX_inst6|RES[2]~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~93 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \RegFile_inst|regs[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \RegFile_inst|regs[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \RegFile_inst|Mux30~2 (
// Equation(s):
// \RegFile_inst|Mux30~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][1]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][1]~q ))))

	.dataa(\RegFile_inst|regs[4][1]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][1]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux30~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \RegFile_inst|regs[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \RegFile_inst|regs[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \RegFile_inst|Mux30~3 (
// Equation(s):
// \RegFile_inst|Mux30~3_combout  = (\RegFile_inst|Mux30~2_combout  & ((\RegFile_inst|regs[7][1]~q ) # ((!\VROM_inst10|WideOr4~combout )))) # (!\RegFile_inst|Mux30~2_combout  & (((\RegFile_inst|regs[5][1]~q  & \VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|Mux30~2_combout ),
	.datab(\RegFile_inst|regs[7][1]~q ),
	.datac(\RegFile_inst|regs[5][1]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux30~3 .lut_mask = 16'hD8AA;
defparam \RegFile_inst|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N9
dffeas \RegFile_inst|regs[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \RegFile_inst|regs[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \RegFile_inst|Mux30~0 (
// Equation(s):
// \RegFile_inst|Mux30~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][1]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][1]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux30~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \RegFile_inst|Mux30~1 (
// Equation(s):
// \RegFile_inst|Mux30~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux30~0_combout  & ((\RegFile_inst|regs[3][1]~q ))) # (!\RegFile_inst|Mux30~0_combout  & (\RegFile_inst|regs[2][1]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux30~0_combout ))))

	.dataa(\RegFile_inst|regs[2][1]~q ),
	.datab(\RegFile_inst|regs[3][1]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux30~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux30~1 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \RegFile_inst|Mux30~4 (
// Equation(s):
// \RegFile_inst|Mux30~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux30~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux30~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux30~3_combout ),
	.datad(\RegFile_inst|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux30~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \ALU_inst|Add2~2 (
// Equation(s):
// \ALU_inst|Add2~2_combout  = (\ALU_inst|Add1~94_combout  & ((\RegFile_inst|Mux30~4_combout  & (\ALU_inst|Add2~1  & VCC)) # (!\RegFile_inst|Mux30~4_combout  & (!\ALU_inst|Add2~1 )))) # (!\ALU_inst|Add1~94_combout  & ((\RegFile_inst|Mux30~4_combout  & 
// (!\ALU_inst|Add2~1 )) # (!\RegFile_inst|Mux30~4_combout  & ((\ALU_inst|Add2~1 ) # (GND)))))
// \ALU_inst|Add2~3  = CARRY((\ALU_inst|Add1~94_combout  & (!\RegFile_inst|Mux30~4_combout  & !\ALU_inst|Add2~1 )) # (!\ALU_inst|Add1~94_combout  & ((!\ALU_inst|Add2~1 ) # (!\RegFile_inst|Mux30~4_combout ))))

	.dataa(\ALU_inst|Add1~94_combout ),
	.datab(\RegFile_inst|Mux30~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~1 ),
	.combout(\ALU_inst|Add2~2_combout ),
	.cout(\ALU_inst|Add2~3 ));
// synopsys translate_off
defparam \ALU_inst|Add2~2 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \ALU_inst|Add2~4 (
// Equation(s):
// \ALU_inst|Add2~4_combout  = ((\ALU_inst|Add1~93_combout  $ (\RegFile_inst|Mux29~4_combout  $ (!\ALU_inst|Add2~3 )))) # (GND)
// \ALU_inst|Add2~5  = CARRY((\ALU_inst|Add1~93_combout  & ((\RegFile_inst|Mux29~4_combout ) # (!\ALU_inst|Add2~3 ))) # (!\ALU_inst|Add1~93_combout  & (\RegFile_inst|Mux29~4_combout  & !\ALU_inst|Add2~3 )))

	.dataa(\ALU_inst|Add1~93_combout ),
	.datab(\RegFile_inst|Mux29~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~3 ),
	.combout(\ALU_inst|Add2~4_combout ),
	.cout(\ALU_inst|Add2~5 ));
// synopsys translate_off
defparam \ALU_inst|Add2~4 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \ALU_inst|Add2~6 (
// Equation(s):
// \ALU_inst|Add2~6_combout  = (\ALU_inst|Add1~92_combout  & ((\RegFile_inst|Mux28~4_combout  & (\ALU_inst|Add2~5  & VCC)) # (!\RegFile_inst|Mux28~4_combout  & (!\ALU_inst|Add2~5 )))) # (!\ALU_inst|Add1~92_combout  & ((\RegFile_inst|Mux28~4_combout  & 
// (!\ALU_inst|Add2~5 )) # (!\RegFile_inst|Mux28~4_combout  & ((\ALU_inst|Add2~5 ) # (GND)))))
// \ALU_inst|Add2~7  = CARRY((\ALU_inst|Add1~92_combout  & (!\RegFile_inst|Mux28~4_combout  & !\ALU_inst|Add2~5 )) # (!\ALU_inst|Add1~92_combout  & ((!\ALU_inst|Add2~5 ) # (!\RegFile_inst|Mux28~4_combout ))))

	.dataa(\ALU_inst|Add1~92_combout ),
	.datab(\RegFile_inst|Mux28~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~5 ),
	.combout(\ALU_inst|Add2~6_combout ),
	.cout(\ALU_inst|Add2~7 ));
// synopsys translate_off
defparam \ALU_inst|Add2~6 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \ALU_inst|Add2~8 (
// Equation(s):
// \ALU_inst|Add2~8_combout  = ((\ALU_inst|Add1~91_combout  $ (\RegFile_inst|Mux27~4_combout  $ (!\ALU_inst|Add2~7 )))) # (GND)
// \ALU_inst|Add2~9  = CARRY((\ALU_inst|Add1~91_combout  & ((\RegFile_inst|Mux27~4_combout ) # (!\ALU_inst|Add2~7 ))) # (!\ALU_inst|Add1~91_combout  & (\RegFile_inst|Mux27~4_combout  & !\ALU_inst|Add2~7 )))

	.dataa(\ALU_inst|Add1~91_combout ),
	.datab(\RegFile_inst|Mux27~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~7 ),
	.combout(\ALU_inst|Add2~8_combout ),
	.cout(\ALU_inst|Add2~9 ));
// synopsys translate_off
defparam \ALU_inst|Add2~8 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \ALU_inst|Add2~10 (
// Equation(s):
// \ALU_inst|Add2~10_combout  = (\RegFile_inst|Mux26~4_combout  & ((\ALU_inst|Add1~90_combout  & (\ALU_inst|Add2~9  & VCC)) # (!\ALU_inst|Add1~90_combout  & (!\ALU_inst|Add2~9 )))) # (!\RegFile_inst|Mux26~4_combout  & ((\ALU_inst|Add1~90_combout  & 
// (!\ALU_inst|Add2~9 )) # (!\ALU_inst|Add1~90_combout  & ((\ALU_inst|Add2~9 ) # (GND)))))
// \ALU_inst|Add2~11  = CARRY((\RegFile_inst|Mux26~4_combout  & (!\ALU_inst|Add1~90_combout  & !\ALU_inst|Add2~9 )) # (!\RegFile_inst|Mux26~4_combout  & ((!\ALU_inst|Add2~9 ) # (!\ALU_inst|Add1~90_combout ))))

	.dataa(\RegFile_inst|Mux26~4_combout ),
	.datab(\ALU_inst|Add1~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~9 ),
	.combout(\ALU_inst|Add2~10_combout ),
	.cout(\ALU_inst|Add2~11 ));
// synopsys translate_off
defparam \ALU_inst|Add2~10 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \ALU_inst|Add2~12 (
// Equation(s):
// \ALU_inst|Add2~12_combout  = ((\ALU_inst|Add1~89_combout  $ (\RegFile_inst|Mux25~4_combout  $ (!\ALU_inst|Add2~11 )))) # (GND)
// \ALU_inst|Add2~13  = CARRY((\ALU_inst|Add1~89_combout  & ((\RegFile_inst|Mux25~4_combout ) # (!\ALU_inst|Add2~11 ))) # (!\ALU_inst|Add1~89_combout  & (\RegFile_inst|Mux25~4_combout  & !\ALU_inst|Add2~11 )))

	.dataa(\ALU_inst|Add1~89_combout ),
	.datab(\RegFile_inst|Mux25~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~11 ),
	.combout(\ALU_inst|Add2~12_combout ),
	.cout(\ALU_inst|Add2~13 ));
// synopsys translate_off
defparam \ALU_inst|Add2~12 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \ALU_inst|Mux25~3 (
// Equation(s):
// \ALU_inst|Mux25~3_combout  = (\ALU_inst|Mux25~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~12_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Mux25~2_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~3 .lut_mask = 16'hDCCC;
defparam \ALU_inst|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \VRAM_inst11|regs~486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~486 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \VRAM_inst11|regs~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~230 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneive_lcell_comb \VRAM_inst11|regs~358feeder (
// Equation(s):
// \VRAM_inst11|regs~358feeder_combout  = \RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux57~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~358feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \VRAM_inst11|regs~358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~358 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \VRAM_inst11|regs~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~102 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneive_lcell_comb \VRAM_inst11|regs~801 (
// Equation(s):
// \VRAM_inst11|regs~801_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~358_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~102_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~358_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~102_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~801_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~801 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \VRAM_inst11|regs~802 (
// Equation(s):
// \VRAM_inst11|regs~802_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~801_combout  & (\VRAM_inst11|regs~486_q )) # (!\VRAM_inst11|regs~801_combout  & ((\VRAM_inst11|regs~230_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~801_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~486_q ),
	.datac(\VRAM_inst11|regs~230_q ),
	.datad(\VRAM_inst11|regs~801_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~802_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~802 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|regs~262feeder (
// Equation(s):
// \VRAM_inst11|regs~262feeder_combout  = \RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux57~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~262feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \VRAM_inst11|regs~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~262 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \VRAM_inst11|regs~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~390 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \VRAM_inst11|regs~134feeder (
// Equation(s):
// \VRAM_inst11|regs~134feeder_combout  = \RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux57~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~134feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \VRAM_inst11|regs~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~134 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \VRAM_inst11|regs~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~6 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \VRAM_inst11|regs~798 (
// Equation(s):
// \VRAM_inst11|regs~798_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~134_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~6_q )))))

	.dataa(\VRAM_inst11|regs~134_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~6_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~798_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~798 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~799 (
// Equation(s):
// \VRAM_inst11|regs~799_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~798_combout  & ((\VRAM_inst11|regs~390_q ))) # (!\VRAM_inst11|regs~798_combout  & (\VRAM_inst11|regs~262_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~798_combout ))))

	.dataa(\VRAM_inst11|regs~262_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~390_q ),
	.datad(\VRAM_inst11|regs~798_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~799_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~799 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~326feeder (
// Equation(s):
// \VRAM_inst11|regs~326feeder_combout  = \RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux57~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~326feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \VRAM_inst11|regs~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~326 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \VRAM_inst11|regs~454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~454 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \VRAM_inst11|regs~919 (
// Equation(s):
// \VRAM_inst11|regs~919_combout  = !\RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux57~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~919_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~919 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \VRAM_inst11|regs~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~919_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~70 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \VRAM_inst11|regs~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~198 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \VRAM_inst11|regs~796 (
// Equation(s):
// \VRAM_inst11|regs~796_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~198_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~70_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~70_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~198_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~796_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~796 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~797 (
// Equation(s):
// \VRAM_inst11|regs~797_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~796_combout  & ((\VRAM_inst11|regs~454_q ))) # (!\VRAM_inst11|regs~796_combout  & (\VRAM_inst11|regs~326_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~796_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~326_q ),
	.datac(\VRAM_inst11|regs~454_q ),
	.datad(\VRAM_inst11|regs~796_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~797_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~797 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|regs~800 (
// Equation(s):
// \VRAM_inst11|regs~800_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~797_combout ))) # (!\ALU_inst|Mux28~3_combout  & 
// (\VRAM_inst11|regs~799_combout ))))

	.dataa(\VRAM_inst11|regs~799_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux28~3_combout ),
	.datad(\VRAM_inst11|regs~797_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~800_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~800 .lut_mask = 16'hF2C2;
defparam \VRAM_inst11|regs~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~422feeder (
// Equation(s):
// \VRAM_inst11|regs~422feeder_combout  = \RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux57~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~422feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~422feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~422feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \VRAM_inst11|regs~422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~422 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \VRAM_inst11|regs~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~166 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~294feeder (
// Equation(s):
// \VRAM_inst11|regs~294feeder_combout  = \RegFile_inst|Mux57~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux57~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~294feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \VRAM_inst11|regs~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~294 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \VRAM_inst11|regs~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~38 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~794 (
// Equation(s):
// \VRAM_inst11|regs~794_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~294_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~38_q )))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~294_q ),
	.datac(\VRAM_inst11|regs~38_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~794_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~794 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|regs~795 (
// Equation(s):
// \VRAM_inst11|regs~795_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~794_combout  & (\VRAM_inst11|regs~422_q )) # (!\VRAM_inst11|regs~794_combout  & ((\VRAM_inst11|regs~166_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~794_combout ))))

	.dataa(\VRAM_inst11|regs~422_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~166_q ),
	.datad(\VRAM_inst11|regs~794_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~795_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~795 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~803 (
// Equation(s):
// \VRAM_inst11|regs~803_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~800_combout  & (\VRAM_inst11|regs~802_combout )) # (!\VRAM_inst11|regs~800_combout  & ((\VRAM_inst11|regs~795_combout ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~800_combout ))))

	.dataa(\VRAM_inst11|regs~802_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~800_combout ),
	.datad(\VRAM_inst11|regs~795_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~803_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~803 .lut_mask = 16'hBCB0;
defparam \VRAM_inst11|regs~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \MUX_inst8|RES[6]~25 (
// Equation(s):
// \MUX_inst8|RES[6]~25_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal5~1_combout  & \VRAM_inst11|regs~803_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux25~3_combout ))

	.dataa(\ALU_inst|Mux25~3_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~803_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[6]~25 .lut_mask = 16'h3A0A;
defparam \MUX_inst8|RES[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \RegFile_inst|regs[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][6] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \RegFile_inst|Mux57~2 (
// Equation(s):
// \RegFile_inst|Mux57~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][6]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][6]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux57~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \RegFile_inst|Mux57~3 (
// Equation(s):
// \RegFile_inst|Mux57~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux57~2_combout  & (\RegFile_inst|regs[3][6]~q )) # (!\RegFile_inst|Mux57~2_combout  & ((\RegFile_inst|regs[2][6]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux57~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][6]~q ),
	.datac(\RegFile_inst|regs[2][6]~q ),
	.datad(\RegFile_inst|Mux57~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux57~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \RegFile_inst|Mux57~0 (
// Equation(s):
// \RegFile_inst|Mux57~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][6]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][6]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][6]~q ),
	.datac(\RegFile_inst|regs[4][6]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux57~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \RegFile_inst|Mux57~1 (
// Equation(s):
// \RegFile_inst|Mux57~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux57~0_combout  & (\RegFile_inst|regs[7][6]~q )) # (!\RegFile_inst|Mux57~0_combout  & ((\RegFile_inst|regs[5][6]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux57~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][6]~q ),
	.datac(\RegFile_inst|regs[5][6]~q ),
	.datad(\RegFile_inst|Mux57~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux57~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \RegFile_inst|Mux57~4 (
// Equation(s):
// \RegFile_inst|Mux57~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux57~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux57~3_combout ))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux57~3_combout ),
	.datad(\RegFile_inst|Mux57~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux57~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \ALU_inst|Add1~14 (
// Equation(s):
// \ALU_inst|Add1~14_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux56~4_combout  & ((\ALU_inst|Add1~13 ) # (GND))) # (!\RegFile_inst|Mux56~4_combout  & (!\ALU_inst|Add1~13 )))) # (!\VROM_inst10|WideOr1~4_combout  & (((!\ALU_inst|Add1~13 
// ))))
// \ALU_inst|Add1~15  = CARRY(((\VROM_inst10|WideOr1~4_combout  & \RegFile_inst|Mux56~4_combout )) # (!\ALU_inst|Add1~13 ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux56~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~13 ),
	.combout(\ALU_inst|Add1~14_combout ),
	.cout(\ALU_inst|Add1~15 ));
// synopsys translate_off
defparam \ALU_inst|Add1~14 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \ALU_inst|Add1~88 (
// Equation(s):
// \ALU_inst|Add1~88_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~14_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux56~4_combout )))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\RegFile_inst|Mux56~4_combout ),
	.datad(\ALU_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~88 .lut_mask = 16'hEA40;
defparam \ALU_inst|Add1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \ALU_inst|Mux24~2 (
// Equation(s):
// \ALU_inst|Mux24~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux24~4_combout  & ((\ALU_inst|Add1~88_combout ) # (\Controller_inst2|Selector3~0_combout ))) # (!\RegFile_inst|Mux24~4_combout  & (\ALU_inst|Add1~88_combout  & 
// \Controller_inst2|Selector3~0_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|Mux24~4_combout ),
	.datac(\ALU_inst|Add1~88_combout ),
	.datad(\Controller_inst2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \ALU_inst|Add2~14 (
// Equation(s):
// \ALU_inst|Add2~14_combout  = (\RegFile_inst|Mux24~4_combout  & ((\ALU_inst|Add1~88_combout  & (\ALU_inst|Add2~13  & VCC)) # (!\ALU_inst|Add1~88_combout  & (!\ALU_inst|Add2~13 )))) # (!\RegFile_inst|Mux24~4_combout  & ((\ALU_inst|Add1~88_combout  & 
// (!\ALU_inst|Add2~13 )) # (!\ALU_inst|Add1~88_combout  & ((\ALU_inst|Add2~13 ) # (GND)))))
// \ALU_inst|Add2~15  = CARRY((\RegFile_inst|Mux24~4_combout  & (!\ALU_inst|Add1~88_combout  & !\ALU_inst|Add2~13 )) # (!\RegFile_inst|Mux24~4_combout  & ((!\ALU_inst|Add2~13 ) # (!\ALU_inst|Add1~88_combout ))))

	.dataa(\RegFile_inst|Mux24~4_combout ),
	.datab(\ALU_inst|Add1~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~13 ),
	.combout(\ALU_inst|Add2~14_combout ),
	.cout(\ALU_inst|Add2~15 ));
// synopsys translate_off
defparam \ALU_inst|Add2~14 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \ALU_inst|Mux24~3 (
// Equation(s):
// \ALU_inst|Mux24~3_combout  = (\ALU_inst|Mux24~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~14_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Mux24~2_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~3 .lut_mask = 16'hDCCC;
defparam \ALU_inst|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \VRAM_inst11|regs~231feeder (
// Equation(s):
// \VRAM_inst11|regs~231feeder_combout  = \RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux56~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~231feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \VRAM_inst11|regs~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~231 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \VRAM_inst11|regs~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~199 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \VRAM_inst11|regs~167feeder (
// Equation(s):
// \VRAM_inst11|regs~167feeder_combout  = \RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux56~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~167feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \VRAM_inst11|regs~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~167 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \VRAM_inst11|regs~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~135 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|regs~784 (
// Equation(s):
// \VRAM_inst11|regs~784_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~167_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~135_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~167_q ),
	.datac(\VRAM_inst11|regs~135_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~784_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~784 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~785 (
// Equation(s):
// \VRAM_inst11|regs~785_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~784_combout  & (\VRAM_inst11|regs~231_q )) # (!\VRAM_inst11|regs~784_combout  & ((\VRAM_inst11|regs~199_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~784_combout ))))

	.dataa(\VRAM_inst11|regs~231_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~199_q ),
	.datad(\VRAM_inst11|regs~784_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~785_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~785 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \VRAM_inst11|regs~487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~487 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \VRAM_inst11|regs~455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~455 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \VRAM_inst11|regs~423feeder (
// Equation(s):
// \VRAM_inst11|regs~423feeder_combout  = \RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux56~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~423feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \VRAM_inst11|regs~423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~423 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \VRAM_inst11|regs~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~391 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~791 (
// Equation(s):
// \VRAM_inst11|regs~791_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~423_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~391_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~423_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~391_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~791_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~791 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~792 (
// Equation(s):
// \VRAM_inst11|regs~792_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~791_combout  & (\VRAM_inst11|regs~487_q )) # (!\VRAM_inst11|regs~791_combout  & ((\VRAM_inst11|regs~455_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~791_combout ))))

	.dataa(\VRAM_inst11|regs~487_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~455_q ),
	.datad(\VRAM_inst11|regs~791_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~792_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~792 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~39feeder (
// Equation(s):
// \VRAM_inst11|regs~39feeder_combout  = \RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux56~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~39feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \VRAM_inst11|regs~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~39 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \VRAM_inst11|regs~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~103 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~918 (
// Equation(s):
// \VRAM_inst11|regs~918_combout  = !\RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux56~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~918_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~918 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \VRAM_inst11|regs~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~918_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~71 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \VRAM_inst11|regs~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~7 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb \VRAM_inst11|regs~788 (
// Equation(s):
// \VRAM_inst11|regs~788_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (!\VRAM_inst11|regs~71_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~7_q )))))

	.dataa(\VRAM_inst11|regs~71_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~7_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~788_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~788 .lut_mask = 16'hDD30;
defparam \VRAM_inst11|regs~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~789 (
// Equation(s):
// \VRAM_inst11|regs~789_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~788_combout  & ((\VRAM_inst11|regs~103_q ))) # (!\VRAM_inst11|regs~788_combout  & (\VRAM_inst11|regs~39_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~788_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~39_q ),
	.datac(\VRAM_inst11|regs~103_q ),
	.datad(\VRAM_inst11|regs~788_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~789_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~789 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~295feeder (
// Equation(s):
// \VRAM_inst11|regs~295feeder_combout  = \RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux56~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~295feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \VRAM_inst11|regs~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~295 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \VRAM_inst11|regs~359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~359 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~327feeder (
// Equation(s):
// \VRAM_inst11|regs~327feeder_combout  = \RegFile_inst|Mux56~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux56~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~327feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \VRAM_inst11|regs~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~327 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \VRAM_inst11|regs~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~263 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~786 (
// Equation(s):
// \VRAM_inst11|regs~786_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~327_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~263_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~327_q ),
	.datac(\VRAM_inst11|regs~263_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~786_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~786 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~787 (
// Equation(s):
// \VRAM_inst11|regs~787_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~786_combout  & ((\VRAM_inst11|regs~359_q ))) # (!\VRAM_inst11|regs~786_combout  & (\VRAM_inst11|regs~295_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~786_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~295_q ),
	.datac(\VRAM_inst11|regs~359_q ),
	.datad(\VRAM_inst11|regs~786_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~787_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~787 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|regs~790 (
// Equation(s):
// \VRAM_inst11|regs~790_combout  = (\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout ) # ((\VRAM_inst11|regs~787_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~789_combout )))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~789_combout ),
	.datad(\VRAM_inst11|regs~787_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~790_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~790 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~793 (
// Equation(s):
// \VRAM_inst11|regs~793_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~790_combout  & ((\VRAM_inst11|regs~792_combout ))) # (!\VRAM_inst11|regs~790_combout  & (\VRAM_inst11|regs~785_combout )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~790_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~785_combout ),
	.datac(\VRAM_inst11|regs~792_combout ),
	.datad(\VRAM_inst11|regs~790_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~793_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~793 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \MUX_inst8|RES[7]~24 (
// Equation(s):
// \MUX_inst8|RES[7]~24_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~793_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux24~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux24~3_combout ),
	.datad(\VRAM_inst11|regs~793_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[7]~24 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \RegFile_inst|regs[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][7] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \RegFile_inst|Mux56~2 (
// Equation(s):
// \RegFile_inst|Mux56~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][7]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][7]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux56~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \RegFile_inst|Mux56~3 (
// Equation(s):
// \RegFile_inst|Mux56~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux56~2_combout  & (\RegFile_inst|regs[3][7]~q )) # (!\RegFile_inst|Mux56~2_combout  & ((\RegFile_inst|regs[2][7]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux56~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][7]~q ),
	.datac(\RegFile_inst|regs[2][7]~q ),
	.datad(\RegFile_inst|Mux56~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux56~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \RegFile_inst|Mux56~0 (
// Equation(s):
// \RegFile_inst|Mux56~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][7]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][7]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][7]~q ),
	.datac(\RegFile_inst|regs[4][7]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux56~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \RegFile_inst|Mux56~1 (
// Equation(s):
// \RegFile_inst|Mux56~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux56~0_combout  & ((\RegFile_inst|regs[7][7]~q ))) # (!\RegFile_inst|Mux56~0_combout  & (\RegFile_inst|regs[5][7]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux56~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][7]~q ),
	.datac(\RegFile_inst|regs[7][7]~q ),
	.datad(\RegFile_inst|Mux56~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux56~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \RegFile_inst|Mux56~4 (
// Equation(s):
// \RegFile_inst|Mux56~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux56~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux56~3_combout ))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux56~3_combout ),
	.datad(\RegFile_inst|Mux56~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux56~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \ALU_inst|Add1~16 (
// Equation(s):
// \ALU_inst|Add1~16_combout  = (\ALU_inst|Add1~15  & (((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux55~4_combout )))) # (!\ALU_inst|Add1~15  & ((((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux55~4_combout )))))
// \ALU_inst|Add1~17  = CARRY((!\ALU_inst|Add1~15  & ((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux55~4_combout ))))

	.dataa(\RegFile_inst|Mux55~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~15 ),
	.combout(\ALU_inst|Add1~16_combout ),
	.cout(\ALU_inst|Add1~17 ));
// synopsys translate_off
defparam \ALU_inst|Add1~16 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \ALU_inst|Add1~87 (
// Equation(s):
// \ALU_inst|Add1~87_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~16_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux55~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\RegFile_inst|Mux55~4_combout ),
	.datad(\ALU_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~87 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \ALU_inst|Mux23~2 (
// Equation(s):
// \ALU_inst|Mux23~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux23~4_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\ALU_inst|Add1~87_combout ))) # (!\RegFile_inst|Mux23~4_combout  & 
// (\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add1~87_combout ))))

	.dataa(\RegFile_inst|Mux23~4_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\ALU_inst|Add1~87_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \ALU_inst|Add2~16 (
// Equation(s):
// \ALU_inst|Add2~16_combout  = ((\RegFile_inst|Mux23~4_combout  $ (\ALU_inst|Add1~87_combout  $ (!\ALU_inst|Add2~15 )))) # (GND)
// \ALU_inst|Add2~17  = CARRY((\RegFile_inst|Mux23~4_combout  & ((\ALU_inst|Add1~87_combout ) # (!\ALU_inst|Add2~15 ))) # (!\RegFile_inst|Mux23~4_combout  & (\ALU_inst|Add1~87_combout  & !\ALU_inst|Add2~15 )))

	.dataa(\RegFile_inst|Mux23~4_combout ),
	.datab(\ALU_inst|Add1~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~15 ),
	.combout(\ALU_inst|Add2~16_combout ),
	.cout(\ALU_inst|Add2~17 ));
// synopsys translate_off
defparam \ALU_inst|Add2~16 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \ALU_inst|Mux23~3 (
// Equation(s):
// \ALU_inst|Mux23~3_combout  = (\ALU_inst|Mux23~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~16_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Mux23~2_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\ALU_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~3 .lut_mask = 16'hCECC;
defparam \ALU_inst|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \VRAM_inst11|regs~488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~488 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \VRAM_inst11|regs~360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~360 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \VRAM_inst11|regs~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~104 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \VRAM_inst11|regs~232feeder (
// Equation(s):
// \VRAM_inst11|regs~232feeder_combout  = \RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux55~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~232feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \VRAM_inst11|regs~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~232 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~781 (
// Equation(s):
// \VRAM_inst11|regs~781_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~232_q ))) # (!\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~104_q ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~104_q ),
	.datad(\VRAM_inst11|regs~232_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~781_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~781 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~782 (
// Equation(s):
// \VRAM_inst11|regs~782_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~781_combout  & (\VRAM_inst11|regs~488_q )) # (!\VRAM_inst11|regs~781_combout  & ((\VRAM_inst11|regs~360_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~781_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~488_q ),
	.datac(\VRAM_inst11|regs~360_q ),
	.datad(\VRAM_inst11|regs~781_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~782_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~782 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~296feeder (
// Equation(s):
// \VRAM_inst11|regs~296feeder_combout  = \RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux55~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~296feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \VRAM_inst11|regs~296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~296 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \VRAM_inst11|regs~424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~424 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~168feeder (
// Equation(s):
// \VRAM_inst11|regs~168feeder_combout  = \RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux55~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~168feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N23
dffeas \VRAM_inst11|regs~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~168 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \VRAM_inst11|regs~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~40 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~776 (
// Equation(s):
// \VRAM_inst11|regs~776_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~168_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~40_q )))))

	.dataa(\VRAM_inst11|regs~168_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~40_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~776_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~776 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~777 (
// Equation(s):
// \VRAM_inst11|regs~777_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~776_combout  & ((\VRAM_inst11|regs~424_q ))) # (!\VRAM_inst11|regs~776_combout  & (\VRAM_inst11|regs~296_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~776_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~296_q ),
	.datac(\VRAM_inst11|regs~424_q ),
	.datad(\VRAM_inst11|regs~776_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~777_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~777 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|regs~136feeder (
// Equation(s):
// \VRAM_inst11|regs~136feeder_combout  = \RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux55~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~136feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \VRAM_inst11|regs~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~136 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \VRAM_inst11|regs~392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~392 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~264feeder (
// Equation(s):
// \VRAM_inst11|regs~264feeder_combout  = \RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux55~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~264feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \VRAM_inst11|regs~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~264 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \VRAM_inst11|regs~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~8 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~778 (
// Equation(s):
// \VRAM_inst11|regs~778_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~264_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~8_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~264_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~8_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~778_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~778 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneive_lcell_comb \VRAM_inst11|regs~779 (
// Equation(s):
// \VRAM_inst11|regs~779_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~778_combout  & ((\VRAM_inst11|regs~392_q ))) # (!\VRAM_inst11|regs~778_combout  & (\VRAM_inst11|regs~136_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~778_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~136_q ),
	.datac(\VRAM_inst11|regs~392_q ),
	.datad(\VRAM_inst11|regs~778_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~779_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~779 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~780 (
// Equation(s):
// \VRAM_inst11|regs~780_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~777_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~779_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~777_combout ),
	.datad(\VRAM_inst11|regs~779_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~780_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~780 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~456feeder (
// Equation(s):
// \VRAM_inst11|regs~456feeder_combout  = \RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux55~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~456feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \VRAM_inst11|regs~456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~456 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \VRAM_inst11|regs~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~200 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~917 (
// Equation(s):
// \VRAM_inst11|regs~917_combout  = !\RegFile_inst|Mux55~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux55~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~917_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~917 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \VRAM_inst11|regs~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~917_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~72 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \VRAM_inst11|regs~328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~328 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~774 (
// Equation(s):
// \VRAM_inst11|regs~774_combout  = (\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~328_q ) # (\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~72_q  & ((!\ALU_inst|Mux27~3_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~72_q ),
	.datac(\VRAM_inst11|regs~328_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~774_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~774 .lut_mask = 16'hAAB1;
defparam \VRAM_inst11|regs~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~775 (
// Equation(s):
// \VRAM_inst11|regs~775_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~774_combout  & (\VRAM_inst11|regs~456_q )) # (!\VRAM_inst11|regs~774_combout  & ((\VRAM_inst11|regs~200_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~774_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~456_q ),
	.datac(\VRAM_inst11|regs~200_q ),
	.datad(\VRAM_inst11|regs~774_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~775_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~775 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~783 (
// Equation(s):
// \VRAM_inst11|regs~783_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~780_combout  & (\VRAM_inst11|regs~782_combout )) # (!\VRAM_inst11|regs~780_combout  & ((\VRAM_inst11|regs~775_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~780_combout ))))

	.dataa(\VRAM_inst11|regs~782_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~780_combout ),
	.datad(\VRAM_inst11|regs~775_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~783_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~783 .lut_mask = 16'hBCB0;
defparam \VRAM_inst11|regs~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \MUX_inst8|RES[8]~23 (
// Equation(s):
// \MUX_inst8|RES[8]~23_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal5~1_combout  & \VRAM_inst11|regs~783_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux23~3_combout ))

	.dataa(\ALU_inst|Mux23~3_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~783_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[8]~23 .lut_mask = 16'h3A0A;
defparam \MUX_inst8|RES[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \RegFile_inst|regs[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][8] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \RegFile_inst|Mux55~0 (
// Equation(s):
// \RegFile_inst|Mux55~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][8]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][8]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][8]~q ),
	.datac(\RegFile_inst|regs[4][8]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux55~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \RegFile_inst|Mux55~1 (
// Equation(s):
// \RegFile_inst|Mux55~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux55~0_combout  & (\RegFile_inst|regs[7][8]~q )) # (!\RegFile_inst|Mux55~0_combout  & ((\RegFile_inst|regs[5][8]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux55~0_combout ))))

	.dataa(\RegFile_inst|regs[7][8]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[5][8]~q ),
	.datad(\RegFile_inst|Mux55~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux55~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \RegFile_inst|Mux55~2 (
// Equation(s):
// \RegFile_inst|Mux55~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][8]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][8]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux55~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \RegFile_inst|Mux55~3 (
// Equation(s):
// \RegFile_inst|Mux55~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux55~2_combout  & (\RegFile_inst|regs[3][8]~q )) # (!\RegFile_inst|Mux55~2_combout  & ((\RegFile_inst|regs[2][8]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux55~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][8]~q ),
	.datac(\RegFile_inst|regs[2][8]~q ),
	.datad(\RegFile_inst|Mux55~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux55~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \RegFile_inst|Mux55~4 (
// Equation(s):
// \RegFile_inst|Mux55~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux55~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux55~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux55~1_combout ),
	.datad(\RegFile_inst|Mux55~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux55~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \ALU_inst|Add1~18 (
// Equation(s):
// \ALU_inst|Add1~18_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux54~4_combout  & ((\ALU_inst|Add1~17 ) # (GND))) # (!\RegFile_inst|Mux54~4_combout  & (!\ALU_inst|Add1~17 )))) # (!\VROM_inst10|WideOr1~4_combout  & (((!\ALU_inst|Add1~17 
// ))))
// \ALU_inst|Add1~19  = CARRY(((\VROM_inst10|WideOr1~4_combout  & \RegFile_inst|Mux54~4_combout )) # (!\ALU_inst|Add1~17 ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux54~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~17 ),
	.combout(\ALU_inst|Add1~18_combout ),
	.cout(\ALU_inst|Add1~19 ));
// synopsys translate_off
defparam \ALU_inst|Add1~18 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneive_lcell_comb \ALU_inst|Add1~86 (
// Equation(s):
// \ALU_inst|Add1~86_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~18_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux54~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\RegFile_inst|Mux54~4_combout ),
	.datad(\ALU_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~86 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \RegFile_inst|regs[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N29
dffeas \RegFile_inst|regs[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \RegFile_inst|regs[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneive_lcell_comb \RegFile_inst|Mux22~0 (
// Equation(s):
// \RegFile_inst|Mux22~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][9]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][9]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux22~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneive_lcell_comb \RegFile_inst|Mux22~1 (
// Equation(s):
// \RegFile_inst|Mux22~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux22~0_combout  & (\RegFile_inst|regs[3][9]~q )) # (!\RegFile_inst|Mux22~0_combout  & ((\RegFile_inst|regs[2][9]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux22~0_combout ))))

	.dataa(\RegFile_inst|regs[3][9]~q ),
	.datab(\RegFile_inst|regs[2][9]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux22~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux22~1 .lut_mask = 16'hAFC0;
defparam \RegFile_inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \RegFile_inst|regs[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \RegFile_inst|regs[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \RegFile_inst|regs[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \RegFile_inst|Mux22~2 (
// Equation(s):
// \RegFile_inst|Mux22~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][9]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][9]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][9]~q ),
	.datac(\RegFile_inst|regs[6][9]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux22~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \RegFile_inst|Mux22~3 (
// Equation(s):
// \RegFile_inst|Mux22~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux22~2_combout  & (\RegFile_inst|regs[7][9]~q )) # (!\RegFile_inst|Mux22~2_combout  & ((\RegFile_inst|regs[5][9]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux22~2_combout ))))

	.dataa(\RegFile_inst|regs[7][9]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[5][9]~q ),
	.datad(\RegFile_inst|Mux22~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux22~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneive_lcell_comb \RegFile_inst|Mux22~4 (
// Equation(s):
// \RegFile_inst|Mux22~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux22~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux22~1_combout ))

	.dataa(\RegFile_inst|Mux22~1_combout ),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|Mux22~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux22~4 .lut_mask = 16'hEE22;
defparam \RegFile_inst|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \ALU_inst|Add2~18 (
// Equation(s):
// \ALU_inst|Add2~18_combout  = (\ALU_inst|Add1~86_combout  & ((\RegFile_inst|Mux22~4_combout  & (\ALU_inst|Add2~17  & VCC)) # (!\RegFile_inst|Mux22~4_combout  & (!\ALU_inst|Add2~17 )))) # (!\ALU_inst|Add1~86_combout  & ((\RegFile_inst|Mux22~4_combout  & 
// (!\ALU_inst|Add2~17 )) # (!\RegFile_inst|Mux22~4_combout  & ((\ALU_inst|Add2~17 ) # (GND)))))
// \ALU_inst|Add2~19  = CARRY((\ALU_inst|Add1~86_combout  & (!\RegFile_inst|Mux22~4_combout  & !\ALU_inst|Add2~17 )) # (!\ALU_inst|Add1~86_combout  & ((!\ALU_inst|Add2~17 ) # (!\RegFile_inst|Mux22~4_combout ))))

	.dataa(\ALU_inst|Add1~86_combout ),
	.datab(\RegFile_inst|Mux22~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~17 ),
	.combout(\ALU_inst|Add2~18_combout ),
	.cout(\ALU_inst|Add2~19 ));
// synopsys translate_off
defparam \ALU_inst|Add2~18 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneive_lcell_comb \ALU_inst|Mux22~2 (
// Equation(s):
// \ALU_inst|Mux22~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux22~4_combout ) # (\ALU_inst|Add1~86_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux22~4_combout  & \ALU_inst|Add1~86_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux22~4_combout ),
	.datad(\ALU_inst|Add1~86_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \ALU_inst|Mux22~3 (
// Equation(s):
// \ALU_inst|Mux22~3_combout  = (\ALU_inst|Mux22~2_combout ) # ((\ALU_inst|Add2~18_combout  & (!\Controller_inst2|Selector3~0_combout  & \Controller_inst2|Selector1~0_combout )))

	.dataa(\ALU_inst|Add2~18_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Mux22~2_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~3 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|regs~361feeder (
// Equation(s):
// \VRAM_inst11|regs~361feeder_combout  = \RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux54~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~361feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \VRAM_inst11|regs~361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~361 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \VRAM_inst11|regs~329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~329 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~297feeder (
// Equation(s):
// \VRAM_inst11|regs~297feeder_combout  = \RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux54~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~297feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \VRAM_inst11|regs~297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~297 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \VRAM_inst11|regs~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~265 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~764 (
// Equation(s):
// \VRAM_inst11|regs~764_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~297_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~265_q )))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~297_q ),
	.datac(\VRAM_inst11|regs~265_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~764_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~764 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~765 (
// Equation(s):
// \VRAM_inst11|regs~765_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~764_combout  & (\VRAM_inst11|regs~361_q )) # (!\VRAM_inst11|regs~764_combout  & ((\VRAM_inst11|regs~329_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~764_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~361_q ),
	.datac(\VRAM_inst11|regs~329_q ),
	.datad(\VRAM_inst11|regs~764_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~765_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~765 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N27
dffeas \VRAM_inst11|regs~489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux54~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~489 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \VRAM_inst11|regs~425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~425 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~457feeder (
// Equation(s):
// \VRAM_inst11|regs~457feeder_combout  = \RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux54~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~457feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \VRAM_inst11|regs~457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~457 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \VRAM_inst11|regs~393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~393 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \VRAM_inst11|regs~771 (
// Equation(s):
// \VRAM_inst11|regs~771_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~457_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~393_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~457_q ),
	.datac(\VRAM_inst11|regs~393_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~771_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~771 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \VRAM_inst11|regs~772 (
// Equation(s):
// \VRAM_inst11|regs~772_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~771_combout  & (\VRAM_inst11|regs~489_q )) # (!\VRAM_inst11|regs~771_combout  & ((\VRAM_inst11|regs~425_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~771_combout ))))

	.dataa(\VRAM_inst11|regs~489_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~425_q ),
	.datad(\VRAM_inst11|regs~771_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~772_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~772 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|regs~169feeder (
// Equation(s):
// \VRAM_inst11|regs~169feeder_combout  = \RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux54~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~169feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \VRAM_inst11|regs~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~169 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \VRAM_inst11|regs~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~233 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~201feeder (
// Equation(s):
// \VRAM_inst11|regs~201feeder_combout  = \RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux54~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~201feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \VRAM_inst11|regs~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~201 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \VRAM_inst11|regs~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~137 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~766 (
// Equation(s):
// \VRAM_inst11|regs~766_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~201_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~137_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~201_q ),
	.datac(\VRAM_inst11|regs~137_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~766_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~766 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \VRAM_inst11|regs~767 (
// Equation(s):
// \VRAM_inst11|regs~767_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~766_combout  & ((\VRAM_inst11|regs~233_q ))) # (!\VRAM_inst11|regs~766_combout  & (\VRAM_inst11|regs~169_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~766_combout ))))

	.dataa(\VRAM_inst11|regs~169_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~233_q ),
	.datad(\VRAM_inst11|regs~766_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~767_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~767 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~916 (
// Equation(s):
// \VRAM_inst11|regs~916_combout  = !\RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux54~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~916_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~916 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \VRAM_inst11|regs~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~916_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~73 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \VRAM_inst11|regs~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~105 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~41feeder (
// Equation(s):
// \VRAM_inst11|regs~41feeder_combout  = \RegFile_inst|Mux54~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux54~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~41feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \VRAM_inst11|regs~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~41 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \VRAM_inst11|regs~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~9 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~768 (
// Equation(s):
// \VRAM_inst11|regs~768_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~41_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~9_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~41_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~9_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~768_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~768 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~769 (
// Equation(s):
// \VRAM_inst11|regs~769_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~768_combout  & ((\VRAM_inst11|regs~105_q ))) # (!\VRAM_inst11|regs~768_combout  & (!\VRAM_inst11|regs~73_q )))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~768_combout ))))

	.dataa(\VRAM_inst11|regs~73_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~105_q ),
	.datad(\VRAM_inst11|regs~768_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~769_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~769 .lut_mask = 16'hF344;
defparam \VRAM_inst11|regs~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~770 (
// Equation(s):
// \VRAM_inst11|regs~770_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~767_combout )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~769_combout 
// )))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~767_combout ),
	.datad(\VRAM_inst11|regs~769_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~770_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~770 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~773 (
// Equation(s):
// \VRAM_inst11|regs~773_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~770_combout  & ((\VRAM_inst11|regs~772_combout ))) # (!\VRAM_inst11|regs~770_combout  & (\VRAM_inst11|regs~765_combout )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~770_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~765_combout ),
	.datac(\VRAM_inst11|regs~772_combout ),
	.datad(\VRAM_inst11|regs~770_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~773_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~773 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \MUX_inst8|RES[9]~22 (
// Equation(s):
// \MUX_inst8|RES[9]~22_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~773_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux22~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux22~3_combout ),
	.datad(\VRAM_inst11|regs~773_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[9]~22 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \RegFile_inst|regs[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][9] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \RegFile_inst|Mux54~0 (
// Equation(s):
// \RegFile_inst|Mux54~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][9]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][9]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][9]~q ),
	.datac(\RegFile_inst|regs[4][9]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux54~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \RegFile_inst|Mux54~1 (
// Equation(s):
// \RegFile_inst|Mux54~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux54~0_combout  & ((\RegFile_inst|regs[7][9]~q ))) # (!\RegFile_inst|Mux54~0_combout  & (\RegFile_inst|regs[5][9]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux54~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][9]~q ),
	.datac(\RegFile_inst|regs[7][9]~q ),
	.datad(\RegFile_inst|Mux54~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux54~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \RegFile_inst|Mux54~2 (
// Equation(s):
// \RegFile_inst|Mux54~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][9]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][9]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux54~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneive_lcell_comb \RegFile_inst|Mux54~3 (
// Equation(s):
// \RegFile_inst|Mux54~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux54~2_combout  & (\RegFile_inst|regs[3][9]~q )) # (!\RegFile_inst|Mux54~2_combout  & ((\RegFile_inst|regs[2][9]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux54~2_combout ))))

	.dataa(\RegFile_inst|regs[3][9]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][9]~q ),
	.datad(\RegFile_inst|Mux54~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux54~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneive_lcell_comb \RegFile_inst|Mux54~4 (
// Equation(s):
// \RegFile_inst|Mux54~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux54~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux54~3_combout )))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux54~1_combout ),
	.datad(\RegFile_inst|Mux54~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux54~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \ALU_inst|Add1~20 (
// Equation(s):
// \ALU_inst|Add1~20_combout  = (\ALU_inst|Add1~19  & (((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux53~4_combout )))) # (!\ALU_inst|Add1~19  & ((((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux53~4_combout )))))
// \ALU_inst|Add1~21  = CARRY((!\ALU_inst|Add1~19  & ((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux53~4_combout ))))

	.dataa(\RegFile_inst|Mux53~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~19 ),
	.combout(\ALU_inst|Add1~20_combout ),
	.cout(\ALU_inst|Add1~21 ));
// synopsys translate_off
defparam \ALU_inst|Add1~20 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \ALU_inst|Add1~85 (
// Equation(s):
// \ALU_inst|Add1~85_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~20_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux53~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~20_combout ),
	.datad(\RegFile_inst|Mux53~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~85 .lut_mask = 16'hE2C0;
defparam \ALU_inst|Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \ALU_inst|Mux21~2 (
// Equation(s):
// \ALU_inst|Mux21~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux21~4_combout ) # (\ALU_inst|Add1~85_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux21~4_combout  & \ALU_inst|Add1~85_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|Mux21~4_combout ),
	.datad(\ALU_inst|Add1~85_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \ALU_inst|Add2~20 (
// Equation(s):
// \ALU_inst|Add2~20_combout  = ((\ALU_inst|Add1~85_combout  $ (\RegFile_inst|Mux21~4_combout  $ (!\ALU_inst|Add2~19 )))) # (GND)
// \ALU_inst|Add2~21  = CARRY((\ALU_inst|Add1~85_combout  & ((\RegFile_inst|Mux21~4_combout ) # (!\ALU_inst|Add2~19 ))) # (!\ALU_inst|Add1~85_combout  & (\RegFile_inst|Mux21~4_combout  & !\ALU_inst|Add2~19 )))

	.dataa(\ALU_inst|Add1~85_combout ),
	.datab(\RegFile_inst|Mux21~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~19 ),
	.combout(\ALU_inst|Add2~20_combout ),
	.cout(\ALU_inst|Add2~21 ));
// synopsys translate_off
defparam \ALU_inst|Add2~20 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \ALU_inst|Mux21~3 (
// Equation(s):
// \ALU_inst|Mux21~3_combout  = (\ALU_inst|Mux21~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~20_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux21~2_combout ),
	.datad(\ALU_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N27
dffeas \VRAM_inst11|regs~490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux53~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~490 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \VRAM_inst11|regs~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~234 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb \VRAM_inst11|regs~362feeder (
// Equation(s):
// \VRAM_inst11|regs~362feeder_combout  = \RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux53~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~362feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \VRAM_inst11|regs~362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~362 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \VRAM_inst11|regs~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~106 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneive_lcell_comb \VRAM_inst11|regs~761 (
// Equation(s):
// \VRAM_inst11|regs~761_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~362_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~106_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~362_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~106_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~761_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~761 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \VRAM_inst11|regs~762 (
// Equation(s):
// \VRAM_inst11|regs~762_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~761_combout  & (\VRAM_inst11|regs~490_q )) # (!\VRAM_inst11|regs~761_combout  & ((\VRAM_inst11|regs~234_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~761_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~490_q ),
	.datac(\VRAM_inst11|regs~234_q ),
	.datad(\VRAM_inst11|regs~761_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~762_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~762 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \VRAM_inst11|regs~426feeder (
// Equation(s):
// \VRAM_inst11|regs~426feeder_combout  = \RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux53~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~426feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~426feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~426feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \VRAM_inst11|regs~426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~426 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N9
dffeas \VRAM_inst11|regs~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~170 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~298feeder (
// Equation(s):
// \VRAM_inst11|regs~298feeder_combout  = \RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux53~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~298feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \VRAM_inst11|regs~298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~298 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \VRAM_inst11|regs~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~42 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~754 (
// Equation(s):
// \VRAM_inst11|regs~754_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~298_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~42_q )))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~298_q ),
	.datac(\VRAM_inst11|regs~42_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~754_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~754 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~755 (
// Equation(s):
// \VRAM_inst11|regs~755_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~754_combout  & (\VRAM_inst11|regs~426_q )) # (!\VRAM_inst11|regs~754_combout  & ((\VRAM_inst11|regs~170_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~754_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~426_q ),
	.datac(\VRAM_inst11|regs~170_q ),
	.datad(\VRAM_inst11|regs~754_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~755_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~755 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~266feeder (
// Equation(s):
// \VRAM_inst11|regs~266feeder_combout  = \RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux53~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~266feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \VRAM_inst11|regs~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~266 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \VRAM_inst11|regs~394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~394 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \VRAM_inst11|regs~138feeder (
// Equation(s):
// \VRAM_inst11|regs~138feeder_combout  = \RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux53~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~138feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \VRAM_inst11|regs~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~138 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \VRAM_inst11|regs~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~10 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~758 (
// Equation(s):
// \VRAM_inst11|regs~758_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~138_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~10_q )))))

	.dataa(\VRAM_inst11|regs~138_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~10_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~758_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~758 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \VRAM_inst11|regs~759 (
// Equation(s):
// \VRAM_inst11|regs~759_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~758_combout  & ((\VRAM_inst11|regs~394_q ))) # (!\VRAM_inst11|regs~758_combout  & (\VRAM_inst11|regs~266_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~758_combout ))))

	.dataa(\VRAM_inst11|regs~266_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~394_q ),
	.datad(\VRAM_inst11|regs~758_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~759_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~759 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~330feeder (
// Equation(s):
// \VRAM_inst11|regs~330feeder_combout  = \RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux53~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~330feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \VRAM_inst11|regs~330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~330 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \VRAM_inst11|regs~458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~458 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \VRAM_inst11|regs~915 (
// Equation(s):
// \VRAM_inst11|regs~915_combout  = !\RegFile_inst|Mux53~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux53~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~915_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~915 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \VRAM_inst11|regs~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~915_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~74 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \VRAM_inst11|regs~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~202 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \VRAM_inst11|regs~756 (
// Equation(s):
// \VRAM_inst11|regs~756_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~202_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~74_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~74_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~202_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~756_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~756 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~757 (
// Equation(s):
// \VRAM_inst11|regs~757_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~756_combout  & ((\VRAM_inst11|regs~458_q ))) # (!\VRAM_inst11|regs~756_combout  & (\VRAM_inst11|regs~330_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~756_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~330_q ),
	.datac(\VRAM_inst11|regs~458_q ),
	.datad(\VRAM_inst11|regs~756_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~757_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~757 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~760 (
// Equation(s):
// \VRAM_inst11|regs~760_combout  = (\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout ) # ((\VRAM_inst11|regs~757_combout )))) # (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~759_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~759_combout ),
	.datad(\VRAM_inst11|regs~757_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~760_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~760 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~763 (
// Equation(s):
// \VRAM_inst11|regs~763_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~760_combout  & (\VRAM_inst11|regs~762_combout )) # (!\VRAM_inst11|regs~760_combout  & ((\VRAM_inst11|regs~755_combout ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~760_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~762_combout ),
	.datac(\VRAM_inst11|regs~755_combout ),
	.datad(\VRAM_inst11|regs~760_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~763_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~763 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \MUX_inst8|RES[10]~21 (
// Equation(s):
// \MUX_inst8|RES[10]~21_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal5~1_combout  & \VRAM_inst11|regs~763_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux21~3_combout ))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\ALU_inst|Mux21~3_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VRAM_inst11|regs~763_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[10]~21 .lut_mask = 16'h4E44;
defparam \MUX_inst8|RES[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \RegFile_inst|regs[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][10] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \RegFile_inst|Mux53~0 (
// Equation(s):
// \RegFile_inst|Mux53~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][10]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][10]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][10]~q ),
	.datac(\RegFile_inst|regs[4][10]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux53~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \RegFile_inst|Mux53~1 (
// Equation(s):
// \RegFile_inst|Mux53~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux53~0_combout  & (\RegFile_inst|regs[7][10]~q )) # (!\RegFile_inst|Mux53~0_combout  & ((\RegFile_inst|regs[5][10]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux53~0_combout ))))

	.dataa(\RegFile_inst|regs[7][10]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[5][10]~q ),
	.datad(\RegFile_inst|Mux53~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux53~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \RegFile_inst|Mux53~2 (
// Equation(s):
// \RegFile_inst|Mux53~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][10]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][10]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux53~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \RegFile_inst|Mux53~3 (
// Equation(s):
// \RegFile_inst|Mux53~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux53~2_combout  & (\RegFile_inst|regs[3][10]~q )) # (!\RegFile_inst|Mux53~2_combout  & ((\RegFile_inst|regs[2][10]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux53~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][10]~q ),
	.datac(\RegFile_inst|regs[2][10]~q ),
	.datad(\RegFile_inst|Mux53~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux53~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \RegFile_inst|Mux53~4 (
// Equation(s):
// \RegFile_inst|Mux53~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux53~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux53~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux53~1_combout ),
	.datad(\RegFile_inst|Mux53~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux53~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \ALU_inst|Add1~22 (
// Equation(s):
// \ALU_inst|Add1~22_combout  = (\MUX_inst6|RES[11]~2_combout  & ((\ALU_inst|Add1~21 ) # (GND))) # (!\MUX_inst6|RES[11]~2_combout  & (!\ALU_inst|Add1~21 ))
// \ALU_inst|Add1~23  = CARRY((\MUX_inst6|RES[11]~2_combout ) # (!\ALU_inst|Add1~21 ))

	.dataa(\MUX_inst6|RES[11]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~21 ),
	.combout(\ALU_inst|Add1~22_combout ),
	.cout(\ALU_inst|Add1~23 ));
// synopsys translate_off
defparam \ALU_inst|Add1~22 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneive_lcell_comb \ALU_inst|Add1~84 (
// Equation(s):
// \ALU_inst|Add1~84_combout  = (\Controller_inst2|Selector4~1_combout  & ((\ALU_inst|Add1~22_combout ))) # (!\Controller_inst2|Selector4~1_combout  & (\MUX_inst6|RES[11]~2_combout ))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(\MUX_inst6|RES[11]~2_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~84 .lut_mask = 16'hEE44;
defparam \ALU_inst|Add1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \RegFile_inst|regs[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneive_lcell_comb \RegFile_inst|Mux20~0 (
// Equation(s):
// \RegFile_inst|Mux20~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][11]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][11]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux20~0 .lut_mask = 16'hFA00;
defparam \RegFile_inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N27
dffeas \RegFile_inst|regs[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneive_lcell_comb \RegFile_inst|Mux20~1 (
// Equation(s):
// \RegFile_inst|Mux20~1_combout  = (\RegFile_inst|Mux20~0_combout  & ((\RegFile_inst|regs[3][11]~q ) # ((!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux20~0_combout  & (((\VROM_inst10|WideOr3~combout  & \RegFile_inst|regs[2][11]~q ))))

	.dataa(\RegFile_inst|regs[3][11]~q ),
	.datab(\RegFile_inst|Mux20~0_combout ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|regs[2][11]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux20~1 .lut_mask = 16'hBC8C;
defparam \RegFile_inst|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \RegFile_inst|regs[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \RegFile_inst|regs[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \RegFile_inst|regs[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \RegFile_inst|regs[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \RegFile_inst|Mux20~2 (
// Equation(s):
// \RegFile_inst|Mux20~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][11]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][11]~q ))))

	.dataa(\RegFile_inst|regs[4][11]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][11]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux20~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \RegFile_inst|Mux20~3 (
// Equation(s):
// \RegFile_inst|Mux20~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux20~2_combout  & (\RegFile_inst|regs[7][11]~q )) # (!\RegFile_inst|Mux20~2_combout  & ((\RegFile_inst|regs[5][11]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux20~2_combout ))))

	.dataa(\RegFile_inst|regs[7][11]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[5][11]~q ),
	.datad(\RegFile_inst|Mux20~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux20~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneive_lcell_comb \RegFile_inst|Mux20~4 (
// Equation(s):
// \RegFile_inst|Mux20~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux20~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux20~1_combout ))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux20~1_combout ),
	.datad(\RegFile_inst|Mux20~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux20~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \ALU_inst|Add2~22 (
// Equation(s):
// \ALU_inst|Add2~22_combout  = (\ALU_inst|Add1~84_combout  & ((\RegFile_inst|Mux20~4_combout  & (\ALU_inst|Add2~21  & VCC)) # (!\RegFile_inst|Mux20~4_combout  & (!\ALU_inst|Add2~21 )))) # (!\ALU_inst|Add1~84_combout  & ((\RegFile_inst|Mux20~4_combout  & 
// (!\ALU_inst|Add2~21 )) # (!\RegFile_inst|Mux20~4_combout  & ((\ALU_inst|Add2~21 ) # (GND)))))
// \ALU_inst|Add2~23  = CARRY((\ALU_inst|Add1~84_combout  & (!\RegFile_inst|Mux20~4_combout  & !\ALU_inst|Add2~21 )) # (!\ALU_inst|Add1~84_combout  & ((!\ALU_inst|Add2~21 ) # (!\RegFile_inst|Mux20~4_combout ))))

	.dataa(\ALU_inst|Add1~84_combout ),
	.datab(\RegFile_inst|Mux20~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~21 ),
	.combout(\ALU_inst|Add2~22_combout ),
	.cout(\ALU_inst|Add2~23 ));
// synopsys translate_off
defparam \ALU_inst|Add2~22 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneive_lcell_comb \ALU_inst|Mux20~2 (
// Equation(s):
// \ALU_inst|Mux20~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add1~84_combout  & ((\RegFile_inst|Mux20~4_combout ) # (\Controller_inst2|Selector3~0_combout ))) # (!\ALU_inst|Add1~84_combout  & (\RegFile_inst|Mux20~4_combout  & 
// \Controller_inst2|Selector3~0_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Add1~84_combout ),
	.datac(\RegFile_inst|Mux20~4_combout ),
	.datad(\Controller_inst2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cycloneive_lcell_comb \ALU_inst|Mux20~3 (
// Equation(s):
// \ALU_inst|Mux20~3_combout  = (\ALU_inst|Mux20~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~22_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Add2~22_combout ),
	.datad(\ALU_inst|Mux20~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~3 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N17
dffeas \VRAM_inst11|regs~491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux52~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~491 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \VRAM_inst11|regs~459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~459 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \VRAM_inst11|regs~427feeder (
// Equation(s):
// \VRAM_inst11|regs~427feeder_combout  = \RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux52~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~427feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \VRAM_inst11|regs~427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~427 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \VRAM_inst11|regs~395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~395 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \VRAM_inst11|regs~751 (
// Equation(s):
// \VRAM_inst11|regs~751_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~427_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~395_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~427_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~395_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~751_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~751 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \VRAM_inst11|regs~752 (
// Equation(s):
// \VRAM_inst11|regs~752_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~751_combout  & (\VRAM_inst11|regs~491_q )) # (!\VRAM_inst11|regs~751_combout  & ((\VRAM_inst11|regs~459_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~751_combout ))))

	.dataa(\VRAM_inst11|regs~491_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~459_q ),
	.datad(\VRAM_inst11|regs~751_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~752_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~752 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \VRAM_inst11|regs~235feeder (
// Equation(s):
// \VRAM_inst11|regs~235feeder_combout  = \RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux52~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~235feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \VRAM_inst11|regs~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~235 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \VRAM_inst11|regs~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~203 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \VRAM_inst11|regs~171feeder (
// Equation(s):
// \VRAM_inst11|regs~171feeder_combout  = \RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux52~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~171feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \VRAM_inst11|regs~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~171 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \VRAM_inst11|regs~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~139 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|regs~744 (
// Equation(s):
// \VRAM_inst11|regs~744_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~171_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~139_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~171_q ),
	.datac(\VRAM_inst11|regs~139_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~744_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~744 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \VRAM_inst11|regs~745 (
// Equation(s):
// \VRAM_inst11|regs~745_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~744_combout  & (\VRAM_inst11|regs~235_q )) # (!\VRAM_inst11|regs~744_combout  & ((\VRAM_inst11|regs~203_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~744_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~235_q ),
	.datac(\VRAM_inst11|regs~203_q ),
	.datad(\VRAM_inst11|regs~744_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~745_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~745 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~299feeder (
// Equation(s):
// \VRAM_inst11|regs~299feeder_combout  = \RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux52~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~299feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \VRAM_inst11|regs~299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~299 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \VRAM_inst11|regs~363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~363 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~331feeder (
// Equation(s):
// \VRAM_inst11|regs~331feeder_combout  = \RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux52~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~331feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~331feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~331feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N25
dffeas \VRAM_inst11|regs~331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~331 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \VRAM_inst11|regs~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~267 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~746 (
// Equation(s):
// \VRAM_inst11|regs~746_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~331_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~267_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~331_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~267_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~746_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~746 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~747 (
// Equation(s):
// \VRAM_inst11|regs~747_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~746_combout  & ((\VRAM_inst11|regs~363_q ))) # (!\VRAM_inst11|regs~746_combout  & (\VRAM_inst11|regs~299_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~746_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~299_q ),
	.datac(\VRAM_inst11|regs~363_q ),
	.datad(\VRAM_inst11|regs~746_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~747_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~747 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~43feeder (
// Equation(s):
// \VRAM_inst11|regs~43feeder_combout  = \RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux52~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~43feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \VRAM_inst11|regs~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~43 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \VRAM_inst11|regs~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~107 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~914 (
// Equation(s):
// \VRAM_inst11|regs~914_combout  = !\RegFile_inst|Mux52~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux52~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~914_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~914 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \VRAM_inst11|regs~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~914_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~75 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \VRAM_inst11|regs~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~11 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneive_lcell_comb \VRAM_inst11|regs~748 (
// Equation(s):
// \VRAM_inst11|regs~748_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (!\VRAM_inst11|regs~75_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~11_q )))))

	.dataa(\VRAM_inst11|regs~75_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~11_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~748_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~748 .lut_mask = 16'hDD30;
defparam \VRAM_inst11|regs~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~749 (
// Equation(s):
// \VRAM_inst11|regs~749_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~748_combout  & ((\VRAM_inst11|regs~107_q ))) # (!\VRAM_inst11|regs~748_combout  & (\VRAM_inst11|regs~43_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~748_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~43_q ),
	.datac(\VRAM_inst11|regs~107_q ),
	.datad(\VRAM_inst11|regs~748_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~749_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~749 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \VRAM_inst11|regs~750 (
// Equation(s):
// \VRAM_inst11|regs~750_combout  = (\ALU_inst|Mux27~3_combout  & (\ALU_inst|Mux26~3_combout )) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~747_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~749_combout 
// )))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~747_combout ),
	.datad(\VRAM_inst11|regs~749_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~750_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~750 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \VRAM_inst11|regs~753 (
// Equation(s):
// \VRAM_inst11|regs~753_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~750_combout  & (\VRAM_inst11|regs~752_combout )) # (!\VRAM_inst11|regs~750_combout  & ((\VRAM_inst11|regs~745_combout ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~750_combout ))))

	.dataa(\VRAM_inst11|regs~752_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~745_combout ),
	.datad(\VRAM_inst11|regs~750_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~753_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~753 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneive_lcell_comb \MUX_inst8|RES[11]~20 (
// Equation(s):
// \MUX_inst8|RES[11]~20_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~753_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux20~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux20~3_combout ),
	.datad(\VRAM_inst11|regs~753_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[11]~20 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \RegFile_inst|regs[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][11] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneive_lcell_comb \RegFile_inst|Mux52~2 (
// Equation(s):
// \RegFile_inst|Mux52~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout ) # (\RegFile_inst|regs[1][11]~q )))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux52~2 .lut_mask = 16'hC8C8;
defparam \RegFile_inst|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneive_lcell_comb \RegFile_inst|Mux52~3 (
// Equation(s):
// \RegFile_inst|Mux52~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux52~2_combout  & (\RegFile_inst|regs[3][11]~q )) # (!\RegFile_inst|Mux52~2_combout  & ((\RegFile_inst|regs[2][11]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux52~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][11]~q ),
	.datac(\RegFile_inst|regs[2][11]~q ),
	.datad(\RegFile_inst|Mux52~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux52~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \RegFile_inst|Mux52~0 (
// Equation(s):
// \RegFile_inst|Mux52~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][11]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][11]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][11]~q ),
	.datac(\RegFile_inst|regs[4][11]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux52~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \RegFile_inst|Mux52~1 (
// Equation(s):
// \RegFile_inst|Mux52~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux52~0_combout  & ((\RegFile_inst|regs[7][11]~q ))) # (!\RegFile_inst|Mux52~0_combout  & (\RegFile_inst|regs[5][11]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux52~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][11]~q ),
	.datac(\RegFile_inst|regs[7][11]~q ),
	.datad(\RegFile_inst|Mux52~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux52~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneive_lcell_comb \RegFile_inst|Mux52~4 (
// Equation(s):
// \RegFile_inst|Mux52~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux52~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux52~3_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux52~3_combout ),
	.datad(\RegFile_inst|Mux52~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux52~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneive_lcell_comb \MUX_inst6|RES[11]~2 (
// Equation(s):
// \MUX_inst6|RES[11]~2_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux52~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (!\VROM_inst10|WideOr9~0_combout ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr9~0_combout ),
	.datad(\RegFile_inst|Mux52~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[11]~2 .lut_mask = 16'hAF05;
defparam \MUX_inst6|RES[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \ALU_inst|Add1~24 (
// Equation(s):
// \ALU_inst|Add1~24_combout  = (\MUX_inst6|RES[12]~1_combout  & (!\ALU_inst|Add1~23  & VCC)) # (!\MUX_inst6|RES[12]~1_combout  & (\ALU_inst|Add1~23  $ (GND)))
// \ALU_inst|Add1~25  = CARRY((!\MUX_inst6|RES[12]~1_combout  & !\ALU_inst|Add1~23 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[12]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~23 ),
	.combout(\ALU_inst|Add1~24_combout ),
	.cout(\ALU_inst|Add1~25 ));
// synopsys translate_off
defparam \ALU_inst|Add1~24 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \ALU_inst|Add1~83 (
// Equation(s):
// \ALU_inst|Add1~83_combout  = (\Controller_inst2|Selector4~1_combout  & ((\ALU_inst|Add1~24_combout ))) # (!\Controller_inst2|Selector4~1_combout  & (\MUX_inst6|RES[12]~1_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[12]~1_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~83 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \RegFile_inst|regs[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \RegFile_inst|regs[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \RegFile_inst|regs[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \RegFile_inst|Mux19~2 (
// Equation(s):
// \RegFile_inst|Mux19~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][12]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][12]~q ))))

	.dataa(\RegFile_inst|regs[4][12]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][12]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux19~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \RegFile_inst|Mux19~3 (
// Equation(s):
// \RegFile_inst|Mux19~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux19~2_combout  & ((\RegFile_inst|regs[7][12]~q ))) # (!\RegFile_inst|Mux19~2_combout  & (\RegFile_inst|regs[5][12]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux19~2_combout ))))

	.dataa(\RegFile_inst|regs[5][12]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][12]~q ),
	.datad(\RegFile_inst|Mux19~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux19~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \RegFile_inst|regs[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \RegFile_inst|regs[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[12]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \RegFile_inst|regs[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \RegFile_inst|Mux19~0 (
// Equation(s):
// \RegFile_inst|Mux19~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][12]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][12]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux19~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \RegFile_inst|Mux19~1 (
// Equation(s):
// \RegFile_inst|Mux19~1_combout  = (\RegFile_inst|Mux19~0_combout  & (((\RegFile_inst|regs[3][12]~q ) # (!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux19~0_combout  & (\RegFile_inst|regs[2][12]~q  & ((\VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|regs[2][12]~q ),
	.datab(\RegFile_inst|regs[3][12]~q ),
	.datac(\RegFile_inst|Mux19~0_combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux19~1 .lut_mask = 16'hCAF0;
defparam \RegFile_inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \RegFile_inst|Mux19~4 (
// Equation(s):
// \RegFile_inst|Mux19~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux19~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux19~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux19~3_combout ),
	.datad(\RegFile_inst|Mux19~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux19~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \ALU_inst|Add2~24 (
// Equation(s):
// \ALU_inst|Add2~24_combout  = ((\ALU_inst|Add1~83_combout  $ (\RegFile_inst|Mux19~4_combout  $ (!\ALU_inst|Add2~23 )))) # (GND)
// \ALU_inst|Add2~25  = CARRY((\ALU_inst|Add1~83_combout  & ((\RegFile_inst|Mux19~4_combout ) # (!\ALU_inst|Add2~23 ))) # (!\ALU_inst|Add1~83_combout  & (\RegFile_inst|Mux19~4_combout  & !\ALU_inst|Add2~23 )))

	.dataa(\ALU_inst|Add1~83_combout ),
	.datab(\RegFile_inst|Mux19~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~23 ),
	.combout(\ALU_inst|Add2~24_combout ),
	.cout(\ALU_inst|Add2~25 ));
// synopsys translate_off
defparam \ALU_inst|Add2~24 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \ALU_inst|Mux19~2 (
// Equation(s):
// \ALU_inst|Mux19~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux19~4_combout ) # (\ALU_inst|Add1~83_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux19~4_combout  & \ALU_inst|Add1~83_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux19~4_combout ),
	.datad(\ALU_inst|Add1~83_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \ALU_inst|Mux19~3 (
// Equation(s):
// \ALU_inst|Mux19~3_combout  = (\ALU_inst|Mux19~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~24_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~24_combout ),
	.datad(\ALU_inst|Mux19~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~3 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \VRAM_inst11|regs~492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux51~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~492 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \VRAM_inst11|regs~364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~364 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~236feeder (
// Equation(s):
// \VRAM_inst11|regs~236feeder_combout  = \RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux51~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~236feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \VRAM_inst11|regs~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~236 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \VRAM_inst11|regs~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~108 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~741 (
// Equation(s):
// \VRAM_inst11|regs~741_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~236_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~108_q )))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~236_q ),
	.datac(\VRAM_inst11|regs~108_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~741_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~741 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~742 (
// Equation(s):
// \VRAM_inst11|regs~742_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~741_combout  & (\VRAM_inst11|regs~492_q )) # (!\VRAM_inst11|regs~741_combout  & ((\VRAM_inst11|regs~364_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~741_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~492_q ),
	.datac(\VRAM_inst11|regs~364_q ),
	.datad(\VRAM_inst11|regs~741_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~742_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~742 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|regs~460feeder (
// Equation(s):
// \VRAM_inst11|regs~460feeder_combout  = \RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux51~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~460feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \VRAM_inst11|regs~460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~460 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \VRAM_inst11|regs~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~204 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~913 (
// Equation(s):
// \VRAM_inst11|regs~913_combout  = !\RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux51~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~913_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~913 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \VRAM_inst11|regs~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~913_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~76 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \VRAM_inst11|regs~332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~332 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~734 (
// Equation(s):
// \VRAM_inst11|regs~734_combout  = (\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~332_q ) # (\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~76_q  & ((!\ALU_inst|Mux27~3_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~76_q ),
	.datac(\VRAM_inst11|regs~332_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~734_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~734 .lut_mask = 16'hAAB1;
defparam \VRAM_inst11|regs~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~735 (
// Equation(s):
// \VRAM_inst11|regs~735_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~734_combout  & (\VRAM_inst11|regs~460_q )) # (!\VRAM_inst11|regs~734_combout  & ((\VRAM_inst11|regs~204_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~734_combout ))))

	.dataa(\VRAM_inst11|regs~460_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~204_q ),
	.datad(\VRAM_inst11|regs~734_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~735_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~735 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~268feeder (
// Equation(s):
// \VRAM_inst11|regs~268feeder_combout  = \RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux51~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~268feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \VRAM_inst11|regs~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~268 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \VRAM_inst11|regs~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~12 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~738 (
// Equation(s):
// \VRAM_inst11|regs~738_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~268_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~12_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~268_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~12_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~738_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~738 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~140feeder (
// Equation(s):
// \VRAM_inst11|regs~140feeder_combout  = \RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux51~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~140feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \VRAM_inst11|regs~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~140 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \VRAM_inst11|regs~396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~396 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_lcell_comb \VRAM_inst11|regs~739 (
// Equation(s):
// \VRAM_inst11|regs~739_combout  = (\VRAM_inst11|regs~738_combout  & (((\VRAM_inst11|regs~396_q ) # (!\ALU_inst|Mux27~3_combout )))) # (!\VRAM_inst11|regs~738_combout  & (\VRAM_inst11|regs~140_q  & ((\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~738_combout ),
	.datab(\VRAM_inst11|regs~140_q ),
	.datac(\VRAM_inst11|regs~396_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~739_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~739 .lut_mask = 16'hE4AA;
defparam \VRAM_inst11|regs~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~300feeder (
// Equation(s):
// \VRAM_inst11|regs~300feeder_combout  = \RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux51~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~300feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \VRAM_inst11|regs~300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~300 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \VRAM_inst11|regs~428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~428 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~172feeder (
// Equation(s):
// \VRAM_inst11|regs~172feeder_combout  = \RegFile_inst|Mux51~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux51~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~172feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \VRAM_inst11|regs~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~172 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \VRAM_inst11|regs~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~44 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~736 (
// Equation(s):
// \VRAM_inst11|regs~736_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~172_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~44_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~172_q ),
	.datac(\VRAM_inst11|regs~44_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~736_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~736 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~737 (
// Equation(s):
// \VRAM_inst11|regs~737_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~736_combout  & ((\VRAM_inst11|regs~428_q ))) # (!\VRAM_inst11|regs~736_combout  & (\VRAM_inst11|regs~300_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~736_combout ))))

	.dataa(\VRAM_inst11|regs~300_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~428_q ),
	.datad(\VRAM_inst11|regs~736_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~737_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~737 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~740 (
// Equation(s):
// \VRAM_inst11|regs~740_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~737_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~739_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~739_combout ),
	.datad(\VRAM_inst11|regs~737_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~740_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~740 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~743 (
// Equation(s):
// \VRAM_inst11|regs~743_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~740_combout  & (\VRAM_inst11|regs~742_combout )) # (!\VRAM_inst11|regs~740_combout  & ((\VRAM_inst11|regs~735_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~740_combout ))))

	.dataa(\VRAM_inst11|regs~742_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~735_combout ),
	.datad(\VRAM_inst11|regs~740_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~743_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~743 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \MUX_inst8|RES[12]~19 (
// Equation(s):
// \MUX_inst8|RES[12]~19_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~743_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux19~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux19~3_combout ),
	.datad(\VRAM_inst11|regs~743_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[12]~19 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \RegFile_inst|regs[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][12] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \RegFile_inst|Mux51~0 (
// Equation(s):
// \RegFile_inst|Mux51~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][12]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][12]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][12]~q ),
	.datac(\RegFile_inst|regs[4][12]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux51~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \RegFile_inst|Mux51~1 (
// Equation(s):
// \RegFile_inst|Mux51~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux51~0_combout  & (\RegFile_inst|regs[7][12]~q )) # (!\RegFile_inst|Mux51~0_combout  & ((\RegFile_inst|regs[5][12]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux51~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][12]~q ),
	.datac(\RegFile_inst|regs[5][12]~q ),
	.datad(\RegFile_inst|Mux51~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux51~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \RegFile_inst|Mux51~2 (
// Equation(s):
// \RegFile_inst|Mux51~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][12]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][12]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux51~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \RegFile_inst|Mux51~3 (
// Equation(s):
// \RegFile_inst|Mux51~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux51~2_combout  & (\RegFile_inst|regs[3][12]~q )) # (!\RegFile_inst|Mux51~2_combout  & ((\RegFile_inst|regs[2][12]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux51~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][12]~q ),
	.datac(\RegFile_inst|regs[2][12]~q ),
	.datad(\RegFile_inst|Mux51~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux51~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \RegFile_inst|Mux51~4 (
// Equation(s):
// \RegFile_inst|Mux51~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux51~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux51~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux51~1_combout ),
	.datad(\RegFile_inst|Mux51~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux51~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \MUX_inst6|RES[12]~1 (
// Equation(s):
// \MUX_inst6|RES[12]~1_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux51~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (\VROM_inst10|Equal3~0_combout ))

	.dataa(\VROM_inst10|Equal3~0_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|Mux51~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[12]~1 .lut_mask = 16'hEE22;
defparam \MUX_inst6|RES[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \ALU_inst|Add1~26 (
// Equation(s):
// \ALU_inst|Add1~26_combout  = (\MUX_inst6|RES[13]~0_combout  & ((\ALU_inst|Add1~25 ) # (GND))) # (!\MUX_inst6|RES[13]~0_combout  & (!\ALU_inst|Add1~25 ))
// \ALU_inst|Add1~27  = CARRY((\MUX_inst6|RES[13]~0_combout ) # (!\ALU_inst|Add1~25 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[13]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~25 ),
	.combout(\ALU_inst|Add1~26_combout ),
	.cout(\ALU_inst|Add1~27 ));
// synopsys translate_off
defparam \ALU_inst|Add1~26 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \ALU_inst|Add1~82 (
// Equation(s):
// \ALU_inst|Add1~82_combout  = (\Controller_inst2|Selector4~1_combout  & ((\ALU_inst|Add1~26_combout ))) # (!\Controller_inst2|Selector4~1_combout  & (\MUX_inst6|RES[13]~0_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\MUX_inst6|RES[13]~0_combout ),
	.datad(\ALU_inst|Add1~26_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~82 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \ALU_inst|Mux18~2 (
// Equation(s):
// \ALU_inst|Mux18~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux18~4_combout ) # (\ALU_inst|Add1~82_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux18~4_combout  & \ALU_inst|Add1~82_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux18~4_combout ),
	.datad(\ALU_inst|Add1~82_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \ALU_inst|Add2~26 (
// Equation(s):
// \ALU_inst|Add2~26_combout  = (\RegFile_inst|Mux18~4_combout  & ((\ALU_inst|Add1~82_combout  & (\ALU_inst|Add2~25  & VCC)) # (!\ALU_inst|Add1~82_combout  & (!\ALU_inst|Add2~25 )))) # (!\RegFile_inst|Mux18~4_combout  & ((\ALU_inst|Add1~82_combout  & 
// (!\ALU_inst|Add2~25 )) # (!\ALU_inst|Add1~82_combout  & ((\ALU_inst|Add2~25 ) # (GND)))))
// \ALU_inst|Add2~27  = CARRY((\RegFile_inst|Mux18~4_combout  & (!\ALU_inst|Add1~82_combout  & !\ALU_inst|Add2~25 )) # (!\RegFile_inst|Mux18~4_combout  & ((!\ALU_inst|Add2~25 ) # (!\ALU_inst|Add1~82_combout ))))

	.dataa(\RegFile_inst|Mux18~4_combout ),
	.datab(\ALU_inst|Add1~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~25 ),
	.combout(\ALU_inst|Add2~26_combout ),
	.cout(\ALU_inst|Add2~27 ));
// synopsys translate_off
defparam \ALU_inst|Add2~26 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \ALU_inst|Mux18~3 (
// Equation(s):
// \ALU_inst|Mux18~3_combout  = (\ALU_inst|Mux18~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (\ALU_inst|Add2~26_combout  & !\Controller_inst2|Selector3~0_combout )))

	.dataa(\ALU_inst|Mux18~2_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~26_combout ),
	.datad(\Controller_inst2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~3 .lut_mask = 16'hAAEA;
defparam \ALU_inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~365feeder (
// Equation(s):
// \VRAM_inst11|regs~365feeder_combout  = \RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux50~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~365feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \VRAM_inst11|regs~365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~365 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \VRAM_inst11|regs~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~333 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~301feeder (
// Equation(s):
// \VRAM_inst11|regs~301feeder_combout  = \RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux50~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~301feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \VRAM_inst11|regs~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~301 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \VRAM_inst11|regs~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~269 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~724 (
// Equation(s):
// \VRAM_inst11|regs~724_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~301_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~269_q )))))

	.dataa(\VRAM_inst11|regs~301_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~269_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~724_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~724 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~725 (
// Equation(s):
// \VRAM_inst11|regs~725_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~724_combout  & (\VRAM_inst11|regs~365_q )) # (!\VRAM_inst11|regs~724_combout  & ((\VRAM_inst11|regs~333_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~724_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~365_q ),
	.datac(\VRAM_inst11|regs~333_q ),
	.datad(\VRAM_inst11|regs~724_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~725_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~725 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|regs~173feeder (
// Equation(s):
// \VRAM_inst11|regs~173feeder_combout  = \RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux50~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~173feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \VRAM_inst11|regs~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~173 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \VRAM_inst11|regs~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~237 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~205feeder (
// Equation(s):
// \VRAM_inst11|regs~205feeder_combout  = \RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux50~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~205feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \VRAM_inst11|regs~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~205 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \VRAM_inst11|regs~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~141 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~726 (
// Equation(s):
// \VRAM_inst11|regs~726_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~205_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~141_q )))))

	.dataa(\VRAM_inst11|regs~205_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~141_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~726_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~726 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~727 (
// Equation(s):
// \VRAM_inst11|regs~727_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~726_combout  & ((\VRAM_inst11|regs~237_q ))) # (!\VRAM_inst11|regs~726_combout  & (\VRAM_inst11|regs~173_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~726_combout ))))

	.dataa(\VRAM_inst11|regs~173_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~237_q ),
	.datad(\VRAM_inst11|regs~726_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~727_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~727 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|regs~912 (
// Equation(s):
// \VRAM_inst11|regs~912_combout  = !\RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux50~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~912_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~912 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \VRAM_inst11|regs~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~912_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~77 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \VRAM_inst11|regs~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~109 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~45feeder (
// Equation(s):
// \VRAM_inst11|regs~45feeder_combout  = \RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux50~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~45feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \VRAM_inst11|regs~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~45 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \VRAM_inst11|regs~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~13 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|regs~728 (
// Equation(s):
// \VRAM_inst11|regs~728_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~45_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~13_q )))))

	.dataa(\VRAM_inst11|regs~45_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~13_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~728_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~728 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~729 (
// Equation(s):
// \VRAM_inst11|regs~729_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~728_combout  & ((\VRAM_inst11|regs~109_q ))) # (!\VRAM_inst11|regs~728_combout  & (!\VRAM_inst11|regs~77_q )))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~728_combout ))))

	.dataa(\VRAM_inst11|regs~77_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~109_q ),
	.datad(\VRAM_inst11|regs~728_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~729_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~729 .lut_mask = 16'hF344;
defparam \VRAM_inst11|regs~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~730 (
// Equation(s):
// \VRAM_inst11|regs~730_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~727_combout )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~729_combout 
// )))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~727_combout ),
	.datad(\VRAM_inst11|regs~729_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~730_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~730 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \VRAM_inst11|regs~493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux50~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~493 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \VRAM_inst11|regs~429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~429 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \VRAM_inst11|regs~461feeder (
// Equation(s):
// \VRAM_inst11|regs~461feeder_combout  = \RegFile_inst|Mux50~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux50~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~461feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \VRAM_inst11|regs~461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~461 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \VRAM_inst11|regs~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~397 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|regs~731 (
// Equation(s):
// \VRAM_inst11|regs~731_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~461_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~397_q )))))

	.dataa(\VRAM_inst11|regs~461_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~397_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~731_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~731 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~732 (
// Equation(s):
// \VRAM_inst11|regs~732_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~731_combout  & (\VRAM_inst11|regs~493_q )) # (!\VRAM_inst11|regs~731_combout  & ((\VRAM_inst11|regs~429_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~731_combout ))))

	.dataa(\VRAM_inst11|regs~493_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~429_q ),
	.datad(\VRAM_inst11|regs~731_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~732_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~732 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~733 (
// Equation(s):
// \VRAM_inst11|regs~733_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~730_combout  & ((\VRAM_inst11|regs~732_combout ))) # (!\VRAM_inst11|regs~730_combout  & (\VRAM_inst11|regs~725_combout )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~730_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~725_combout ),
	.datac(\VRAM_inst11|regs~730_combout ),
	.datad(\VRAM_inst11|regs~732_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~733_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~733 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \MUX_inst8|RES[13]~18 (
// Equation(s):
// \MUX_inst8|RES[13]~18_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~733_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux18~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux18~3_combout ),
	.datad(\VRAM_inst11|regs~733_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[13]~18 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \RegFile_inst|regs[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[13]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][13] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \RegFile_inst|Mux50~2 (
// Equation(s):
// \RegFile_inst|Mux50~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][13]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][13]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux50~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \RegFile_inst|Mux50~3 (
// Equation(s):
// \RegFile_inst|Mux50~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux50~2_combout  & (\RegFile_inst|regs[3][13]~q )) # (!\RegFile_inst|Mux50~2_combout  & ((\RegFile_inst|regs[2][13]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux50~2_combout ))))

	.dataa(\RegFile_inst|regs[3][13]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][13]~q ),
	.datad(\RegFile_inst|Mux50~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux50~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \RegFile_inst|Mux50~0 (
// Equation(s):
// \RegFile_inst|Mux50~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][13]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][13]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][13]~q ),
	.datac(\RegFile_inst|regs[4][13]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux50~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \RegFile_inst|Mux50~1 (
// Equation(s):
// \RegFile_inst|Mux50~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux50~0_combout  & ((\RegFile_inst|regs[7][13]~q ))) # (!\RegFile_inst|Mux50~0_combout  & (\RegFile_inst|regs[5][13]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux50~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][13]~q ),
	.datac(\RegFile_inst|regs[7][13]~q ),
	.datad(\RegFile_inst|Mux50~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux50~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \RegFile_inst|Mux50~4 (
// Equation(s):
// \RegFile_inst|Mux50~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux50~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux50~3_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux50~3_combout ),
	.datad(\RegFile_inst|Mux50~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux50~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \MUX_inst6|RES[13]~0 (
// Equation(s):
// \MUX_inst6|RES[13]~0_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux50~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (\VROM_inst10|WideOr8~combout ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr8~combout ),
	.datad(\RegFile_inst|Mux50~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[13]~0 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \ALU_inst|Add1~28 (
// Equation(s):
// \ALU_inst|Add1~28_combout  = (\ALU_inst|Add1~27  & (((!\RegFile_inst|Mux49~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~27  & ((((!\RegFile_inst|Mux49~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~29  = CARRY((!\ALU_inst|Add1~27  & ((!\RegFile_inst|Mux49~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux49~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~27 ),
	.combout(\ALU_inst|Add1~28_combout ),
	.cout(\ALU_inst|Add1~29 ));
// synopsys translate_off
defparam \ALU_inst|Add1~28 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneive_lcell_comb \ALU_inst|Add1~81 (
// Equation(s):
// \ALU_inst|Add1~81_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~28_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux49~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux49~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\VROM_inst10|WideOr1~4_combout ),
	.datad(\ALU_inst|Add1~28_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~81 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \RegFile_inst|regs[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \RegFile_inst|regs[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \RegFile_inst|Mux17~2 (
// Equation(s):
// \RegFile_inst|Mux17~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][14]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][14]~q ))))

	.dataa(\RegFile_inst|regs[4][14]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][14]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux17~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \RegFile_inst|regs[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \RegFile_inst|Mux17~3 (
// Equation(s):
// \RegFile_inst|Mux17~3_combout  = (\RegFile_inst|Mux17~2_combout  & (((\RegFile_inst|regs[7][14]~q )) # (!\VROM_inst10|WideOr4~combout ))) # (!\RegFile_inst|Mux17~2_combout  & (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[5][14]~q ))))

	.dataa(\RegFile_inst|Mux17~2_combout ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][14]~q ),
	.datad(\RegFile_inst|regs[5][14]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux17~3 .lut_mask = 16'hE6A2;
defparam \RegFile_inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \RegFile_inst|regs[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N21
dffeas \RegFile_inst|regs[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \RegFile_inst|regs[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \RegFile_inst|Mux17~0 (
// Equation(s):
// \RegFile_inst|Mux17~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][14]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][14]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux17~0 .lut_mask = 16'hF0A0;
defparam \RegFile_inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneive_lcell_comb \RegFile_inst|Mux17~1 (
// Equation(s):
// \RegFile_inst|Mux17~1_combout  = (\RegFile_inst|Mux17~0_combout  & ((\RegFile_inst|regs[3][14]~q ) # ((!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux17~0_combout  & (((\RegFile_inst|regs[2][14]~q  & \VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|regs[3][14]~q ),
	.datab(\RegFile_inst|regs[2][14]~q ),
	.datac(\RegFile_inst|Mux17~0_combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux17~1 .lut_mask = 16'hACF0;
defparam \RegFile_inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneive_lcell_comb \RegFile_inst|Mux17~4 (
// Equation(s):
// \RegFile_inst|Mux17~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux17~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux17~1_combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|Mux17~3_combout ),
	.datac(\VROM_inst10|WideOr6~0_combout ),
	.datad(\RegFile_inst|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux17~4 .lut_mask = 16'hCFC0;
defparam \RegFile_inst|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cycloneive_lcell_comb \ALU_inst|Mux17~2 (
// Equation(s):
// \ALU_inst|Mux17~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add1~81_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\RegFile_inst|Mux17~4_combout ))) # (!\ALU_inst|Add1~81_combout  & (\Controller_inst2|Selector3~0_combout  
// & \RegFile_inst|Mux17~4_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Add1~81_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\RegFile_inst|Mux17~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \ALU_inst|Add2~28 (
// Equation(s):
// \ALU_inst|Add2~28_combout  = ((\RegFile_inst|Mux17~4_combout  $ (\ALU_inst|Add1~81_combout  $ (!\ALU_inst|Add2~27 )))) # (GND)
// \ALU_inst|Add2~29  = CARRY((\RegFile_inst|Mux17~4_combout  & ((\ALU_inst|Add1~81_combout ) # (!\ALU_inst|Add2~27 ))) # (!\RegFile_inst|Mux17~4_combout  & (\ALU_inst|Add1~81_combout  & !\ALU_inst|Add2~27 )))

	.dataa(\RegFile_inst|Mux17~4_combout ),
	.datab(\ALU_inst|Add1~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~27 ),
	.combout(\ALU_inst|Add2~28_combout ),
	.cout(\ALU_inst|Add2~29 ));
// synopsys translate_off
defparam \ALU_inst|Add2~28 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \ALU_inst|Mux17~3 (
// Equation(s):
// \ALU_inst|Mux17~3_combout  = (\ALU_inst|Mux17~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~28_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux17~2_combout ),
	.datad(\ALU_inst|Add2~28_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb \VRAM_inst11|regs~366feeder (
// Equation(s):
// \VRAM_inst11|regs~366feeder_combout  = \RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux49~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~366feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \VRAM_inst11|regs~366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~366 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \VRAM_inst11|regs~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~110 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb \VRAM_inst11|regs~721 (
// Equation(s):
// \VRAM_inst11|regs~721_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~366_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~110_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~366_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~110_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~721_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~721 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N3
dffeas \VRAM_inst11|regs~494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux49~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~494 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \VRAM_inst11|regs~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~238 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~722 (
// Equation(s):
// \VRAM_inst11|regs~722_combout  = (\VRAM_inst11|regs~721_combout  & ((\VRAM_inst11|regs~494_q ) # ((!\ALU_inst|Mux27~3_combout )))) # (!\VRAM_inst11|regs~721_combout  & (((\VRAM_inst11|regs~238_q  & \ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~721_combout ),
	.datab(\VRAM_inst11|regs~494_q ),
	.datac(\VRAM_inst11|regs~238_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~722_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~722 .lut_mask = 16'hD8AA;
defparam \VRAM_inst11|regs~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~430feeder (
// Equation(s):
// \VRAM_inst11|regs~430feeder_combout  = \RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux49~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~430feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~430feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~430feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \VRAM_inst11|regs~430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~430 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \VRAM_inst11|regs~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~174 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~302feeder (
// Equation(s):
// \VRAM_inst11|regs~302feeder_combout  = \RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux49~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~302feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \VRAM_inst11|regs~302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~302 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \VRAM_inst11|regs~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~46 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~714 (
// Equation(s):
// \VRAM_inst11|regs~714_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~302_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~46_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~302_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~46_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~714_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~714 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~715 (
// Equation(s):
// \VRAM_inst11|regs~715_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~714_combout  & (\VRAM_inst11|regs~430_q )) # (!\VRAM_inst11|regs~714_combout  & ((\VRAM_inst11|regs~174_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~714_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~430_q ),
	.datac(\VRAM_inst11|regs~174_q ),
	.datad(\VRAM_inst11|regs~714_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~715_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~715 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~270feeder (
// Equation(s):
// \VRAM_inst11|regs~270feeder_combout  = \RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux49~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~270feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \VRAM_inst11|regs~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~270 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \VRAM_inst11|regs~398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~398 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|regs~142feeder (
// Equation(s):
// \VRAM_inst11|regs~142feeder_combout  = \RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux49~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~142feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \VRAM_inst11|regs~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~142 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \VRAM_inst11|regs~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~14 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|regs~718 (
// Equation(s):
// \VRAM_inst11|regs~718_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~142_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~14_q )))))

	.dataa(\VRAM_inst11|regs~142_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~14_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~718_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~718 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~719 (
// Equation(s):
// \VRAM_inst11|regs~719_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~718_combout  & ((\VRAM_inst11|regs~398_q ))) # (!\VRAM_inst11|regs~718_combout  & (\VRAM_inst11|regs~270_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~718_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~270_q ),
	.datac(\VRAM_inst11|regs~398_q ),
	.datad(\VRAM_inst11|regs~718_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~719_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~719 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~334feeder (
// Equation(s):
// \VRAM_inst11|regs~334feeder_combout  = \RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux49~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~334feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \VRAM_inst11|regs~334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~334 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \VRAM_inst11|regs~462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~462 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \VRAM_inst11|regs~911 (
// Equation(s):
// \VRAM_inst11|regs~911_combout  = !\RegFile_inst|Mux49~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux49~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~911_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~911 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \VRAM_inst11|regs~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~911_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~78 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \VRAM_inst11|regs~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~206 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \VRAM_inst11|regs~716 (
// Equation(s):
// \VRAM_inst11|regs~716_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~206_q ))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~78_q ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~78_q ),
	.datac(\VRAM_inst11|regs~206_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~716_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~716 .lut_mask = 16'hFA11;
defparam \VRAM_inst11|regs~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|regs~717 (
// Equation(s):
// \VRAM_inst11|regs~717_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~716_combout  & ((\VRAM_inst11|regs~462_q ))) # (!\VRAM_inst11|regs~716_combout  & (\VRAM_inst11|regs~334_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~716_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~334_q ),
	.datac(\VRAM_inst11|regs~462_q ),
	.datad(\VRAM_inst11|regs~716_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~717_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~717 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~720 (
// Equation(s):
// \VRAM_inst11|regs~720_combout  = (\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout ) # ((\VRAM_inst11|regs~717_combout )))) # (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~719_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~719_combout ),
	.datad(\VRAM_inst11|regs~717_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~720_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~720 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~723 (
// Equation(s):
// \VRAM_inst11|regs~723_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~720_combout  & (\VRAM_inst11|regs~722_combout )) # (!\VRAM_inst11|regs~720_combout  & ((\VRAM_inst11|regs~715_combout ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~720_combout ))))

	.dataa(\VRAM_inst11|regs~722_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~715_combout ),
	.datad(\VRAM_inst11|regs~720_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~723_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~723 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \MUX_inst8|RES[14]~17 (
// Equation(s):
// \MUX_inst8|RES[14]~17_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~723_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux17~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux17~3_combout ),
	.datad(\VRAM_inst11|regs~723_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[14]~17 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \RegFile_inst|regs[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][14] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \RegFile_inst|Mux49~0 (
// Equation(s):
// \RegFile_inst|Mux49~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][14]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][14]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][14]~q ),
	.datac(\RegFile_inst|regs[4][14]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux49~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \RegFile_inst|Mux49~1 (
// Equation(s):
// \RegFile_inst|Mux49~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux49~0_combout  & (\RegFile_inst|regs[7][14]~q )) # (!\RegFile_inst|Mux49~0_combout  & ((\RegFile_inst|regs[5][14]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux49~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][14]~q ),
	.datac(\RegFile_inst|regs[5][14]~q ),
	.datad(\RegFile_inst|Mux49~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux49~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \RegFile_inst|Mux49~2 (
// Equation(s):
// \RegFile_inst|Mux49~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][14]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][14]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux49~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneive_lcell_comb \RegFile_inst|Mux49~3 (
// Equation(s):
// \RegFile_inst|Mux49~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux49~2_combout  & (\RegFile_inst|regs[3][14]~q )) # (!\RegFile_inst|Mux49~2_combout  & ((\RegFile_inst|regs[2][14]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux49~2_combout ))))

	.dataa(\RegFile_inst|regs[3][14]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][14]~q ),
	.datad(\RegFile_inst|Mux49~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux49~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneive_lcell_comb \RegFile_inst|Mux49~4 (
// Equation(s):
// \RegFile_inst|Mux49~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux49~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux49~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux49~1_combout ),
	.datad(\RegFile_inst|Mux49~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux49~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \ALU_inst|Add1~30 (
// Equation(s):
// \ALU_inst|Add1~30_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux48~4_combout  & ((\ALU_inst|Add1~29 ) # (GND))) # (!\RegFile_inst|Mux48~4_combout  & (!\ALU_inst|Add1~29 )))) # (!\VROM_inst10|WideOr1~4_combout  & (((!\ALU_inst|Add1~29 
// ))))
// \ALU_inst|Add1~31  = CARRY(((\VROM_inst10|WideOr1~4_combout  & \RegFile_inst|Mux48~4_combout )) # (!\ALU_inst|Add1~29 ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux48~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~29 ),
	.combout(\ALU_inst|Add1~30_combout ),
	.cout(\ALU_inst|Add1~31 ));
// synopsys translate_off
defparam \ALU_inst|Add1~30 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add1~80 (
// Equation(s):
// \ALU_inst|Add1~80_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~30_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux48~4_combout  & ((\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\RegFile_inst|Mux48~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~30_combout ),
	.datad(\VROM_inst10|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~80 .lut_mask = 16'hE2C0;
defparam \ALU_inst|Add1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \RegFile_inst|regs[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \RegFile_inst|regs[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \RegFile_inst|regs[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \RegFile_inst|Mux16~2 (
// Equation(s):
// \RegFile_inst|Mux16~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][15]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][15]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][15]~q ),
	.datac(\RegFile_inst|regs[6][15]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux16~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \RegFile_inst|Mux16~3 (
// Equation(s):
// \RegFile_inst|Mux16~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux16~2_combout  & (\RegFile_inst|regs[7][15]~q )) # (!\RegFile_inst|Mux16~2_combout  & ((\RegFile_inst|regs[5][15]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux16~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[7][15]~q ),
	.datac(\RegFile_inst|regs[5][15]~q ),
	.datad(\RegFile_inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux16~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \RegFile_inst|regs[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \RegFile_inst|regs[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[15]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \RegFile_inst|regs[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \RegFile_inst|Mux16~0 (
// Equation(s):
// \RegFile_inst|Mux16~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][15]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][15]~q ),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux16~0 .lut_mask = 16'hF0C0;
defparam \RegFile_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \RegFile_inst|Mux16~1 (
// Equation(s):
// \RegFile_inst|Mux16~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux16~0_combout  & ((\RegFile_inst|regs[3][15]~q ))) # (!\RegFile_inst|Mux16~0_combout  & (\RegFile_inst|regs[2][15]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux16~0_combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[2][15]~q ),
	.datac(\RegFile_inst|regs[3][15]~q ),
	.datad(\RegFile_inst|Mux16~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux16~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \RegFile_inst|Mux16~4 (
// Equation(s):
// \RegFile_inst|Mux16~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux16~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux16~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux16~3_combout ),
	.datad(\RegFile_inst|Mux16~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux16~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \ALU_inst|Add2~30 (
// Equation(s):
// \ALU_inst|Add2~30_combout  = (\ALU_inst|Add1~80_combout  & ((\RegFile_inst|Mux16~4_combout  & (\ALU_inst|Add2~29  & VCC)) # (!\RegFile_inst|Mux16~4_combout  & (!\ALU_inst|Add2~29 )))) # (!\ALU_inst|Add1~80_combout  & ((\RegFile_inst|Mux16~4_combout  & 
// (!\ALU_inst|Add2~29 )) # (!\RegFile_inst|Mux16~4_combout  & ((\ALU_inst|Add2~29 ) # (GND)))))
// \ALU_inst|Add2~31  = CARRY((\ALU_inst|Add1~80_combout  & (!\RegFile_inst|Mux16~4_combout  & !\ALU_inst|Add2~29 )) # (!\ALU_inst|Add1~80_combout  & ((!\ALU_inst|Add2~29 ) # (!\RegFile_inst|Mux16~4_combout ))))

	.dataa(\ALU_inst|Add1~80_combout ),
	.datab(\RegFile_inst|Mux16~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~29 ),
	.combout(\ALU_inst|Add2~30_combout ),
	.cout(\ALU_inst|Add2~31 ));
// synopsys translate_off
defparam \ALU_inst|Add2~30 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \ALU_inst|Mux16~2 (
// Equation(s):
// \ALU_inst|Mux16~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux16~4_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\ALU_inst|Add1~80_combout ))) # (!\RegFile_inst|Mux16~4_combout  & 
// (\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add1~80_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|Mux16~4_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\ALU_inst|Add1~80_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \ALU_inst|Mux16~3 (
// Equation(s):
// \ALU_inst|Mux16~3_combout  = (\ALU_inst|Mux16~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Add2~30_combout  & \Controller_inst2|Selector1~0_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Add2~30_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~3 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~239feeder (
// Equation(s):
// \VRAM_inst11|regs~239feeder_combout  = \RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~239feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \VRAM_inst11|regs~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~239 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \VRAM_inst11|regs~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~207 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~175feeder (
// Equation(s):
// \VRAM_inst11|regs~175feeder_combout  = \RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~175feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \VRAM_inst11|regs~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~175 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \VRAM_inst11|regs~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~143 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|regs~704 (
// Equation(s):
// \VRAM_inst11|regs~704_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~175_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~143_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~175_q ),
	.datac(\VRAM_inst11|regs~143_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~704_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~704 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~705 (
// Equation(s):
// \VRAM_inst11|regs~705_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~704_combout  & (\VRAM_inst11|regs~239_q )) # (!\VRAM_inst11|regs~704_combout  & ((\VRAM_inst11|regs~207_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~704_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~239_q ),
	.datac(\VRAM_inst11|regs~207_q ),
	.datad(\VRAM_inst11|regs~704_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~705_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~705 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \VRAM_inst11|regs~495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux48~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~495 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \VRAM_inst11|regs~463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~463 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|regs~431feeder (
// Equation(s):
// \VRAM_inst11|regs~431feeder_combout  = \RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~431feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~431feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~431feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \VRAM_inst11|regs~431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~431 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \VRAM_inst11|regs~399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~399 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~711 (
// Equation(s):
// \VRAM_inst11|regs~711_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~431_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~399_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~431_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~399_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~711_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~711 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|regs~712 (
// Equation(s):
// \VRAM_inst11|regs~712_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~711_combout  & (\VRAM_inst11|regs~495_q )) # (!\VRAM_inst11|regs~711_combout  & ((\VRAM_inst11|regs~463_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~711_combout ))))

	.dataa(\VRAM_inst11|regs~495_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~463_q ),
	.datad(\VRAM_inst11|regs~711_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~712_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~712 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~47feeder (
// Equation(s):
// \VRAM_inst11|regs~47feeder_combout  = \RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~47feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \VRAM_inst11|regs~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~47 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \VRAM_inst11|regs~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~111 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~910 (
// Equation(s):
// \VRAM_inst11|regs~910_combout  = !\RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~910_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~910 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \VRAM_inst11|regs~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~910_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~79 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \VRAM_inst11|regs~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~15 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~708 (
// Equation(s):
// \VRAM_inst11|regs~708_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (!\VRAM_inst11|regs~79_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~15_q )))))

	.dataa(\VRAM_inst11|regs~79_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~15_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~708_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~708 .lut_mask = 16'hDD30;
defparam \VRAM_inst11|regs~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|regs~709 (
// Equation(s):
// \VRAM_inst11|regs~709_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~708_combout  & ((\VRAM_inst11|regs~111_q ))) # (!\VRAM_inst11|regs~708_combout  & (\VRAM_inst11|regs~47_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~708_combout ))))

	.dataa(\VRAM_inst11|regs~47_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~111_q ),
	.datad(\VRAM_inst11|regs~708_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~709_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~709 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~303feeder (
// Equation(s):
// \VRAM_inst11|regs~303feeder_combout  = \RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~303feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \VRAM_inst11|regs~303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~303 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \VRAM_inst11|regs~367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~367 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~335feeder (
// Equation(s):
// \VRAM_inst11|regs~335feeder_combout  = \RegFile_inst|Mux48~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~335feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~335feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~335feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \VRAM_inst11|regs~335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~335 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \VRAM_inst11|regs~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~271 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~706 (
// Equation(s):
// \VRAM_inst11|regs~706_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~335_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~271_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~335_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~271_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~706_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~706 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~707 (
// Equation(s):
// \VRAM_inst11|regs~707_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~706_combout  & ((\VRAM_inst11|regs~367_q ))) # (!\VRAM_inst11|regs~706_combout  & (\VRAM_inst11|regs~303_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~706_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~303_q ),
	.datac(\VRAM_inst11|regs~367_q ),
	.datad(\VRAM_inst11|regs~706_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~707_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~707 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~710 (
// Equation(s):
// \VRAM_inst11|regs~710_combout  = (\ALU_inst|Mux27~3_combout  & (\ALU_inst|Mux26~3_combout )) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~707_combout ))) # (!\ALU_inst|Mux26~3_combout  & 
// (\VRAM_inst11|regs~709_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~709_combout ),
	.datad(\VRAM_inst11|regs~707_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~710_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~710 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~713 (
// Equation(s):
// \VRAM_inst11|regs~713_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~710_combout  & ((\VRAM_inst11|regs~712_combout ))) # (!\VRAM_inst11|regs~710_combout  & (\VRAM_inst11|regs~705_combout )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~710_combout ))))

	.dataa(\VRAM_inst11|regs~705_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~712_combout ),
	.datad(\VRAM_inst11|regs~710_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~713_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~713 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \MUX_inst8|RES[15]~16 (
// Equation(s):
// \MUX_inst8|RES[15]~16_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~713_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux16~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux16~3_combout ),
	.datad(\VRAM_inst11|regs~713_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[15]~16 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \RegFile_inst|regs[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][15] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \RegFile_inst|Mux48~0 (
// Equation(s):
// \RegFile_inst|Mux48~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][15]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][15]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][15]~q ),
	.datac(\RegFile_inst|regs[4][15]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux48~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \RegFile_inst|Mux48~1 (
// Equation(s):
// \RegFile_inst|Mux48~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux48~0_combout  & ((\RegFile_inst|regs[7][15]~q ))) # (!\RegFile_inst|Mux48~0_combout  & (\RegFile_inst|regs[5][15]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux48~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][15]~q ),
	.datac(\RegFile_inst|regs[7][15]~q ),
	.datad(\RegFile_inst|Mux48~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux48~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \RegFile_inst|Mux48~2 (
// Equation(s):
// \RegFile_inst|Mux48~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][15]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][15]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux48~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \RegFile_inst|Mux48~3 (
// Equation(s):
// \RegFile_inst|Mux48~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux48~2_combout  & (\RegFile_inst|regs[3][15]~q )) # (!\RegFile_inst|Mux48~2_combout  & ((\RegFile_inst|regs[2][15]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux48~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][15]~q ),
	.datac(\RegFile_inst|regs[2][15]~q ),
	.datad(\RegFile_inst|Mux48~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux48~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \RegFile_inst|Mux48~4 (
// Equation(s):
// \RegFile_inst|Mux48~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux48~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux48~3_combout )))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux48~1_combout ),
	.datad(\RegFile_inst|Mux48~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux48~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \ALU_inst|Add1~32 (
// Equation(s):
// \ALU_inst|Add1~32_combout  = (\ALU_inst|Add1~31  & (((!\RegFile_inst|Mux47~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~31  & ((((!\RegFile_inst|Mux47~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~33  = CARRY((!\ALU_inst|Add1~31  & ((!\RegFile_inst|Mux47~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~31 ),
	.combout(\ALU_inst|Add1~32_combout ),
	.cout(\ALU_inst|Add1~33 ));
// synopsys translate_off
defparam \ALU_inst|Add1~32 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneive_lcell_comb \ALU_inst|Add1~79 (
// Equation(s):
// \ALU_inst|Add1~79_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~32_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux47~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~32_combout ),
	.datad(\RegFile_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~79 .lut_mask = 16'hE2C0;
defparam \ALU_inst|Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cycloneive_lcell_comb \ALU_inst|Mux15~2 (
// Equation(s):
// \ALU_inst|Mux15~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux15~4_combout ) # (\ALU_inst|Add1~79_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux15~4_combout  & \ALU_inst|Add1~79_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux15~4_combout ),
	.datac(\ALU_inst|Add1~79_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~2 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \ALU_inst|Add2~32 (
// Equation(s):
// \ALU_inst|Add2~32_combout  = ((\ALU_inst|Add1~79_combout  $ (\RegFile_inst|Mux15~4_combout  $ (!\ALU_inst|Add2~31 )))) # (GND)
// \ALU_inst|Add2~33  = CARRY((\ALU_inst|Add1~79_combout  & ((\RegFile_inst|Mux15~4_combout ) # (!\ALU_inst|Add2~31 ))) # (!\ALU_inst|Add1~79_combout  & (\RegFile_inst|Mux15~4_combout  & !\ALU_inst|Add2~31 )))

	.dataa(\ALU_inst|Add1~79_combout ),
	.datab(\RegFile_inst|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~31 ),
	.combout(\ALU_inst|Add2~32_combout ),
	.cout(\ALU_inst|Add2~33 ));
// synopsys translate_off
defparam \ALU_inst|Add2~32 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \ALU_inst|Mux15~3 (
// Equation(s):
// \ALU_inst|Mux15~3_combout  = (\ALU_inst|Mux15~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~32_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Mux15~2_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~3 .lut_mask = 16'hDCCC;
defparam \ALU_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N7
dffeas \VRAM_inst11|regs~496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux47~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~496 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \VRAM_inst11|regs~368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~368 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~240feeder (
// Equation(s):
// \VRAM_inst11|regs~240feeder_combout  = \RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux47~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~240feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \VRAM_inst11|regs~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~240 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \VRAM_inst11|regs~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~112 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|regs~701 (
// Equation(s):
// \VRAM_inst11|regs~701_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~240_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~112_q )))))

	.dataa(\VRAM_inst11|regs~240_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~112_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~701_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~701 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneive_lcell_comb \VRAM_inst11|regs~702 (
// Equation(s):
// \VRAM_inst11|regs~702_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~701_combout  & (\VRAM_inst11|regs~496_q )) # (!\VRAM_inst11|regs~701_combout  & ((\VRAM_inst11|regs~368_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~701_combout ))))

	.dataa(\VRAM_inst11|regs~496_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~368_q ),
	.datad(\VRAM_inst11|regs~701_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~702_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~702 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~464feeder (
// Equation(s):
// \VRAM_inst11|regs~464feeder_combout  = \RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux47~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~464feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \VRAM_inst11|regs~464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~464 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \VRAM_inst11|regs~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~208 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~909 (
// Equation(s):
// \VRAM_inst11|regs~909_combout  = !\RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux47~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~909_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~909 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \VRAM_inst11|regs~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~909_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~80 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \VRAM_inst11|regs~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~336 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~694 (
// Equation(s):
// \VRAM_inst11|regs~694_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~336_q ))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~80_q ))))

	.dataa(\VRAM_inst11|regs~80_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~336_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~694_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~694 .lut_mask = 16'hFC11;
defparam \VRAM_inst11|regs~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~695 (
// Equation(s):
// \VRAM_inst11|regs~695_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~694_combout  & (\VRAM_inst11|regs~464_q )) # (!\VRAM_inst11|regs~694_combout  & ((\VRAM_inst11|regs~208_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~694_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~464_q ),
	.datac(\VRAM_inst11|regs~208_q ),
	.datad(\VRAM_inst11|regs~694_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~695_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~695 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~144feeder (
// Equation(s):
// \VRAM_inst11|regs~144feeder_combout  = \RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~144feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \VRAM_inst11|regs~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~144 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \VRAM_inst11|regs~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~400 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \VRAM_inst11|regs~272feeder (
// Equation(s):
// \VRAM_inst11|regs~272feeder_combout  = \RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux47~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~272feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \VRAM_inst11|regs~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~272 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \VRAM_inst11|regs~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~16 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~698 (
// Equation(s):
// \VRAM_inst11|regs~698_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~272_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~16_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~272_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~16_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~698_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~698 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~699 (
// Equation(s):
// \VRAM_inst11|regs~699_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~698_combout  & ((\VRAM_inst11|regs~400_q ))) # (!\VRAM_inst11|regs~698_combout  & (\VRAM_inst11|regs~144_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~698_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~144_q ),
	.datac(\VRAM_inst11|regs~400_q ),
	.datad(\VRAM_inst11|regs~698_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~699_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~699 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~304feeder (
// Equation(s):
// \VRAM_inst11|regs~304feeder_combout  = \RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux47~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~304feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \VRAM_inst11|regs~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~304 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \VRAM_inst11|regs~432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~432 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~176feeder (
// Equation(s):
// \VRAM_inst11|regs~176feeder_combout  = \RegFile_inst|Mux47~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~176feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N15
dffeas \VRAM_inst11|regs~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~176 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \VRAM_inst11|regs~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux47~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~48 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~696 (
// Equation(s):
// \VRAM_inst11|regs~696_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~176_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~48_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~176_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~48_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~696_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~696 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~697 (
// Equation(s):
// \VRAM_inst11|regs~697_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~696_combout  & ((\VRAM_inst11|regs~432_q ))) # (!\VRAM_inst11|regs~696_combout  & (\VRAM_inst11|regs~304_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~696_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~304_q ),
	.datac(\VRAM_inst11|regs~432_q ),
	.datad(\VRAM_inst11|regs~696_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~697_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~697 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~700 (
// Equation(s):
// \VRAM_inst11|regs~700_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~697_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~699_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~699_combout ),
	.datad(\VRAM_inst11|regs~697_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~700_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~700 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~703 (
// Equation(s):
// \VRAM_inst11|regs~703_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~700_combout  & (\VRAM_inst11|regs~702_combout )) # (!\VRAM_inst11|regs~700_combout  & ((\VRAM_inst11|regs~695_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~700_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~702_combout ),
	.datac(\VRAM_inst11|regs~695_combout ),
	.datad(\VRAM_inst11|regs~700_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~703_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~703 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \MUX_inst8|RES[16]~15 (
// Equation(s):
// \MUX_inst8|RES[16]~15_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~703_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux15~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux15~3_combout ),
	.datad(\VRAM_inst11|regs~703_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[16]~15 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \RegFile_inst|regs[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][16] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \RegFile_inst|Mux47~2 (
// Equation(s):
// \RegFile_inst|Mux47~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][16]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][16]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux47~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cycloneive_lcell_comb \RegFile_inst|Mux47~3 (
// Equation(s):
// \RegFile_inst|Mux47~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux47~2_combout  & (\RegFile_inst|regs[3][16]~q )) # (!\RegFile_inst|Mux47~2_combout  & ((\RegFile_inst|regs[2][16]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux47~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][16]~q ),
	.datac(\RegFile_inst|regs[2][16]~q ),
	.datad(\RegFile_inst|Mux47~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux47~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \RegFile_inst|Mux47~0 (
// Equation(s):
// \RegFile_inst|Mux47~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][16]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][16]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][16]~q ),
	.datac(\RegFile_inst|regs[4][16]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux47~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \RegFile_inst|Mux47~1 (
// Equation(s):
// \RegFile_inst|Mux47~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux47~0_combout  & (\RegFile_inst|regs[7][16]~q )) # (!\RegFile_inst|Mux47~0_combout  & ((\RegFile_inst|regs[5][16]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux47~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][16]~q ),
	.datac(\RegFile_inst|regs[5][16]~q ),
	.datad(\RegFile_inst|Mux47~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux47~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cycloneive_lcell_comb \RegFile_inst|Mux47~4 (
// Equation(s):
// \RegFile_inst|Mux47~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux47~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux47~3_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux47~3_combout ),
	.datad(\RegFile_inst|Mux47~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux47~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \ALU_inst|Add1~34 (
// Equation(s):
// \ALU_inst|Add1~34_combout  = (\RegFile_inst|Mux46~4_combout  & ((\VROM_inst10|WideOr1~4_combout  & ((\ALU_inst|Add1~33 ) # (GND))) # (!\VROM_inst10|WideOr1~4_combout  & (!\ALU_inst|Add1~33 )))) # (!\RegFile_inst|Mux46~4_combout  & (((!\ALU_inst|Add1~33 
// ))))
// \ALU_inst|Add1~35  = CARRY(((\RegFile_inst|Mux46~4_combout  & \VROM_inst10|WideOr1~4_combout )) # (!\ALU_inst|Add1~33 ))

	.dataa(\RegFile_inst|Mux46~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~33 ),
	.combout(\ALU_inst|Add1~34_combout ),
	.cout(\ALU_inst|Add1~35 ));
// synopsys translate_off
defparam \ALU_inst|Add1~34 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \ALU_inst|Add1~78 (
// Equation(s):
// \ALU_inst|Add1~78_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~34_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux46~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(\ALU_inst|Add1~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~78 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \ALU_inst|Mux14~2 (
// Equation(s):
// \ALU_inst|Mux14~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux14~4_combout ) # (\ALU_inst|Add1~78_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux14~4_combout  & \ALU_inst|Add1~78_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux14~4_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~78_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \ALU_inst|Add2~34 (
// Equation(s):
// \ALU_inst|Add2~34_combout  = (\ALU_inst|Add1~78_combout  & ((\RegFile_inst|Mux14~4_combout  & (\ALU_inst|Add2~33  & VCC)) # (!\RegFile_inst|Mux14~4_combout  & (!\ALU_inst|Add2~33 )))) # (!\ALU_inst|Add1~78_combout  & ((\RegFile_inst|Mux14~4_combout  & 
// (!\ALU_inst|Add2~33 )) # (!\RegFile_inst|Mux14~4_combout  & ((\ALU_inst|Add2~33 ) # (GND)))))
// \ALU_inst|Add2~35  = CARRY((\ALU_inst|Add1~78_combout  & (!\RegFile_inst|Mux14~4_combout  & !\ALU_inst|Add2~33 )) # (!\ALU_inst|Add1~78_combout  & ((!\ALU_inst|Add2~33 ) # (!\RegFile_inst|Mux14~4_combout ))))

	.dataa(\ALU_inst|Add1~78_combout ),
	.datab(\RegFile_inst|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~33 ),
	.combout(\ALU_inst|Add2~34_combout ),
	.cout(\ALU_inst|Add2~35 ));
// synopsys translate_off
defparam \ALU_inst|Add2~34 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \ALU_inst|Mux14~3 (
// Equation(s):
// \ALU_inst|Mux14~3_combout  = (\ALU_inst|Mux14~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~34_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Mux14~2_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~3 .lut_mask = 16'hDCCC;
defparam \ALU_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~209feeder (
// Equation(s):
// \VRAM_inst11|regs~209feeder_combout  = \RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~209feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \VRAM_inst11|regs~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~209 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \VRAM_inst11|regs~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~145 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~686 (
// Equation(s):
// \VRAM_inst11|regs~686_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~209_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~145_q )))))

	.dataa(\VRAM_inst11|regs~209_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~145_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~686_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~686 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|regs~177feeder (
// Equation(s):
// \VRAM_inst11|regs~177feeder_combout  = \RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~177feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \VRAM_inst11|regs~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~177 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \VRAM_inst11|regs~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~241 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~687 (
// Equation(s):
// \VRAM_inst11|regs~687_combout  = (\VRAM_inst11|regs~686_combout  & (((\VRAM_inst11|regs~241_q ) # (!\ALU_inst|Mux29~3_combout )))) # (!\VRAM_inst11|regs~686_combout  & (\VRAM_inst11|regs~177_q  & ((\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~686_combout ),
	.datab(\VRAM_inst11|regs~177_q ),
	.datac(\VRAM_inst11|regs~241_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~687_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~687 .lut_mask = 16'hE4AA;
defparam \VRAM_inst11|regs~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~908 (
// Equation(s):
// \VRAM_inst11|regs~908_combout  = !\RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~908_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~908 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \VRAM_inst11|regs~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~908_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~81 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \VRAM_inst11|regs~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~113 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~49feeder (
// Equation(s):
// \VRAM_inst11|regs~49feeder_combout  = \RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~49feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \VRAM_inst11|regs~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~49 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \VRAM_inst11|regs~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~17 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~688 (
// Equation(s):
// \VRAM_inst11|regs~688_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~49_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~17_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~49_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~17_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~688_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~688 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~689 (
// Equation(s):
// \VRAM_inst11|regs~689_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~688_combout  & ((\VRAM_inst11|regs~113_q ))) # (!\VRAM_inst11|regs~688_combout  & (!\VRAM_inst11|regs~81_q )))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~688_combout ))))

	.dataa(\VRAM_inst11|regs~81_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~113_q ),
	.datad(\VRAM_inst11|regs~688_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~689_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~689 .lut_mask = 16'hF344;
defparam \VRAM_inst11|regs~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|regs~690 (
// Equation(s):
// \VRAM_inst11|regs~690_combout  = (\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout ) # ((\VRAM_inst11|regs~687_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~689_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~687_combout ),
	.datad(\VRAM_inst11|regs~689_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~690_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~690 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \VRAM_inst11|regs~497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux46~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~497 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \VRAM_inst11|regs~433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~433 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|regs~465feeder (
// Equation(s):
// \VRAM_inst11|regs~465feeder_combout  = \RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~465feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \VRAM_inst11|regs~465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~465 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \VRAM_inst11|regs~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~401 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \VRAM_inst11|regs~691 (
// Equation(s):
// \VRAM_inst11|regs~691_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~465_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~401_q )))))

	.dataa(\VRAM_inst11|regs~465_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~401_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~691_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~691 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~692 (
// Equation(s):
// \VRAM_inst11|regs~692_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~691_combout  & (\VRAM_inst11|regs~497_q )) # (!\VRAM_inst11|regs~691_combout  & ((\VRAM_inst11|regs~433_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~691_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~497_q ),
	.datac(\VRAM_inst11|regs~433_q ),
	.datad(\VRAM_inst11|regs~691_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~692_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~692 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~369feeder (
// Equation(s):
// \VRAM_inst11|regs~369feeder_combout  = \RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux46~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~369feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \VRAM_inst11|regs~369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~369 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \VRAM_inst11|regs~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~337 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~305feeder (
// Equation(s):
// \VRAM_inst11|regs~305feeder_combout  = \RegFile_inst|Mux46~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux46~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~305feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N7
dffeas \VRAM_inst11|regs~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~305 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \VRAM_inst11|regs~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~273 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~684 (
// Equation(s):
// \VRAM_inst11|regs~684_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~305_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~273_q )))))

	.dataa(\VRAM_inst11|regs~305_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~273_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~684_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~684 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~685 (
// Equation(s):
// \VRAM_inst11|regs~685_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~684_combout  & (\VRAM_inst11|regs~369_q )) # (!\VRAM_inst11|regs~684_combout  & ((\VRAM_inst11|regs~337_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~684_combout ))))

	.dataa(\VRAM_inst11|regs~369_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~337_q ),
	.datad(\VRAM_inst11|regs~684_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~685_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~685 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~693 (
// Equation(s):
// \VRAM_inst11|regs~693_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~690_combout  & (\VRAM_inst11|regs~692_combout )) # (!\VRAM_inst11|regs~690_combout  & ((\VRAM_inst11|regs~685_combout ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (\VRAM_inst11|regs~690_combout ))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~690_combout ),
	.datac(\VRAM_inst11|regs~692_combout ),
	.datad(\VRAM_inst11|regs~685_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~693_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~693 .lut_mask = 16'hE6C4;
defparam \VRAM_inst11|regs~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \MUX_inst8|RES[17]~14 (
// Equation(s):
// \MUX_inst8|RES[17]~14_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~693_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux14~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux14~3_combout ),
	.datad(\VRAM_inst11|regs~693_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[17]~14 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \RegFile_inst|regs[5][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][17] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \RegFile_inst|Mux46~0 (
// Equation(s):
// \RegFile_inst|Mux46~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][17]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][17]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][17]~q ),
	.datac(\RegFile_inst|regs[4][17]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux46~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \RegFile_inst|Mux46~1 (
// Equation(s):
// \RegFile_inst|Mux46~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux46~0_combout  & ((\RegFile_inst|regs[7][17]~q ))) # (!\RegFile_inst|Mux46~0_combout  & (\RegFile_inst|regs[5][17]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux46~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][17]~q ),
	.datac(\RegFile_inst|regs[7][17]~q ),
	.datad(\RegFile_inst|Mux46~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux46~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \RegFile_inst|Mux46~2 (
// Equation(s):
// \RegFile_inst|Mux46~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][17]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][17]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux46~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneive_lcell_comb \RegFile_inst|Mux46~3 (
// Equation(s):
// \RegFile_inst|Mux46~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux46~2_combout  & (\RegFile_inst|regs[3][17]~q )) # (!\RegFile_inst|Mux46~2_combout  & ((\RegFile_inst|regs[2][17]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux46~2_combout ))))

	.dataa(\RegFile_inst|regs[3][17]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][17]~q ),
	.datad(\RegFile_inst|Mux46~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux46~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \RegFile_inst|Mux46~4 (
// Equation(s):
// \RegFile_inst|Mux46~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux46~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux46~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux46~1_combout ),
	.datad(\RegFile_inst|Mux46~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux46~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \ALU_inst|Add1~36 (
// Equation(s):
// \ALU_inst|Add1~36_combout  = (\ALU_inst|Add1~35  & (((!\RegFile_inst|Mux45~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~35  & ((((!\RegFile_inst|Mux45~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~37  = CARRY((!\ALU_inst|Add1~35  & ((!\RegFile_inst|Mux45~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux45~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~35 ),
	.combout(\ALU_inst|Add1~36_combout ),
	.cout(\ALU_inst|Add1~37 ));
// synopsys translate_off
defparam \ALU_inst|Add1~36 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \ALU_inst|Add1~77 (
// Equation(s):
// \ALU_inst|Add1~77_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~36_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux45~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\RegFile_inst|Mux45~4_combout ),
	.datad(\ALU_inst|Add1~36_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~77 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \ALU_inst|Add2~36 (
// Equation(s):
// \ALU_inst|Add2~36_combout  = ((\RegFile_inst|Mux13~4_combout  $ (\ALU_inst|Add1~77_combout  $ (!\ALU_inst|Add2~35 )))) # (GND)
// \ALU_inst|Add2~37  = CARRY((\RegFile_inst|Mux13~4_combout  & ((\ALU_inst|Add1~77_combout ) # (!\ALU_inst|Add2~35 ))) # (!\RegFile_inst|Mux13~4_combout  & (\ALU_inst|Add1~77_combout  & !\ALU_inst|Add2~35 )))

	.dataa(\RegFile_inst|Mux13~4_combout ),
	.datab(\ALU_inst|Add1~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~35 ),
	.combout(\ALU_inst|Add2~36_combout ),
	.cout(\ALU_inst|Add2~37 ));
// synopsys translate_off
defparam \ALU_inst|Add2~36 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \ALU_inst|Mux13~2 (
// Equation(s):
// \ALU_inst|Mux13~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux13~4_combout ) # (\ALU_inst|Add1~77_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux13~4_combout  & \ALU_inst|Add1~77_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux13~4_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~77_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \ALU_inst|Mux13~3 (
// Equation(s):
// \ALU_inst|Mux13~3_combout  = (\ALU_inst|Mux13~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~36_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~36_combout ),
	.datad(\ALU_inst|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~3 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \VRAM_inst11|regs~498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux45~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~498 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \VRAM_inst11|regs~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~242 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb \VRAM_inst11|regs~370feeder (
// Equation(s):
// \VRAM_inst11|regs~370feeder_combout  = \RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux45~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~370feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \VRAM_inst11|regs~370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~370 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \VRAM_inst11|regs~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~114 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb \VRAM_inst11|regs~681 (
// Equation(s):
// \VRAM_inst11|regs~681_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~370_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~114_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~370_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~114_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~681_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~681 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~682 (
// Equation(s):
// \VRAM_inst11|regs~682_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~681_combout  & (\VRAM_inst11|regs~498_q )) # (!\VRAM_inst11|regs~681_combout  & ((\VRAM_inst11|regs~242_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~681_combout ))))

	.dataa(\VRAM_inst11|regs~498_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~242_q ),
	.datad(\VRAM_inst11|regs~681_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~682_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~682 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~434feeder (
// Equation(s):
// \VRAM_inst11|regs~434feeder_combout  = \RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux45~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~434feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \VRAM_inst11|regs~434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~434 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \VRAM_inst11|regs~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~178 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~306feeder (
// Equation(s):
// \VRAM_inst11|regs~306feeder_combout  = \RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux45~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~306feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \VRAM_inst11|regs~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~306 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \VRAM_inst11|regs~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~50 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~674 (
// Equation(s):
// \VRAM_inst11|regs~674_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~306_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~50_q )))))

	.dataa(\VRAM_inst11|regs~306_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~50_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~674_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~674 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~675 (
// Equation(s):
// \VRAM_inst11|regs~675_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~674_combout  & (\VRAM_inst11|regs~434_q )) # (!\VRAM_inst11|regs~674_combout  & ((\VRAM_inst11|regs~178_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~674_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~434_q ),
	.datac(\VRAM_inst11|regs~178_q ),
	.datad(\VRAM_inst11|regs~674_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~675_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~675 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~274feeder (
// Equation(s):
// \VRAM_inst11|regs~274feeder_combout  = \RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux45~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~274feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \VRAM_inst11|regs~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~274 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \VRAM_inst11|regs~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~402 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~146feeder (
// Equation(s):
// \VRAM_inst11|regs~146feeder_combout  = \RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux45~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~146feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \VRAM_inst11|regs~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~146 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \VRAM_inst11|regs~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~18 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~678 (
// Equation(s):
// \VRAM_inst11|regs~678_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~146_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~18_q )))))

	.dataa(\VRAM_inst11|regs~146_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~18_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~678_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~678 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \VRAM_inst11|regs~679 (
// Equation(s):
// \VRAM_inst11|regs~679_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~678_combout  & ((\VRAM_inst11|regs~402_q ))) # (!\VRAM_inst11|regs~678_combout  & (\VRAM_inst11|regs~274_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~678_combout ))))

	.dataa(\VRAM_inst11|regs~274_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~402_q ),
	.datad(\VRAM_inst11|regs~678_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~679_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~679 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~338feeder (
// Equation(s):
// \VRAM_inst11|regs~338feeder_combout  = \RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux45~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~338feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~338feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~338feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \VRAM_inst11|regs~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~338 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \VRAM_inst11|regs~466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~466 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \VRAM_inst11|regs~907 (
// Equation(s):
// \VRAM_inst11|regs~907_combout  = !\RegFile_inst|Mux45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux45~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~907_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~907 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \VRAM_inst11|regs~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~907_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~82 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \VRAM_inst11|regs~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~210 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \VRAM_inst11|regs~676 (
// Equation(s):
// \VRAM_inst11|regs~676_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~210_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~82_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~82_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~210_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~676_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~676 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~677 (
// Equation(s):
// \VRAM_inst11|regs~677_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~676_combout  & ((\VRAM_inst11|regs~466_q ))) # (!\VRAM_inst11|regs~676_combout  & (\VRAM_inst11|regs~338_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~676_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~338_q ),
	.datac(\VRAM_inst11|regs~466_q ),
	.datad(\VRAM_inst11|regs~676_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~677_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~677 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~680 (
// Equation(s):
// \VRAM_inst11|regs~680_combout  = (\ALU_inst|Mux29~3_combout  & (\ALU_inst|Mux28~3_combout )) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~677_combout ))) # (!\ALU_inst|Mux28~3_combout  & 
// (\VRAM_inst11|regs~679_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~679_combout ),
	.datad(\VRAM_inst11|regs~677_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~680_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~680 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~683 (
// Equation(s):
// \VRAM_inst11|regs~683_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~680_combout  & (\VRAM_inst11|regs~682_combout )) # (!\VRAM_inst11|regs~680_combout  & ((\VRAM_inst11|regs~675_combout ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~680_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~682_combout ),
	.datac(\VRAM_inst11|regs~675_combout ),
	.datad(\VRAM_inst11|regs~680_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~683_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~683 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \MUX_inst8|RES[18]~13 (
// Equation(s):
// \MUX_inst8|RES[18]~13_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal5~1_combout  & \VRAM_inst11|regs~683_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux13~3_combout ))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\ALU_inst|Mux13~3_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VRAM_inst11|regs~683_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[18]~13 .lut_mask = 16'h4E44;
defparam \MUX_inst8|RES[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \RegFile_inst|regs[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[18]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][18] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \RegFile_inst|Mux45~2 (
// Equation(s):
// \RegFile_inst|Mux45~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][18]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][18]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux45~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \RegFile_inst|Mux45~3 (
// Equation(s):
// \RegFile_inst|Mux45~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux45~2_combout  & (\RegFile_inst|regs[3][18]~q )) # (!\RegFile_inst|Mux45~2_combout  & ((\RegFile_inst|regs[2][18]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux45~2_combout ))))

	.dataa(\RegFile_inst|regs[3][18]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][18]~q ),
	.datad(\RegFile_inst|Mux45~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux45~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \RegFile_inst|Mux45~0 (
// Equation(s):
// \RegFile_inst|Mux45~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][18]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][18]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][18]~q ),
	.datac(\RegFile_inst|regs[4][18]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux45~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \RegFile_inst|Mux45~1 (
// Equation(s):
// \RegFile_inst|Mux45~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux45~0_combout  & (\RegFile_inst|regs[7][18]~q )) # (!\RegFile_inst|Mux45~0_combout  & ((\RegFile_inst|regs[5][18]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux45~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][18]~q ),
	.datac(\RegFile_inst|regs[5][18]~q ),
	.datad(\RegFile_inst|Mux45~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux45~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \RegFile_inst|Mux45~4 (
// Equation(s):
// \RegFile_inst|Mux45~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux45~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux45~3_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux45~3_combout ),
	.datad(\RegFile_inst|Mux45~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux45~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add1~38 (
// Equation(s):
// \ALU_inst|Add1~38_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux44~4_combout  & ((\ALU_inst|Add1~37 ) # (GND))) # (!\RegFile_inst|Mux44~4_combout  & (!\ALU_inst|Add1~37 )))) # (!\VROM_inst10|WideOr1~4_combout  & (((!\ALU_inst|Add1~37 
// ))))
// \ALU_inst|Add1~39  = CARRY(((\VROM_inst10|WideOr1~4_combout  & \RegFile_inst|Mux44~4_combout )) # (!\ALU_inst|Add1~37 ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~37 ),
	.combout(\ALU_inst|Add1~38_combout ),
	.cout(\ALU_inst|Add1~39 ));
// synopsys translate_off
defparam \ALU_inst|Add1~38 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add1~76 (
// Equation(s):
// \ALU_inst|Add1~76_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~38_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux44~4_combout ))))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\ALU_inst|Add1~38_combout ),
	.datad(\RegFile_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~76 .lut_mask = 16'hE4A0;
defparam \ALU_inst|Add1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add2~38 (
// Equation(s):
// \ALU_inst|Add2~38_combout  = (\RegFile_inst|Mux12~4_combout  & ((\ALU_inst|Add1~76_combout  & (\ALU_inst|Add2~37  & VCC)) # (!\ALU_inst|Add1~76_combout  & (!\ALU_inst|Add2~37 )))) # (!\RegFile_inst|Mux12~4_combout  & ((\ALU_inst|Add1~76_combout  & 
// (!\ALU_inst|Add2~37 )) # (!\ALU_inst|Add1~76_combout  & ((\ALU_inst|Add2~37 ) # (GND)))))
// \ALU_inst|Add2~39  = CARRY((\RegFile_inst|Mux12~4_combout  & (!\ALU_inst|Add1~76_combout  & !\ALU_inst|Add2~37 )) # (!\RegFile_inst|Mux12~4_combout  & ((!\ALU_inst|Add2~37 ) # (!\ALU_inst|Add1~76_combout ))))

	.dataa(\RegFile_inst|Mux12~4_combout ),
	.datab(\ALU_inst|Add1~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~37 ),
	.combout(\ALU_inst|Add2~38_combout ),
	.cout(\ALU_inst|Add2~39 ));
// synopsys translate_off
defparam \ALU_inst|Add2~38 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneive_lcell_comb \ALU_inst|Mux12~2 (
// Equation(s):
// \ALU_inst|Mux12~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux12~4_combout ) # (\ALU_inst|Add1~76_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux12~4_combout  & \ALU_inst|Add1~76_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux12~4_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~76_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \ALU_inst|Mux12~3 (
// Equation(s):
// \ALU_inst|Mux12~3_combout  = (\ALU_inst|Mux12~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~38_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Add2~38_combout ),
	.datad(\ALU_inst|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~3 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \VRAM_inst11|regs~243feeder (
// Equation(s):
// \VRAM_inst11|regs~243feeder_combout  = \RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux44~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~243feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \VRAM_inst11|regs~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~243 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \VRAM_inst11|regs~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~211 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \VRAM_inst11|regs~179feeder (
// Equation(s):
// \VRAM_inst11|regs~179feeder_combout  = \RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux44~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~179feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \VRAM_inst11|regs~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~179 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \VRAM_inst11|regs~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~147 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~664 (
// Equation(s):
// \VRAM_inst11|regs~664_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~179_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~147_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~179_q ),
	.datac(\VRAM_inst11|regs~147_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~664_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~664 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~665 (
// Equation(s):
// \VRAM_inst11|regs~665_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~664_combout  & (\VRAM_inst11|regs~243_q )) # (!\VRAM_inst11|regs~664_combout  & ((\VRAM_inst11|regs~211_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~664_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~243_q ),
	.datac(\VRAM_inst11|regs~211_q ),
	.datad(\VRAM_inst11|regs~664_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~665_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~665 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \VRAM_inst11|regs~499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux44~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~499 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \VRAM_inst11|regs~467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~467 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \VRAM_inst11|regs~435feeder (
// Equation(s):
// \VRAM_inst11|regs~435feeder_combout  = \RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~435feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \VRAM_inst11|regs~435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~435 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \VRAM_inst11|regs~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~403 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \VRAM_inst11|regs~671 (
// Equation(s):
// \VRAM_inst11|regs~671_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~435_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~403_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~435_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~403_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~671_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~671 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \VRAM_inst11|regs~672 (
// Equation(s):
// \VRAM_inst11|regs~672_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~671_combout  & (\VRAM_inst11|regs~499_q )) # (!\VRAM_inst11|regs~671_combout  & ((\VRAM_inst11|regs~467_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~671_combout ))))

	.dataa(\VRAM_inst11|regs~499_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~467_q ),
	.datad(\VRAM_inst11|regs~671_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~672_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~672 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~51feeder (
// Equation(s):
// \VRAM_inst11|regs~51feeder_combout  = \RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux44~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~51feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \VRAM_inst11|regs~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~51 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \VRAM_inst11|regs~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~115 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~906 (
// Equation(s):
// \VRAM_inst11|regs~906_combout  = !\RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux44~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~906_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~906 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \VRAM_inst11|regs~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~906_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~83 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \VRAM_inst11|regs~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~19 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \VRAM_inst11|regs~668 (
// Equation(s):
// \VRAM_inst11|regs~668_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (!\VRAM_inst11|regs~83_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~19_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~83_q ),
	.datac(\VRAM_inst11|regs~19_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~668_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~668 .lut_mask = 16'hBB50;
defparam \VRAM_inst11|regs~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~669 (
// Equation(s):
// \VRAM_inst11|regs~669_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~668_combout  & ((\VRAM_inst11|regs~115_q ))) # (!\VRAM_inst11|regs~668_combout  & (\VRAM_inst11|regs~51_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~668_combout ))))

	.dataa(\VRAM_inst11|regs~51_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~115_q ),
	.datad(\VRAM_inst11|regs~668_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~669_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~669 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~307feeder (
// Equation(s):
// \VRAM_inst11|regs~307feeder_combout  = \RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux44~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~307feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \VRAM_inst11|regs~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~307 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \VRAM_inst11|regs~371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~371 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~339feeder (
// Equation(s):
// \VRAM_inst11|regs~339feeder_combout  = \RegFile_inst|Mux44~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux44~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~339feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \VRAM_inst11|regs~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~339 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \VRAM_inst11|regs~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~275 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~666 (
// Equation(s):
// \VRAM_inst11|regs~666_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~339_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~275_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~339_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~275_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~666_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~666 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~667 (
// Equation(s):
// \VRAM_inst11|regs~667_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~666_combout  & ((\VRAM_inst11|regs~371_q ))) # (!\VRAM_inst11|regs~666_combout  & (\VRAM_inst11|regs~307_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~666_combout ))))

	.dataa(\VRAM_inst11|regs~307_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~371_q ),
	.datad(\VRAM_inst11|regs~666_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~667_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~667 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \VRAM_inst11|regs~670 (
// Equation(s):
// \VRAM_inst11|regs~670_combout  = (\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout ) # ((\VRAM_inst11|regs~667_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~669_combout )))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~669_combout ),
	.datad(\VRAM_inst11|regs~667_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~670_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~670 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~673 (
// Equation(s):
// \VRAM_inst11|regs~673_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~670_combout  & ((\VRAM_inst11|regs~672_combout ))) # (!\VRAM_inst11|regs~670_combout  & (\VRAM_inst11|regs~665_combout )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~670_combout ))))

	.dataa(\VRAM_inst11|regs~665_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~672_combout ),
	.datad(\VRAM_inst11|regs~670_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~673_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~673 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \MUX_inst8|RES[19]~12 (
// Equation(s):
// \MUX_inst8|RES[19]~12_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~673_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux12~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux12~3_combout ),
	.datad(\VRAM_inst11|regs~673_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[19]~12 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \RegFile_inst|regs[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][19] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneive_lcell_comb \RegFile_inst|Mux44~2 (
// Equation(s):
// \RegFile_inst|Mux44~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout ) # (\RegFile_inst|regs[1][19]~q )))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][19]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux44~2 .lut_mask = 16'hC8C8;
defparam \RegFile_inst|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneive_lcell_comb \RegFile_inst|Mux44~3 (
// Equation(s):
// \RegFile_inst|Mux44~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux44~2_combout  & (\RegFile_inst|regs[3][19]~q )) # (!\RegFile_inst|Mux44~2_combout  & ((\RegFile_inst|regs[2][19]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux44~2_combout ))))

	.dataa(\RegFile_inst|regs[3][19]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][19]~q ),
	.datad(\RegFile_inst|Mux44~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux44~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \RegFile_inst|Mux44~0 (
// Equation(s):
// \RegFile_inst|Mux44~0_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|regs[6][19]~q ) # ((\VROM_inst10|WideOr7~combout )))) # (!\VROM_inst10|WideOr6~2_combout  & (((\RegFile_inst|regs[4][19]~q  & !\VROM_inst10|WideOr7~combout ))))

	.dataa(\RegFile_inst|regs[6][19]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[4][19]~q ),
	.datad(\VROM_inst10|WideOr7~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux44~0 .lut_mask = 16'hCCB8;
defparam \RegFile_inst|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \RegFile_inst|Mux44~1 (
// Equation(s):
// \RegFile_inst|Mux44~1_combout  = (\RegFile_inst|Mux44~0_combout  & (((\RegFile_inst|regs[7][19]~q ) # (!\VROM_inst10|WideOr7~combout )))) # (!\RegFile_inst|Mux44~0_combout  & (\RegFile_inst|regs[5][19]~q  & ((\VROM_inst10|WideOr7~combout ))))

	.dataa(\RegFile_inst|regs[5][19]~q ),
	.datab(\RegFile_inst|Mux44~0_combout ),
	.datac(\RegFile_inst|regs[7][19]~q ),
	.datad(\VROM_inst10|WideOr7~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux44~1 .lut_mask = 16'hE2CC;
defparam \RegFile_inst|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneive_lcell_comb \RegFile_inst|Mux44~4 (
// Equation(s):
// \RegFile_inst|Mux44~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux44~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux44~3_combout ))

	.dataa(\RegFile_inst|Mux44~3_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux44~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux44~4 .lut_mask = 16'hFA0A;
defparam \RegFile_inst|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \ALU_inst|Add1~40 (
// Equation(s):
// \ALU_inst|Add1~40_combout  = (\ALU_inst|Add1~39  & (((!\RegFile_inst|Mux43~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~39  & ((((!\RegFile_inst|Mux43~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~41  = CARRY((!\ALU_inst|Add1~39  & ((!\RegFile_inst|Mux43~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux43~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~39 ),
	.combout(\ALU_inst|Add1~40_combout ),
	.cout(\ALU_inst|Add1~41 ));
// synopsys translate_off
defparam \ALU_inst|Add1~40 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \ALU_inst|Add1~75 (
// Equation(s):
// \ALU_inst|Add1~75_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~40_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux43~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~40_combout ),
	.datad(\RegFile_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~75 .lut_mask = 16'hE2C0;
defparam \ALU_inst|Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \RegFile_inst|regs[5][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \RegFile_inst|regs[4][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \RegFile_inst|regs[6][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \RegFile_inst|Mux11~2 (
// Equation(s):
// \RegFile_inst|Mux11~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][20]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][20]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][20]~q ),
	.datac(\RegFile_inst|regs[6][20]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux11~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \RegFile_inst|Mux11~3 (
// Equation(s):
// \RegFile_inst|Mux11~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux11~2_combout  & ((\RegFile_inst|regs[7][20]~q ))) # (!\RegFile_inst|Mux11~2_combout  & (\RegFile_inst|regs[5][20]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux11~2_combout ))))

	.dataa(\RegFile_inst|regs[5][20]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][20]~q ),
	.datad(\RegFile_inst|Mux11~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux11~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \RegFile_inst|regs[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \RegFile_inst|regs[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[20]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \RegFile_inst|regs[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \RegFile_inst|Mux11~0 (
// Equation(s):
// \RegFile_inst|Mux11~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][20]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[1][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux11~0 .lut_mask = 16'hC8C8;
defparam \RegFile_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \RegFile_inst|Mux11~1 (
// Equation(s):
// \RegFile_inst|Mux11~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux11~0_combout  & ((\RegFile_inst|regs[3][20]~q ))) # (!\RegFile_inst|Mux11~0_combout  & (\RegFile_inst|regs[2][20]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux11~0_combout ))))

	.dataa(\RegFile_inst|regs[2][20]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[3][20]~q ),
	.datad(\RegFile_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux11~1 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \RegFile_inst|Mux11~4 (
// Equation(s):
// \RegFile_inst|Mux11~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux11~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux11~1_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux11~3_combout ),
	.datad(\RegFile_inst|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux11~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \ALU_inst|Mux11~2 (
// Equation(s):
// \ALU_inst|Mux11~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\ALU_inst|Add1~75_combout ) # (\RegFile_inst|Mux11~4_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Add1~75_combout  
// & \RegFile_inst|Mux11~4_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add1~75_combout ),
	.datad(\RegFile_inst|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \ALU_inst|Add2~40 (
// Equation(s):
// \ALU_inst|Add2~40_combout  = ((\RegFile_inst|Mux11~4_combout  $ (\ALU_inst|Add1~75_combout  $ (!\ALU_inst|Add2~39 )))) # (GND)
// \ALU_inst|Add2~41  = CARRY((\RegFile_inst|Mux11~4_combout  & ((\ALU_inst|Add1~75_combout ) # (!\ALU_inst|Add2~39 ))) # (!\RegFile_inst|Mux11~4_combout  & (\ALU_inst|Add1~75_combout  & !\ALU_inst|Add2~39 )))

	.dataa(\RegFile_inst|Mux11~4_combout ),
	.datab(\ALU_inst|Add1~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~39 ),
	.combout(\ALU_inst|Add2~40_combout ),
	.cout(\ALU_inst|Add2~41 ));
// synopsys translate_off
defparam \ALU_inst|Add2~40 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \ALU_inst|Mux11~3 (
// Equation(s):
// \ALU_inst|Mux11~3_combout  = (\ALU_inst|Mux11~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~40_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Mux11~2_combout ),
	.datad(\ALU_inst|Add2~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~3 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \VRAM_inst11|regs~500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~500 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \VRAM_inst11|regs~372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~372 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \VRAM_inst11|regs~244feeder (
// Equation(s):
// \VRAM_inst11|regs~244feeder_combout  = \RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~244feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \VRAM_inst11|regs~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~244 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \VRAM_inst11|regs~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~116 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \VRAM_inst11|regs~661 (
// Equation(s):
// \VRAM_inst11|regs~661_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~244_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~116_q )))))

	.dataa(\VRAM_inst11|regs~244_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~116_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~661_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~661 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb \VRAM_inst11|regs~662 (
// Equation(s):
// \VRAM_inst11|regs~662_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~661_combout  & (\VRAM_inst11|regs~500_q )) # (!\VRAM_inst11|regs~661_combout  & ((\VRAM_inst11|regs~372_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~661_combout ))))

	.dataa(\VRAM_inst11|regs~500_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~372_q ),
	.datad(\VRAM_inst11|regs~661_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~662_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~662 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~468feeder (
// Equation(s):
// \VRAM_inst11|regs~468feeder_combout  = \RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~468feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \VRAM_inst11|regs~468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~468 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \VRAM_inst11|regs~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~212 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~905 (
// Equation(s):
// \VRAM_inst11|regs~905_combout  = !\RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux43~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~905_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~905 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \VRAM_inst11|regs~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~905_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~84 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \VRAM_inst11|regs~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~340 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~654 (
// Equation(s):
// \VRAM_inst11|regs~654_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~340_q ))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~84_q ))))

	.dataa(\VRAM_inst11|regs~84_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~340_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~654_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~654 .lut_mask = 16'hFC11;
defparam \VRAM_inst11|regs~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~655 (
// Equation(s):
// \VRAM_inst11|regs~655_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~654_combout  & (\VRAM_inst11|regs~468_q )) # (!\VRAM_inst11|regs~654_combout  & ((\VRAM_inst11|regs~212_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~654_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~468_q ),
	.datac(\VRAM_inst11|regs~212_q ),
	.datad(\VRAM_inst11|regs~654_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~655_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~655 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~308feeder (
// Equation(s):
// \VRAM_inst11|regs~308feeder_combout  = \RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~308feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~308feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~308feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \VRAM_inst11|regs~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~308 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \VRAM_inst11|regs~436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~436 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \VRAM_inst11|regs~180feeder (
// Equation(s):
// \VRAM_inst11|regs~180feeder_combout  = \RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux43~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~180feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \VRAM_inst11|regs~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~180 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \VRAM_inst11|regs~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~52 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~656 (
// Equation(s):
// \VRAM_inst11|regs~656_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~180_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~52_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~180_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~52_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~656_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~656 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~657 (
// Equation(s):
// \VRAM_inst11|regs~657_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~656_combout  & ((\VRAM_inst11|regs~436_q ))) # (!\VRAM_inst11|regs~656_combout  & (\VRAM_inst11|regs~308_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~656_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~308_q ),
	.datac(\VRAM_inst11|regs~436_q ),
	.datad(\VRAM_inst11|regs~656_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~657_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~657 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \VRAM_inst11|regs~148feeder (
// Equation(s):
// \VRAM_inst11|regs~148feeder_combout  = \RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~148feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \VRAM_inst11|regs~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~148 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N19
dffeas \VRAM_inst11|regs~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~404 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \VRAM_inst11|regs~276feeder (
// Equation(s):
// \VRAM_inst11|regs~276feeder_combout  = \RegFile_inst|Mux43~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~276feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \VRAM_inst11|regs~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~276 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \VRAM_inst11|regs~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~20 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \VRAM_inst11|regs~658 (
// Equation(s):
// \VRAM_inst11|regs~658_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~276_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~20_q )))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~276_q ),
	.datac(\VRAM_inst11|regs~20_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~658_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~658 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~659 (
// Equation(s):
// \VRAM_inst11|regs~659_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~658_combout  & ((\VRAM_inst11|regs~404_q ))) # (!\VRAM_inst11|regs~658_combout  & (\VRAM_inst11|regs~148_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~658_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~148_q ),
	.datac(\VRAM_inst11|regs~404_q ),
	.datad(\VRAM_inst11|regs~658_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~659_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~659 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~660 (
// Equation(s):
// \VRAM_inst11|regs~660_combout  = (\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux29~3_combout )) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~657_combout )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~659_combout 
// )))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~657_combout ),
	.datad(\VRAM_inst11|regs~659_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~660_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~660 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~663 (
// Equation(s):
// \VRAM_inst11|regs~663_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~660_combout  & (\VRAM_inst11|regs~662_combout )) # (!\VRAM_inst11|regs~660_combout  & ((\VRAM_inst11|regs~655_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~660_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~662_combout ),
	.datac(\VRAM_inst11|regs~655_combout ),
	.datad(\VRAM_inst11|regs~660_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~663_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~663 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \MUX_inst8|RES[20]~11 (
// Equation(s):
// \MUX_inst8|RES[20]~11_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~663_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux11~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux11~3_combout ),
	.datad(\VRAM_inst11|regs~663_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[20]~11 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \RegFile_inst|regs[7][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][20] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \RegFile_inst|Mux43~0 (
// Equation(s):
// \RegFile_inst|Mux43~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][20]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][20]~q )))))

	.dataa(\RegFile_inst|regs[6][20]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][20]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux43~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \RegFile_inst|Mux43~1 (
// Equation(s):
// \RegFile_inst|Mux43~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux43~0_combout  & (\RegFile_inst|regs[7][20]~q )) # (!\RegFile_inst|Mux43~0_combout  & ((\RegFile_inst|regs[5][20]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux43~0_combout ))))

	.dataa(\RegFile_inst|regs[7][20]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[5][20]~q ),
	.datad(\RegFile_inst|Mux43~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux43~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \RegFile_inst|Mux43~2 (
// Equation(s):
// \RegFile_inst|Mux43~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][20]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][20]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux43~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \RegFile_inst|Mux43~3 (
// Equation(s):
// \RegFile_inst|Mux43~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux43~2_combout  & (\RegFile_inst|regs[3][20]~q )) # (!\RegFile_inst|Mux43~2_combout  & ((\RegFile_inst|regs[2][20]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux43~2_combout ))))

	.dataa(\RegFile_inst|regs[3][20]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][20]~q ),
	.datad(\RegFile_inst|Mux43~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux43~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \RegFile_inst|Mux43~4 (
// Equation(s):
// \RegFile_inst|Mux43~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux43~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux43~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux43~1_combout ),
	.datad(\RegFile_inst|Mux43~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux43~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add1~42 (
// Equation(s):
// \ALU_inst|Add1~42_combout  = (\RegFile_inst|Mux42~4_combout  & ((\VROM_inst10|WideOr1~4_combout  & ((\ALU_inst|Add1~41 ) # (GND))) # (!\VROM_inst10|WideOr1~4_combout  & (!\ALU_inst|Add1~41 )))) # (!\RegFile_inst|Mux42~4_combout  & (((!\ALU_inst|Add1~41 
// ))))
// \ALU_inst|Add1~43  = CARRY(((\RegFile_inst|Mux42~4_combout  & \VROM_inst10|WideOr1~4_combout )) # (!\ALU_inst|Add1~41 ))

	.dataa(\RegFile_inst|Mux42~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~41 ),
	.combout(\ALU_inst|Add1~42_combout ),
	.cout(\ALU_inst|Add1~43 ));
// synopsys translate_off
defparam \ALU_inst|Add1~42 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \ALU_inst|Add1~74 (
// Equation(s):
// \ALU_inst|Add1~74_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~42_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux42~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux42~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\VROM_inst10|WideOr1~4_combout ),
	.datad(\ALU_inst|Add1~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~74 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \ALU_inst|Mux10~2 (
// Equation(s):
// \ALU_inst|Mux10~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux10~4_combout ) # (\ALU_inst|Add1~74_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux10~4_combout  & \ALU_inst|Add1~74_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux10~4_combout ),
	.datad(\ALU_inst|Add1~74_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add2~42 (
// Equation(s):
// \ALU_inst|Add2~42_combout  = (\RegFile_inst|Mux10~4_combout  & ((\ALU_inst|Add1~74_combout  & (\ALU_inst|Add2~41  & VCC)) # (!\ALU_inst|Add1~74_combout  & (!\ALU_inst|Add2~41 )))) # (!\RegFile_inst|Mux10~4_combout  & ((\ALU_inst|Add1~74_combout  & 
// (!\ALU_inst|Add2~41 )) # (!\ALU_inst|Add1~74_combout  & ((\ALU_inst|Add2~41 ) # (GND)))))
// \ALU_inst|Add2~43  = CARRY((\RegFile_inst|Mux10~4_combout  & (!\ALU_inst|Add1~74_combout  & !\ALU_inst|Add2~41 )) # (!\RegFile_inst|Mux10~4_combout  & ((!\ALU_inst|Add2~41 ) # (!\ALU_inst|Add1~74_combout ))))

	.dataa(\RegFile_inst|Mux10~4_combout ),
	.datab(\ALU_inst|Add1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~41 ),
	.combout(\ALU_inst|Add2~42_combout ),
	.cout(\ALU_inst|Add2~43 ));
// synopsys translate_off
defparam \ALU_inst|Add2~42 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \ALU_inst|Mux10~3 (
// Equation(s):
// \ALU_inst|Mux10~3_combout  = (\ALU_inst|Mux10~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~42_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Mux10~2_combout ),
	.datad(\ALU_inst|Add2~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~3 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~373feeder (
// Equation(s):
// \VRAM_inst11|regs~373feeder_combout  = \RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux42~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~373feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \VRAM_inst11|regs~373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~373 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \VRAM_inst11|regs~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~341 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \VRAM_inst11|regs~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~277 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~309feeder (
// Equation(s):
// \VRAM_inst11|regs~309feeder_combout  = \RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux42~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~309feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \VRAM_inst11|regs~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~309 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~644 (
// Equation(s):
// \VRAM_inst11|regs~644_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~309_q )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~277_q )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~277_q ),
	.datad(\VRAM_inst11|regs~309_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~644_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~644 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~645 (
// Equation(s):
// \VRAM_inst11|regs~645_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~644_combout  & (\VRAM_inst11|regs~373_q )) # (!\VRAM_inst11|regs~644_combout  & ((\VRAM_inst11|regs~341_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~644_combout ))))

	.dataa(\VRAM_inst11|regs~373_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~341_q ),
	.datad(\VRAM_inst11|regs~644_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~645_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~645 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \VRAM_inst11|regs~181feeder (
// Equation(s):
// \VRAM_inst11|regs~181feeder_combout  = \RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux42~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~181feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \VRAM_inst11|regs~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~181 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \VRAM_inst11|regs~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~245 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~213feeder (
// Equation(s):
// \VRAM_inst11|regs~213feeder_combout  = \RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux42~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~213feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \VRAM_inst11|regs~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~213 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \VRAM_inst11|regs~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~149 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~646 (
// Equation(s):
// \VRAM_inst11|regs~646_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~213_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~149_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~213_q ),
	.datac(\VRAM_inst11|regs~149_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~646_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~646 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~647 (
// Equation(s):
// \VRAM_inst11|regs~647_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~646_combout  & ((\VRAM_inst11|regs~245_q ))) # (!\VRAM_inst11|regs~646_combout  & (\VRAM_inst11|regs~181_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~646_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~181_q ),
	.datac(\VRAM_inst11|regs~245_q ),
	.datad(\VRAM_inst11|regs~646_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~647_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~647 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~904 (
// Equation(s):
// \VRAM_inst11|regs~904_combout  = !\RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux42~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~904_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~904 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \VRAM_inst11|regs~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~904_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~85 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \VRAM_inst11|regs~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~117 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~53feeder (
// Equation(s):
// \VRAM_inst11|regs~53feeder_combout  = \RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux42~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~53feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \VRAM_inst11|regs~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~53 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \VRAM_inst11|regs~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~21 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \VRAM_inst11|regs~648 (
// Equation(s):
// \VRAM_inst11|regs~648_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~53_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~21_q )))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~53_q ),
	.datac(\VRAM_inst11|regs~21_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~648_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~648 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~649 (
// Equation(s):
// \VRAM_inst11|regs~649_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~648_combout  & ((\VRAM_inst11|regs~117_q ))) # (!\VRAM_inst11|regs~648_combout  & (!\VRAM_inst11|regs~85_q )))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~648_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~85_q ),
	.datac(\VRAM_inst11|regs~117_q ),
	.datad(\VRAM_inst11|regs~648_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~649_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~649 .lut_mask = 16'hF522;
defparam \VRAM_inst11|regs~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~650 (
// Equation(s):
// \VRAM_inst11|regs~650_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~647_combout )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~649_combout 
// )))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~647_combout ),
	.datad(\VRAM_inst11|regs~649_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~650_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~650 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N23
dffeas \VRAM_inst11|regs~501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~501 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \VRAM_inst11|regs~437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~437 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~469feeder (
// Equation(s):
// \VRAM_inst11|regs~469feeder_combout  = \RegFile_inst|Mux42~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux42~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~469feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~469feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~469feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \VRAM_inst11|regs~469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~469 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \VRAM_inst11|regs~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~405 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|regs~651 (
// Equation(s):
// \VRAM_inst11|regs~651_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~469_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~405_q )))))

	.dataa(\VRAM_inst11|regs~469_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~405_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~651_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~651 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~652 (
// Equation(s):
// \VRAM_inst11|regs~652_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~651_combout  & (\VRAM_inst11|regs~501_q )) # (!\VRAM_inst11|regs~651_combout  & ((\VRAM_inst11|regs~437_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~651_combout ))))

	.dataa(\VRAM_inst11|regs~501_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~437_q ),
	.datad(\VRAM_inst11|regs~651_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~652_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~652 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~653 (
// Equation(s):
// \VRAM_inst11|regs~653_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~650_combout  & ((\VRAM_inst11|regs~652_combout ))) # (!\VRAM_inst11|regs~650_combout  & (\VRAM_inst11|regs~645_combout )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~650_combout ))))

	.dataa(\VRAM_inst11|regs~645_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~650_combout ),
	.datad(\VRAM_inst11|regs~652_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~653_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~653 .lut_mask = 16'hF838;
defparam \VRAM_inst11|regs~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \MUX_inst8|RES[21]~10 (
// Equation(s):
// \MUX_inst8|RES[21]~10_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~653_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux10~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux10~3_combout ),
	.datad(\VRAM_inst11|regs~653_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[21]~10 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \RegFile_inst|regs[5][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][21] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \RegFile_inst|Mux42~0 (
// Equation(s):
// \RegFile_inst|Mux42~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][21]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][21]~q )))))

	.dataa(\RegFile_inst|regs[6][21]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][21]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux42~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \RegFile_inst|Mux42~1 (
// Equation(s):
// \RegFile_inst|Mux42~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux42~0_combout  & ((\RegFile_inst|regs[7][21]~q ))) # (!\RegFile_inst|Mux42~0_combout  & (\RegFile_inst|regs[5][21]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux42~0_combout ))))

	.dataa(\RegFile_inst|regs[5][21]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[7][21]~q ),
	.datad(\RegFile_inst|Mux42~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux42~1 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \RegFile_inst|Mux42~2 (
// Equation(s):
// \RegFile_inst|Mux42~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][21]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][21]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux42~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \RegFile_inst|Mux42~3 (
// Equation(s):
// \RegFile_inst|Mux42~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux42~2_combout  & (\RegFile_inst|regs[3][21]~q )) # (!\RegFile_inst|Mux42~2_combout  & ((\RegFile_inst|regs[2][21]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux42~2_combout ))))

	.dataa(\RegFile_inst|regs[3][21]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][21]~q ),
	.datad(\RegFile_inst|Mux42~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux42~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \RegFile_inst|Mux42~4 (
// Equation(s):
// \RegFile_inst|Mux42~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux42~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux42~3_combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|Mux42~1_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux42~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux42~4 .lut_mask = 16'hCFC0;
defparam \RegFile_inst|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \ALU_inst|Add1~44 (
// Equation(s):
// \ALU_inst|Add1~44_combout  = (\ALU_inst|Add1~43  & (((!\RegFile_inst|Mux41~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~43  & ((((!\RegFile_inst|Mux41~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~45  = CARRY((!\ALU_inst|Add1~43  & ((!\RegFile_inst|Mux41~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux41~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~43 ),
	.combout(\ALU_inst|Add1~44_combout ),
	.cout(\ALU_inst|Add1~45 ));
// synopsys translate_off
defparam \ALU_inst|Add1~44 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \ALU_inst|Add1~73 (
// Equation(s):
// \ALU_inst|Add1~73_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~44_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux41~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux41~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~73 .lut_mask = 16'hF808;
defparam \ALU_inst|Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \ALU_inst|Add2~44 (
// Equation(s):
// \ALU_inst|Add2~44_combout  = ((\RegFile_inst|Mux9~4_combout  $ (\ALU_inst|Add1~73_combout  $ (!\ALU_inst|Add2~43 )))) # (GND)
// \ALU_inst|Add2~45  = CARRY((\RegFile_inst|Mux9~4_combout  & ((\ALU_inst|Add1~73_combout ) # (!\ALU_inst|Add2~43 ))) # (!\RegFile_inst|Mux9~4_combout  & (\ALU_inst|Add1~73_combout  & !\ALU_inst|Add2~43 )))

	.dataa(\RegFile_inst|Mux9~4_combout ),
	.datab(\ALU_inst|Add1~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~43 ),
	.combout(\ALU_inst|Add2~44_combout ),
	.cout(\ALU_inst|Add2~45 ));
// synopsys translate_off
defparam \ALU_inst|Add2~44 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \ALU_inst|Mux9~2 (
// Equation(s):
// \ALU_inst|Mux9~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux9~4_combout ) # (\ALU_inst|Add1~73_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\RegFile_inst|Mux9~4_combout  
// & \ALU_inst|Add1~73_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux9~4_combout ),
	.datad(\ALU_inst|Add1~73_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \ALU_inst|Mux9~3 (
// Equation(s):
// \ALU_inst|Mux9~3_combout  = (\ALU_inst|Mux9~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~44_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Add2~44_combout ),
	.datad(\ALU_inst|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~3 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~438feeder (
// Equation(s):
// \VRAM_inst11|regs~438feeder_combout  = \RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux41~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~438feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \VRAM_inst11|regs~438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~438 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N31
dffeas \VRAM_inst11|regs~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~182 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~310feeder (
// Equation(s):
// \VRAM_inst11|regs~310feeder_combout  = \RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux41~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~310feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \VRAM_inst11|regs~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~310 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \VRAM_inst11|regs~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~54 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~634 (
// Equation(s):
// \VRAM_inst11|regs~634_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~310_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~54_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~310_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~54_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~634_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~634 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~635 (
// Equation(s):
// \VRAM_inst11|regs~635_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~634_combout  & (\VRAM_inst11|regs~438_q )) # (!\VRAM_inst11|regs~634_combout  & ((\VRAM_inst11|regs~182_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~634_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~438_q ),
	.datac(\VRAM_inst11|regs~182_q ),
	.datad(\VRAM_inst11|regs~634_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~635_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~635 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \VRAM_inst11|regs~502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~502 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \VRAM_inst11|regs~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~246 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \VRAM_inst11|regs~374feeder (
// Equation(s):
// \VRAM_inst11|regs~374feeder_combout  = \RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux41~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~374feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \VRAM_inst11|regs~374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~374 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \VRAM_inst11|regs~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~118 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \VRAM_inst11|regs~641 (
// Equation(s):
// \VRAM_inst11|regs~641_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~374_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~118_q )))))

	.dataa(\VRAM_inst11|regs~374_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~118_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~641_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~641 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~642 (
// Equation(s):
// \VRAM_inst11|regs~642_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~641_combout  & (\VRAM_inst11|regs~502_q )) # (!\VRAM_inst11|regs~641_combout  & ((\VRAM_inst11|regs~246_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~641_combout ))))

	.dataa(\VRAM_inst11|regs~502_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~246_q ),
	.datad(\VRAM_inst11|regs~641_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~642_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~642 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~342feeder (
// Equation(s):
// \VRAM_inst11|regs~342feeder_combout  = \RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux41~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~342feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~342feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~342feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N13
dffeas \VRAM_inst11|regs~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~342 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \VRAM_inst11|regs~470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~470 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~903 (
// Equation(s):
// \VRAM_inst11|regs~903_combout  = !\RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux41~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~903_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~903 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \VRAM_inst11|regs~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~903_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~86 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \VRAM_inst11|regs~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~214 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|regs~636 (
// Equation(s):
// \VRAM_inst11|regs~636_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~214_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~86_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~86_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~214_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~636_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~636 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \VRAM_inst11|regs~637 (
// Equation(s):
// \VRAM_inst11|regs~637_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~636_combout  & ((\VRAM_inst11|regs~470_q ))) # (!\VRAM_inst11|regs~636_combout  & (\VRAM_inst11|regs~342_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~636_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~342_q ),
	.datac(\VRAM_inst11|regs~470_q ),
	.datad(\VRAM_inst11|regs~636_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~637_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~637 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~278feeder (
// Equation(s):
// \VRAM_inst11|regs~278feeder_combout  = \RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux41~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~278feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \VRAM_inst11|regs~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~278 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \VRAM_inst11|regs~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~406 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~150feeder (
// Equation(s):
// \VRAM_inst11|regs~150feeder_combout  = \RegFile_inst|Mux41~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux41~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~150feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \VRAM_inst11|regs~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~150 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \VRAM_inst11|regs~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~22 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneive_lcell_comb \VRAM_inst11|regs~638 (
// Equation(s):
// \VRAM_inst11|regs~638_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~150_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~22_q )))))

	.dataa(\VRAM_inst11|regs~150_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~22_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~638_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~638 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~639 (
// Equation(s):
// \VRAM_inst11|regs~639_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~638_combout  & ((\VRAM_inst11|regs~406_q ))) # (!\VRAM_inst11|regs~638_combout  & (\VRAM_inst11|regs~278_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~638_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~278_q ),
	.datac(\VRAM_inst11|regs~406_q ),
	.datad(\VRAM_inst11|regs~638_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~639_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~639 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~640 (
// Equation(s):
// \VRAM_inst11|regs~640_combout  = (\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout ) # ((\VRAM_inst11|regs~637_combout )))) # (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~639_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~637_combout ),
	.datad(\VRAM_inst11|regs~639_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~640_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~640 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~643 (
// Equation(s):
// \VRAM_inst11|regs~643_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~640_combout  & ((\VRAM_inst11|regs~642_combout ))) # (!\VRAM_inst11|regs~640_combout  & (\VRAM_inst11|regs~635_combout )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~640_combout ))))

	.dataa(\VRAM_inst11|regs~635_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~642_combout ),
	.datad(\VRAM_inst11|regs~640_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~643_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~643 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \MUX_inst8|RES[22]~9 (
// Equation(s):
// \MUX_inst8|RES[22]~9_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~643_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux9~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\ALU_inst|Mux9~3_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~643_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[22]~9 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \RegFile_inst|regs[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[22]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][22] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \RegFile_inst|Mux41~2 (
// Equation(s):
// \RegFile_inst|Mux41~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][22]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][22]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux41~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \RegFile_inst|Mux41~3 (
// Equation(s):
// \RegFile_inst|Mux41~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux41~2_combout  & (\RegFile_inst|regs[3][22]~q )) # (!\RegFile_inst|Mux41~2_combout  & ((\RegFile_inst|regs[2][22]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux41~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][22]~q ),
	.datac(\RegFile_inst|regs[2][22]~q ),
	.datad(\RegFile_inst|Mux41~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux41~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \RegFile_inst|Mux41~0 (
// Equation(s):
// \RegFile_inst|Mux41~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][22]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][22]~q )))))

	.dataa(\RegFile_inst|regs[6][22]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][22]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux41~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \RegFile_inst|Mux41~1 (
// Equation(s):
// \RegFile_inst|Mux41~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux41~0_combout  & (\RegFile_inst|regs[7][22]~q )) # (!\RegFile_inst|Mux41~0_combout  & ((\RegFile_inst|regs[5][22]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux41~0_combout ))))

	.dataa(\RegFile_inst|regs[7][22]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[5][22]~q ),
	.datad(\RegFile_inst|Mux41~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux41~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \RegFile_inst|Mux41~4 (
// Equation(s):
// \RegFile_inst|Mux41~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux41~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux41~3_combout ))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux41~3_combout ),
	.datad(\RegFile_inst|Mux41~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux41~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \ALU_inst|Add1~46 (
// Equation(s):
// \ALU_inst|Add1~46_combout  = (\RegFile_inst|Mux40~4_combout  & ((\VROM_inst10|WideOr1~4_combout  & ((\ALU_inst|Add1~45 ) # (GND))) # (!\VROM_inst10|WideOr1~4_combout  & (!\ALU_inst|Add1~45 )))) # (!\RegFile_inst|Mux40~4_combout  & (((!\ALU_inst|Add1~45 
// ))))
// \ALU_inst|Add1~47  = CARRY(((\RegFile_inst|Mux40~4_combout  & \VROM_inst10|WideOr1~4_combout )) # (!\ALU_inst|Add1~45 ))

	.dataa(\RegFile_inst|Mux40~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~45 ),
	.combout(\ALU_inst|Add1~46_combout ),
	.cout(\ALU_inst|Add1~47 ));
// synopsys translate_off
defparam \ALU_inst|Add1~46 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \ALU_inst|Add1~72 (
// Equation(s):
// \ALU_inst|Add1~72_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~46_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux40~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux40~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~46_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~72 .lut_mask = 16'hF808;
defparam \ALU_inst|Add1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N13
dffeas \RegFile_inst|regs[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \RegFile_inst|regs[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \RegFile_inst|Mux8~0 (
// Equation(s):
// \RegFile_inst|Mux8~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][23]~q )))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][23]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux8~0 .lut_mask = 16'hFA00;
defparam \RegFile_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \RegFile_inst|Mux8~1 (
// Equation(s):
// \RegFile_inst|Mux8~1_combout  = (\RegFile_inst|Mux8~0_combout  & ((\RegFile_inst|regs[3][23]~q ) # ((!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux8~0_combout  & (((\RegFile_inst|regs[2][23]~q  & \VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|regs[3][23]~q ),
	.datab(\RegFile_inst|regs[2][23]~q ),
	.datac(\RegFile_inst|Mux8~0_combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux8~1 .lut_mask = 16'hACF0;
defparam \RegFile_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \RegFile_inst|regs[7][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \RegFile_inst|regs[5][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \RegFile_inst|regs[4][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \RegFile_inst|regs[6][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \RegFile_inst|Mux8~2 (
// Equation(s):
// \RegFile_inst|Mux8~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][23]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][23]~q ))))

	.dataa(\RegFile_inst|regs[4][23]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][23]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux8~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \RegFile_inst|Mux8~3 (
// Equation(s):
// \RegFile_inst|Mux8~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux8~2_combout  & (\RegFile_inst|regs[7][23]~q )) # (!\RegFile_inst|Mux8~2_combout  & ((\RegFile_inst|regs[5][23]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux8~2_combout ))))

	.dataa(\RegFile_inst|regs[7][23]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[5][23]~q ),
	.datad(\RegFile_inst|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux8~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \RegFile_inst|Mux8~4 (
// Equation(s):
// \RegFile_inst|Mux8~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux8~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux8~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux8~1_combout ),
	.datad(\RegFile_inst|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux8~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \ALU_inst|Mux8~2 (
// Equation(s):
// \ALU_inst|Mux8~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\ALU_inst|Add1~72_combout ) # (\RegFile_inst|Mux8~4_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Add1~72_combout  & 
// \RegFile_inst|Mux8~4_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Add1~72_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\RegFile_inst|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \ALU_inst|Add2~46 (
// Equation(s):
// \ALU_inst|Add2~46_combout  = (\ALU_inst|Add1~72_combout  & ((\RegFile_inst|Mux8~4_combout  & (\ALU_inst|Add2~45  & VCC)) # (!\RegFile_inst|Mux8~4_combout  & (!\ALU_inst|Add2~45 )))) # (!\ALU_inst|Add1~72_combout  & ((\RegFile_inst|Mux8~4_combout  & 
// (!\ALU_inst|Add2~45 )) # (!\RegFile_inst|Mux8~4_combout  & ((\ALU_inst|Add2~45 ) # (GND)))))
// \ALU_inst|Add2~47  = CARRY((\ALU_inst|Add1~72_combout  & (!\RegFile_inst|Mux8~4_combout  & !\ALU_inst|Add2~45 )) # (!\ALU_inst|Add1~72_combout  & ((!\ALU_inst|Add2~45 ) # (!\RegFile_inst|Mux8~4_combout ))))

	.dataa(\ALU_inst|Add1~72_combout ),
	.datab(\RegFile_inst|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~45 ),
	.combout(\ALU_inst|Add2~46_combout ),
	.cout(\ALU_inst|Add2~47 ));
// synopsys translate_off
defparam \ALU_inst|Add2~46 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \ALU_inst|Mux8~3 (
// Equation(s):
// \ALU_inst|Mux8~3_combout  = (\ALU_inst|Mux8~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~46_combout )))

	.dataa(\ALU_inst|Mux8~2_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\ALU_inst|Add2~46_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~3 .lut_mask = 16'hAEAA;
defparam \ALU_inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N19
dffeas \VRAM_inst11|regs~503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~503 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \VRAM_inst11|regs~471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~471 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \VRAM_inst11|regs~439feeder (
// Equation(s):
// \VRAM_inst11|regs~439feeder_combout  = \RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux40~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~439feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \VRAM_inst11|regs~439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~439 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \VRAM_inst11|regs~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~407 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~631 (
// Equation(s):
// \VRAM_inst11|regs~631_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~439_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~407_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~439_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~407_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~631_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~631 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~632 (
// Equation(s):
// \VRAM_inst11|regs~632_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~631_combout  & (\VRAM_inst11|regs~503_q )) # (!\VRAM_inst11|regs~631_combout  & ((\VRAM_inst11|regs~471_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~631_combout ))))

	.dataa(\VRAM_inst11|regs~503_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~471_q ),
	.datad(\VRAM_inst11|regs~631_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~632_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~632 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~247feeder (
// Equation(s):
// \VRAM_inst11|regs~247feeder_combout  = \RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~247feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \VRAM_inst11|regs~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~247 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \VRAM_inst11|regs~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~215 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \VRAM_inst11|regs~183feeder (
// Equation(s):
// \VRAM_inst11|regs~183feeder_combout  = \RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~183feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \VRAM_inst11|regs~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~183 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \VRAM_inst11|regs~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~151 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~624 (
// Equation(s):
// \VRAM_inst11|regs~624_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~183_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~151_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~183_q ),
	.datac(\VRAM_inst11|regs~151_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~624_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~624 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~625 (
// Equation(s):
// \VRAM_inst11|regs~625_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~624_combout  & (\VRAM_inst11|regs~247_q )) # (!\VRAM_inst11|regs~624_combout  & ((\VRAM_inst11|regs~215_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~624_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~247_q ),
	.datac(\VRAM_inst11|regs~215_q ),
	.datad(\VRAM_inst11|regs~624_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~625_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~625 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~311feeder (
// Equation(s):
// \VRAM_inst11|regs~311feeder_combout  = \RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~311feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \VRAM_inst11|regs~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~311 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \VRAM_inst11|regs~375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~375 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~343feeder (
// Equation(s):
// \VRAM_inst11|regs~343feeder_combout  = \RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~343feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N7
dffeas \VRAM_inst11|regs~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~343 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \VRAM_inst11|regs~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~279 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~626 (
// Equation(s):
// \VRAM_inst11|regs~626_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~343_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~279_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~343_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~279_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~626_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~626 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb \VRAM_inst11|regs~627 (
// Equation(s):
// \VRAM_inst11|regs~627_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~626_combout  & ((\VRAM_inst11|regs~375_q ))) # (!\VRAM_inst11|regs~626_combout  & (\VRAM_inst11|regs~311_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~626_combout ))))

	.dataa(\VRAM_inst11|regs~311_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~375_q ),
	.datad(\VRAM_inst11|regs~626_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~627_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~627 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~55feeder (
// Equation(s):
// \VRAM_inst11|regs~55feeder_combout  = \RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~55feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \VRAM_inst11|regs~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~55 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \VRAM_inst11|regs~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~119 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \VRAM_inst11|regs~902 (
// Equation(s):
// \VRAM_inst11|regs~902_combout  = !\RegFile_inst|Mux40~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux40~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~902_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~902 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \VRAM_inst11|regs~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~902_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~87 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \VRAM_inst11|regs~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~23 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneive_lcell_comb \VRAM_inst11|regs~628 (
// Equation(s):
// \VRAM_inst11|regs~628_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )) # (!\VRAM_inst11|regs~87_q ))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~23_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~87_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~23_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~628_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~628 .lut_mask = 16'hCC74;
defparam \VRAM_inst11|regs~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneive_lcell_comb \VRAM_inst11|regs~629 (
// Equation(s):
// \VRAM_inst11|regs~629_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~628_combout  & ((\VRAM_inst11|regs~119_q ))) # (!\VRAM_inst11|regs~628_combout  & (\VRAM_inst11|regs~55_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~628_combout ))))

	.dataa(\VRAM_inst11|regs~55_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~119_q ),
	.datad(\VRAM_inst11|regs~628_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~629_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~629 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~630 (
// Equation(s):
// \VRAM_inst11|regs~630_combout  = (\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout ) # ((\VRAM_inst11|regs~627_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~629_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~627_combout ),
	.datad(\VRAM_inst11|regs~629_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~630_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~630 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \VRAM_inst11|regs~633 (
// Equation(s):
// \VRAM_inst11|regs~633_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~630_combout  & (\VRAM_inst11|regs~632_combout )) # (!\VRAM_inst11|regs~630_combout  & ((\VRAM_inst11|regs~625_combout ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~630_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~632_combout ),
	.datac(\VRAM_inst11|regs~625_combout ),
	.datad(\VRAM_inst11|regs~630_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~633_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~633 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \MUX_inst8|RES[23]~8 (
// Equation(s):
// \MUX_inst8|RES[23]~8_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~633_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux8~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux8~3_combout ),
	.datad(\VRAM_inst11|regs~633_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[23]~8 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \RegFile_inst|regs[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][23] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \RegFile_inst|Mux40~2 (
// Equation(s):
// \RegFile_inst|Mux40~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][23]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][23]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux40~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneive_lcell_comb \RegFile_inst|Mux40~3 (
// Equation(s):
// \RegFile_inst|Mux40~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux40~2_combout  & (\RegFile_inst|regs[3][23]~q )) # (!\RegFile_inst|Mux40~2_combout  & ((\RegFile_inst|regs[2][23]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux40~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][23]~q ),
	.datac(\RegFile_inst|regs[2][23]~q ),
	.datad(\RegFile_inst|Mux40~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux40~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \RegFile_inst|Mux40~0 (
// Equation(s):
// \RegFile_inst|Mux40~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][23]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][23]~q )))))

	.dataa(\RegFile_inst|regs[6][23]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][23]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux40~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \RegFile_inst|Mux40~1 (
// Equation(s):
// \RegFile_inst|Mux40~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux40~0_combout  & ((\RegFile_inst|regs[7][23]~q ))) # (!\RegFile_inst|Mux40~0_combout  & (\RegFile_inst|regs[5][23]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux40~0_combout ))))

	.dataa(\RegFile_inst|regs[5][23]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[7][23]~q ),
	.datad(\RegFile_inst|Mux40~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux40~1 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneive_lcell_comb \RegFile_inst|Mux40~4 (
// Equation(s):
// \RegFile_inst|Mux40~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux40~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux40~3_combout ))

	.dataa(\RegFile_inst|Mux40~3_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux40~1_combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux40~4 .lut_mask = 16'hF0AA;
defparam \RegFile_inst|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \ALU_inst|Add1~48 (
// Equation(s):
// \ALU_inst|Add1~48_combout  = (\ALU_inst|Add1~47  & (((!\RegFile_inst|Mux39~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~47  & ((((!\RegFile_inst|Mux39~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~49  = CARRY((!\ALU_inst|Add1~47  & ((!\RegFile_inst|Mux39~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~47 ),
	.combout(\ALU_inst|Add1~48_combout ),
	.cout(\ALU_inst|Add1~49 ));
// synopsys translate_off
defparam \ALU_inst|Add1~48 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cycloneive_lcell_comb \ALU_inst|Add1~71 (
// Equation(s):
// \ALU_inst|Add1~71_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~48_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux39~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~48_combout ),
	.datad(\RegFile_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~71 .lut_mask = 16'hE2C0;
defparam \ALU_inst|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N9
dffeas \RegFile_inst|regs[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \RegFile_inst|regs[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneive_lcell_comb \RegFile_inst|Mux7~0 (
// Equation(s):
// \RegFile_inst|Mux7~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout ) # (\RegFile_inst|regs[1][24]~q )))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|regs[1][24]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux7~0 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cycloneive_lcell_comb \RegFile_inst|Mux7~1 (
// Equation(s):
// \RegFile_inst|Mux7~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux7~0_combout  & ((\RegFile_inst|regs[3][24]~q ))) # (!\RegFile_inst|Mux7~0_combout  & (\RegFile_inst|regs[2][24]~q )))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux7~0_combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[2][24]~q ),
	.datac(\RegFile_inst|regs[3][24]~q ),
	.datad(\RegFile_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux7~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \RegFile_inst|regs[5][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \RegFile_inst|regs[7][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \RegFile_inst|regs[4][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \RegFile_inst|regs[6][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \RegFile_inst|Mux7~2 (
// Equation(s):
// \RegFile_inst|Mux7~2_combout  = (\VROM_inst10|WideOr3~combout  & (((\RegFile_inst|regs[6][24]~q ) # (\VROM_inst10|WideOr4~combout )))) # (!\VROM_inst10|WideOr3~combout  & (\RegFile_inst|regs[4][24]~q  & ((!\VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|regs[4][24]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[6][24]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux7~2 .lut_mask = 16'hCCE2;
defparam \RegFile_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \RegFile_inst|Mux7~3 (
// Equation(s):
// \RegFile_inst|Mux7~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux7~2_combout  & ((\RegFile_inst|regs[7][24]~q ))) # (!\RegFile_inst|Mux7~2_combout  & (\RegFile_inst|regs[5][24]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux7~2_combout ))))

	.dataa(\RegFile_inst|regs[5][24]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][24]~q ),
	.datad(\RegFile_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux7~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \RegFile_inst|Mux7~4 (
// Equation(s):
// \RegFile_inst|Mux7~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux7~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\RegFile_inst|Mux7~1_combout ),
	.datac(\RegFile_inst|Mux7~3_combout ),
	.datad(\VROM_inst10|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux7~4 .lut_mask = 16'hF0CC;
defparam \RegFile_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \ALU_inst|Mux7~2 (
// Equation(s):
// \ALU_inst|Mux7~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\ALU_inst|Add1~71_combout ) # (\RegFile_inst|Mux7~4_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Add1~71_combout  & 
// \RegFile_inst|Mux7~4_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add1~71_combout ),
	.datad(\RegFile_inst|Mux7~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \ALU_inst|Add2~48 (
// Equation(s):
// \ALU_inst|Add2~48_combout  = ((\ALU_inst|Add1~71_combout  $ (\RegFile_inst|Mux7~4_combout  $ (!\ALU_inst|Add2~47 )))) # (GND)
// \ALU_inst|Add2~49  = CARRY((\ALU_inst|Add1~71_combout  & ((\RegFile_inst|Mux7~4_combout ) # (!\ALU_inst|Add2~47 ))) # (!\ALU_inst|Add1~71_combout  & (\RegFile_inst|Mux7~4_combout  & !\ALU_inst|Add2~47 )))

	.dataa(\ALU_inst|Add1~71_combout ),
	.datab(\RegFile_inst|Mux7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~47 ),
	.combout(\ALU_inst|Add2~48_combout ),
	.cout(\ALU_inst|Add2~49 ));
// synopsys translate_off
defparam \ALU_inst|Add2~48 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \ALU_inst|Mux7~3 (
// Equation(s):
// \ALU_inst|Mux7~3_combout  = (\ALU_inst|Mux7~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~48_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux7~2_combout ),
	.datad(\ALU_inst|Add2~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \MUX_inst8|RES[24]~7 (
// Equation(s):
// \MUX_inst8|RES[24]~7_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & (\VRAM_inst11|regs~623_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux7~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VRAM_inst11|regs~623_combout ),
	.datad(\ALU_inst|Mux7~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[24]~7 .lut_mask = 16'h7340;
defparam \MUX_inst8|RES[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \RegFile_inst|regs[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[24]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][24] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \RegFile_inst|Mux39~2 (
// Equation(s):
// \RegFile_inst|Mux39~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][24]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][24]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux39~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneive_lcell_comb \RegFile_inst|Mux39~3 (
// Equation(s):
// \RegFile_inst|Mux39~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux39~2_combout  & (\RegFile_inst|regs[3][24]~q )) # (!\RegFile_inst|Mux39~2_combout  & ((\RegFile_inst|regs[2][24]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux39~2_combout ))))

	.dataa(\RegFile_inst|regs[3][24]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][24]~q ),
	.datad(\RegFile_inst|Mux39~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux39~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \RegFile_inst|Mux39~0 (
// Equation(s):
// \RegFile_inst|Mux39~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][24]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][24]~q )))))

	.dataa(\RegFile_inst|regs[6][24]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][24]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux39~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \RegFile_inst|Mux39~1 (
// Equation(s):
// \RegFile_inst|Mux39~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux39~0_combout  & (\RegFile_inst|regs[7][24]~q )) # (!\RegFile_inst|Mux39~0_combout  & ((\RegFile_inst|regs[5][24]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux39~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][24]~q ),
	.datac(\RegFile_inst|regs[5][24]~q ),
	.datad(\RegFile_inst|Mux39~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux39~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cycloneive_lcell_comb \RegFile_inst|Mux39~4 (
// Equation(s):
// \RegFile_inst|Mux39~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux39~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux39~3_combout ))

	.dataa(\RegFile_inst|Mux39~3_combout ),
	.datab(\RegFile_inst|Mux39~1_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux39~4 .lut_mask = 16'hCACA;
defparam \RegFile_inst|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \ALU_inst|Add1~50 (
// Equation(s):
// \ALU_inst|Add1~50_combout  = (\RegFile_inst|Mux38~4_combout  & ((\VROM_inst10|WideOr1~4_combout  & ((\ALU_inst|Add1~49 ) # (GND))) # (!\VROM_inst10|WideOr1~4_combout  & (!\ALU_inst|Add1~49 )))) # (!\RegFile_inst|Mux38~4_combout  & (((!\ALU_inst|Add1~49 
// ))))
// \ALU_inst|Add1~51  = CARRY(((\RegFile_inst|Mux38~4_combout  & \VROM_inst10|WideOr1~4_combout )) # (!\ALU_inst|Add1~49 ))

	.dataa(\RegFile_inst|Mux38~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~49 ),
	.combout(\ALU_inst|Add1~50_combout ),
	.cout(\ALU_inst|Add1~51 ));
// synopsys translate_off
defparam \ALU_inst|Add1~50 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \ALU_inst|Add1~70 (
// Equation(s):
// \ALU_inst|Add1~70_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~50_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux38~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux38~4_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~70 .lut_mask = 16'hF808;
defparam \ALU_inst|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \ALU_inst|Mux6~2 (
// Equation(s):
// \ALU_inst|Mux6~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux6~4_combout ) # (\ALU_inst|Add1~70_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\RegFile_inst|Mux6~4_combout  
// & \ALU_inst|Add1~70_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux6~4_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~70_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \ALU_inst|Add2~50 (
// Equation(s):
// \ALU_inst|Add2~50_combout  = (\ALU_inst|Add1~70_combout  & ((\RegFile_inst|Mux6~4_combout  & (\ALU_inst|Add2~49  & VCC)) # (!\RegFile_inst|Mux6~4_combout  & (!\ALU_inst|Add2~49 )))) # (!\ALU_inst|Add1~70_combout  & ((\RegFile_inst|Mux6~4_combout  & 
// (!\ALU_inst|Add2~49 )) # (!\RegFile_inst|Mux6~4_combout  & ((\ALU_inst|Add2~49 ) # (GND)))))
// \ALU_inst|Add2~51  = CARRY((\ALU_inst|Add1~70_combout  & (!\RegFile_inst|Mux6~4_combout  & !\ALU_inst|Add2~49 )) # (!\ALU_inst|Add1~70_combout  & ((!\ALU_inst|Add2~49 ) # (!\RegFile_inst|Mux6~4_combout ))))

	.dataa(\ALU_inst|Add1~70_combout ),
	.datab(\RegFile_inst|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~49 ),
	.combout(\ALU_inst|Add2~50_combout ),
	.cout(\ALU_inst|Add2~51 ));
// synopsys translate_off
defparam \ALU_inst|Add2~50 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \ALU_inst|Mux6~3 (
// Equation(s):
// \ALU_inst|Mux6~3_combout  = (\ALU_inst|Mux6~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~50_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux6~2_combout ),
	.datad(\ALU_inst|Add2~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \VRAM_inst11|regs~505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux38~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~505 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \VRAM_inst11|regs~441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~441 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \VRAM_inst11|regs~473feeder (
// Equation(s):
// \VRAM_inst11|regs~473feeder_combout  = \RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~473feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~473feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~473feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \VRAM_inst11|regs~473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~473 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \VRAM_inst11|regs~409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~409 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \VRAM_inst11|regs~611 (
// Equation(s):
// \VRAM_inst11|regs~611_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~473_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~409_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~473_q ),
	.datac(\VRAM_inst11|regs~409_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~611_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~611 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \VRAM_inst11|regs~612 (
// Equation(s):
// \VRAM_inst11|regs~612_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~611_combout  & (\VRAM_inst11|regs~505_q )) # (!\VRAM_inst11|regs~611_combout  & ((\VRAM_inst11|regs~441_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~611_combout ))))

	.dataa(\VRAM_inst11|regs~505_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~441_q ),
	.datad(\VRAM_inst11|regs~611_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~612_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~612 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~377feeder (
// Equation(s):
// \VRAM_inst11|regs~377feeder_combout  = \RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~377feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \VRAM_inst11|regs~377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~377 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \VRAM_inst11|regs~345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~345 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~313feeder (
// Equation(s):
// \VRAM_inst11|regs~313feeder_combout  = \RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~313feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \VRAM_inst11|regs~313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~313 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \VRAM_inst11|regs~281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~281 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~604 (
// Equation(s):
// \VRAM_inst11|regs~604_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~313_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~281_q )))))

	.dataa(\VRAM_inst11|regs~313_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~281_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~604_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~604 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~605 (
// Equation(s):
// \VRAM_inst11|regs~605_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~604_combout  & (\VRAM_inst11|regs~377_q )) # (!\VRAM_inst11|regs~604_combout  & ((\VRAM_inst11|regs~345_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~604_combout ))))

	.dataa(\VRAM_inst11|regs~377_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~345_q ),
	.datad(\VRAM_inst11|regs~604_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~605_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~605 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~185feeder (
// Equation(s):
// \VRAM_inst11|regs~185feeder_combout  = \RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux38~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~185feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \VRAM_inst11|regs~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~185 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \VRAM_inst11|regs~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~249 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~217feeder (
// Equation(s):
// \VRAM_inst11|regs~217feeder_combout  = \RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux38~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~217feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \VRAM_inst11|regs~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~217 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \VRAM_inst11|regs~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~153 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \VRAM_inst11|regs~606 (
// Equation(s):
// \VRAM_inst11|regs~606_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~217_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~153_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~217_q ),
	.datac(\VRAM_inst11|regs~153_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~606_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~606 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~607 (
// Equation(s):
// \VRAM_inst11|regs~607_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~606_combout  & ((\VRAM_inst11|regs~249_q ))) # (!\VRAM_inst11|regs~606_combout  & (\VRAM_inst11|regs~185_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~606_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~185_q ),
	.datac(\VRAM_inst11|regs~249_q ),
	.datad(\VRAM_inst11|regs~606_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~607_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~607 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~900 (
// Equation(s):
// \VRAM_inst11|regs~900_combout  = !\RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux38~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~900_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~900 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \VRAM_inst11|regs~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~900_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~89 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \VRAM_inst11|regs~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~121 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~57feeder (
// Equation(s):
// \VRAM_inst11|regs~57feeder_combout  = \RegFile_inst|Mux38~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~57feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \VRAM_inst11|regs~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~57 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \VRAM_inst11|regs~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux38~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~25 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \VRAM_inst11|regs~608 (
// Equation(s):
// \VRAM_inst11|regs~608_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~57_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~25_q )))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~57_q ),
	.datac(\VRAM_inst11|regs~25_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~608_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~608 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~609 (
// Equation(s):
// \VRAM_inst11|regs~609_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~608_combout  & ((\VRAM_inst11|regs~121_q ))) # (!\VRAM_inst11|regs~608_combout  & (!\VRAM_inst11|regs~89_q )))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~608_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~89_q ),
	.datac(\VRAM_inst11|regs~121_q ),
	.datad(\VRAM_inst11|regs~608_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~609_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~609 .lut_mask = 16'hF522;
defparam \VRAM_inst11|regs~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~610 (
// Equation(s):
// \VRAM_inst11|regs~610_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~607_combout )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~609_combout 
// )))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~607_combout ),
	.datad(\VRAM_inst11|regs~609_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~610_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~610 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~613 (
// Equation(s):
// \VRAM_inst11|regs~613_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~610_combout  & (\VRAM_inst11|regs~612_combout )) # (!\VRAM_inst11|regs~610_combout  & ((\VRAM_inst11|regs~605_combout ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~610_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~612_combout ),
	.datac(\VRAM_inst11|regs~605_combout ),
	.datad(\VRAM_inst11|regs~610_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~613_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~613 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \MUX_inst8|RES[25]~6 (
// Equation(s):
// \MUX_inst8|RES[25]~6_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~613_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux6~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux6~3_combout ),
	.datad(\VRAM_inst11|regs~613_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[25]~6 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \RegFile_inst|regs[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[25]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][25] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \RegFile_inst|Mux38~2 (
// Equation(s):
// \RegFile_inst|Mux38~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][25]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][25]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux38~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \RegFile_inst|Mux38~3 (
// Equation(s):
// \RegFile_inst|Mux38~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux38~2_combout  & (\RegFile_inst|regs[3][25]~q )) # (!\RegFile_inst|Mux38~2_combout  & ((\RegFile_inst|regs[2][25]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux38~2_combout ))))

	.dataa(\RegFile_inst|regs[3][25]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][25]~q ),
	.datad(\RegFile_inst|Mux38~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux38~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \RegFile_inst|Mux38~0 (
// Equation(s):
// \RegFile_inst|Mux38~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][25]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][25]~q )))))

	.dataa(\RegFile_inst|regs[6][25]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][25]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux38~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \RegFile_inst|Mux38~1 (
// Equation(s):
// \RegFile_inst|Mux38~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux38~0_combout  & ((\RegFile_inst|regs[7][25]~q ))) # (!\RegFile_inst|Mux38~0_combout  & (\RegFile_inst|regs[5][25]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux38~0_combout ))))

	.dataa(\RegFile_inst|regs[5][25]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[7][25]~q ),
	.datad(\RegFile_inst|Mux38~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux38~1 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \RegFile_inst|Mux38~4 (
// Equation(s):
// \RegFile_inst|Mux38~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux38~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux38~3_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux38~3_combout ),
	.datad(\RegFile_inst|Mux38~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux38~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \ALU_inst|Add1~52 (
// Equation(s):
// \ALU_inst|Add1~52_combout  = (\ALU_inst|Add1~51  & (((!\RegFile_inst|Mux37~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~51  & ((((!\RegFile_inst|Mux37~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~53  = CARRY((!\ALU_inst|Add1~51  & ((!\RegFile_inst|Mux37~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux37~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~51 ),
	.combout(\ALU_inst|Add1~52_combout ),
	.cout(\ALU_inst|Add1~53 ));
// synopsys translate_off
defparam \ALU_inst|Add1~52 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add1~69 (
// Equation(s):
// \ALU_inst|Add1~69_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~52_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux37~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux37~4_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~52_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~69 .lut_mask = 16'hF808;
defparam \ALU_inst|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \ALU_inst|Mux5~2 (
// Equation(s):
// \ALU_inst|Mux5~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux5~4_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\ALU_inst|Add1~69_combout ))) # (!\RegFile_inst|Mux5~4_combout  & (\Controller_inst2|Selector3~0_combout  
// & \ALU_inst|Add1~69_combout ))))

	.dataa(\RegFile_inst|Mux5~4_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\ALU_inst|Add1~69_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \ALU_inst|Add2~52 (
// Equation(s):
// \ALU_inst|Add2~52_combout  = ((\ALU_inst|Add1~69_combout  $ (\RegFile_inst|Mux5~4_combout  $ (!\ALU_inst|Add2~51 )))) # (GND)
// \ALU_inst|Add2~53  = CARRY((\ALU_inst|Add1~69_combout  & ((\RegFile_inst|Mux5~4_combout ) # (!\ALU_inst|Add2~51 ))) # (!\ALU_inst|Add1~69_combout  & (\RegFile_inst|Mux5~4_combout  & !\ALU_inst|Add2~51 )))

	.dataa(\ALU_inst|Add1~69_combout ),
	.datab(\RegFile_inst|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~51 ),
	.combout(\ALU_inst|Add2~52_combout ),
	.cout(\ALU_inst|Add2~53 ));
// synopsys translate_off
defparam \ALU_inst|Add2~52 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \ALU_inst|Mux5~3 (
// Equation(s):
// \ALU_inst|Mux5~3_combout  = (\ALU_inst|Mux5~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~52_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\ALU_inst|Mux5~2_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~52_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~3 .lut_mask = 16'hDCCC;
defparam \ALU_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneive_lcell_comb \MUX_inst8|RES[26]~5 (
// Equation(s):
// \MUX_inst8|RES[26]~5_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & (\VRAM_inst11|regs~603_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux5~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\VRAM_inst11|regs~603_combout ),
	.datad(\ALU_inst|Mux5~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[26]~5 .lut_mask = 16'h7520;
defparam \MUX_inst8|RES[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \RegFile_inst|regs[7][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][26] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \RegFile_inst|Mux37~0 (
// Equation(s):
// \RegFile_inst|Mux37~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][26]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][26]~q )))))

	.dataa(\RegFile_inst|regs[6][26]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][26]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux37~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \RegFile_inst|Mux37~1 (
// Equation(s):
// \RegFile_inst|Mux37~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux37~0_combout  & (\RegFile_inst|regs[7][26]~q )) # (!\RegFile_inst|Mux37~0_combout  & ((\RegFile_inst|regs[5][26]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux37~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][26]~q ),
	.datac(\RegFile_inst|regs[5][26]~q ),
	.datad(\RegFile_inst|Mux37~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux37~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \RegFile_inst|Mux37~2 (
// Equation(s):
// \RegFile_inst|Mux37~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][26]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][26]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux37~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \RegFile_inst|Mux37~3 (
// Equation(s):
// \RegFile_inst|Mux37~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux37~2_combout  & (\RegFile_inst|regs[3][26]~q )) # (!\RegFile_inst|Mux37~2_combout  & ((\RegFile_inst|regs[2][26]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux37~2_combout ))))

	.dataa(\RegFile_inst|regs[3][26]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][26]~q ),
	.datad(\RegFile_inst|Mux37~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux37~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \RegFile_inst|Mux37~4 (
// Equation(s):
// \RegFile_inst|Mux37~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux37~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux37~3_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux37~1_combout ),
	.datad(\RegFile_inst|Mux37~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux37~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \ALU_inst|Add1~54 (
// Equation(s):
// \ALU_inst|Add1~54_combout  = (\RegFile_inst|Mux36~4_combout  & ((\VROM_inst10|WideOr1~4_combout  & ((\ALU_inst|Add1~53 ) # (GND))) # (!\VROM_inst10|WideOr1~4_combout  & (!\ALU_inst|Add1~53 )))) # (!\RegFile_inst|Mux36~4_combout  & (((!\ALU_inst|Add1~53 
// ))))
// \ALU_inst|Add1~55  = CARRY(((\RegFile_inst|Mux36~4_combout  & \VROM_inst10|WideOr1~4_combout )) # (!\ALU_inst|Add1~53 ))

	.dataa(\RegFile_inst|Mux36~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~53 ),
	.combout(\ALU_inst|Add1~54_combout ),
	.cout(\ALU_inst|Add1~55 ));
// synopsys translate_off
defparam \ALU_inst|Add1~54 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \ALU_inst|Add1~68 (
// Equation(s):
// \ALU_inst|Add1~68_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~54_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux36~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux36~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\Controller_inst2|Selector4~1_combout ),
	.datad(\ALU_inst|Add1~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~68 .lut_mask = 16'hF808;
defparam \ALU_inst|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \ALU_inst|Mux4~2 (
// Equation(s):
// \ALU_inst|Mux4~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux4~4_combout ) # (\ALU_inst|Add1~68_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\RegFile_inst|Mux4~4_combout  
// & \ALU_inst|Add1~68_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux4~4_combout ),
	.datad(\ALU_inst|Add1~68_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \ALU_inst|Add2~54 (
// Equation(s):
// \ALU_inst|Add2~54_combout  = (\RegFile_inst|Mux4~4_combout  & ((\ALU_inst|Add1~68_combout  & (\ALU_inst|Add2~53  & VCC)) # (!\ALU_inst|Add1~68_combout  & (!\ALU_inst|Add2~53 )))) # (!\RegFile_inst|Mux4~4_combout  & ((\ALU_inst|Add1~68_combout  & 
// (!\ALU_inst|Add2~53 )) # (!\ALU_inst|Add1~68_combout  & ((\ALU_inst|Add2~53 ) # (GND)))))
// \ALU_inst|Add2~55  = CARRY((\RegFile_inst|Mux4~4_combout  & (!\ALU_inst|Add1~68_combout  & !\ALU_inst|Add2~53 )) # (!\RegFile_inst|Mux4~4_combout  & ((!\ALU_inst|Add2~53 ) # (!\ALU_inst|Add1~68_combout ))))

	.dataa(\RegFile_inst|Mux4~4_combout ),
	.datab(\ALU_inst|Add1~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~53 ),
	.combout(\ALU_inst|Add2~54_combout ),
	.cout(\ALU_inst|Add2~55 ));
// synopsys translate_off
defparam \ALU_inst|Add2~54 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \ALU_inst|Mux4~3 (
// Equation(s):
// \ALU_inst|Mux4~3_combout  = (\ALU_inst|Mux4~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~54_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Mux4~2_combout ),
	.datad(\ALU_inst|Add2~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~3 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \VRAM_inst11|regs~507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux36~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~507 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \VRAM_inst11|regs~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~251 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \VRAM_inst11|regs~379feeder (
// Equation(s):
// \VRAM_inst11|regs~379feeder_combout  = \RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux36~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~379feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \VRAM_inst11|regs~379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~379 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \VRAM_inst11|regs~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~123 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~591 (
// Equation(s):
// \VRAM_inst11|regs~591_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~379_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~123_q )))))

	.dataa(\VRAM_inst11|regs~379_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~123_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~591_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~591 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \VRAM_inst11|regs~592 (
// Equation(s):
// \VRAM_inst11|regs~592_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~591_combout  & (\VRAM_inst11|regs~507_q )) # (!\VRAM_inst11|regs~591_combout  & ((\VRAM_inst11|regs~251_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~591_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~507_q ),
	.datac(\VRAM_inst11|regs~251_q ),
	.datad(\VRAM_inst11|regs~591_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~592_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~592 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~475feeder (
// Equation(s):
// \VRAM_inst11|regs~475feeder_combout  = \RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux36~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~475feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~475feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~475feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \VRAM_inst11|regs~475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~475 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \VRAM_inst11|regs~347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~347 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~898 (
// Equation(s):
// \VRAM_inst11|regs~898_combout  = !\RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux36~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~898_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~898 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \VRAM_inst11|regs~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~898_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~91 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \VRAM_inst11|regs~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~219 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \VRAM_inst11|regs~584 (
// Equation(s):
// \VRAM_inst11|regs~584_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~219_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~91_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~91_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~219_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~584_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~584 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~585 (
// Equation(s):
// \VRAM_inst11|regs~585_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~584_combout  & (\VRAM_inst11|regs~475_q )) # (!\VRAM_inst11|regs~584_combout  & ((\VRAM_inst11|regs~347_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~584_combout ))))

	.dataa(\VRAM_inst11|regs~475_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~347_q ),
	.datad(\VRAM_inst11|regs~584_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~585_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~585 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~283feeder (
// Equation(s):
// \VRAM_inst11|regs~283feeder_combout  = \RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux36~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~283feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~283feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~283feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \VRAM_inst11|regs~283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~283 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \VRAM_inst11|regs~411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~411 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \VRAM_inst11|regs~155feeder (
// Equation(s):
// \VRAM_inst11|regs~155feeder_combout  = \RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux36~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~155feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \VRAM_inst11|regs~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~155 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \VRAM_inst11|regs~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~27 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneive_lcell_comb \VRAM_inst11|regs~588 (
// Equation(s):
// \VRAM_inst11|regs~588_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~155_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~27_q )))))

	.dataa(\VRAM_inst11|regs~155_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~27_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~588_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~588 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \VRAM_inst11|regs~589 (
// Equation(s):
// \VRAM_inst11|regs~589_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~588_combout  & ((\VRAM_inst11|regs~411_q ))) # (!\VRAM_inst11|regs~588_combout  & (\VRAM_inst11|regs~283_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~588_combout ))))

	.dataa(\VRAM_inst11|regs~283_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~411_q ),
	.datad(\VRAM_inst11|regs~588_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~589_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~589 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~187feeder (
// Equation(s):
// \VRAM_inst11|regs~187feeder_combout  = \RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux36~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~187feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N21
dffeas \VRAM_inst11|regs~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~187 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \VRAM_inst11|regs~443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~443 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~315feeder (
// Equation(s):
// \VRAM_inst11|regs~315feeder_combout  = \RegFile_inst|Mux36~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux36~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~315feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \VRAM_inst11|regs~315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~315 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N27
dffeas \VRAM_inst11|regs~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux36~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~59 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~586 (
// Equation(s):
// \VRAM_inst11|regs~586_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~315_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~59_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~315_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~59_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~586_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~586 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~587 (
// Equation(s):
// \VRAM_inst11|regs~587_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~586_combout  & ((\VRAM_inst11|regs~443_q ))) # (!\VRAM_inst11|regs~586_combout  & (\VRAM_inst11|regs~187_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~586_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~187_q ),
	.datac(\VRAM_inst11|regs~443_q ),
	.datad(\VRAM_inst11|regs~586_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~587_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~587 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \VRAM_inst11|regs~590 (
// Equation(s):
// \VRAM_inst11|regs~590_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~587_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~589_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~589_combout ),
	.datad(\VRAM_inst11|regs~587_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~590_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~590 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \VRAM_inst11|regs~593 (
// Equation(s):
// \VRAM_inst11|regs~593_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~590_combout  & (\VRAM_inst11|regs~592_combout )) # (!\VRAM_inst11|regs~590_combout  & ((\VRAM_inst11|regs~585_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~590_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~592_combout ),
	.datac(\VRAM_inst11|regs~585_combout ),
	.datad(\VRAM_inst11|regs~590_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~593_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~593 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \MUX_inst8|RES[27]~4 (
// Equation(s):
// \MUX_inst8|RES[27]~4_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~593_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux4~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux4~3_combout ),
	.datad(\VRAM_inst11|regs~593_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[27]~4 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \RegFile_inst|regs[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[27]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][27] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \RegFile_inst|Mux36~2 (
// Equation(s):
// \RegFile_inst|Mux36~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][27]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][27]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux36~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \RegFile_inst|Mux36~3 (
// Equation(s):
// \RegFile_inst|Mux36~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux36~2_combout  & (\RegFile_inst|regs[3][27]~q )) # (!\RegFile_inst|Mux36~2_combout  & ((\RegFile_inst|regs[2][27]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux36~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][27]~q ),
	.datac(\RegFile_inst|regs[2][27]~q ),
	.datad(\RegFile_inst|Mux36~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux36~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \RegFile_inst|Mux36~0 (
// Equation(s):
// \RegFile_inst|Mux36~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][27]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][27]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][27]~q ),
	.datac(\RegFile_inst|regs[4][27]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux36~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \RegFile_inst|Mux36~1 (
// Equation(s):
// \RegFile_inst|Mux36~1_combout  = (\RegFile_inst|Mux36~0_combout  & (((\RegFile_inst|regs[7][27]~q ) # (!\VROM_inst10|WideOr7~combout )))) # (!\RegFile_inst|Mux36~0_combout  & (\RegFile_inst|regs[5][27]~q  & ((\VROM_inst10|WideOr7~combout ))))

	.dataa(\RegFile_inst|regs[5][27]~q ),
	.datab(\RegFile_inst|Mux36~0_combout ),
	.datac(\RegFile_inst|regs[7][27]~q ),
	.datad(\VROM_inst10|WideOr7~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux36~1 .lut_mask = 16'hE2CC;
defparam \RegFile_inst|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \RegFile_inst|Mux36~4 (
// Equation(s):
// \RegFile_inst|Mux36~4_combout  = (\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux36~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux36~3_combout ))

	.dataa(\RegFile_inst|Mux36~3_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(gnd),
	.datad(\RegFile_inst|Mux36~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux36~4 .lut_mask = 16'hEE22;
defparam \RegFile_inst|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \ALU_inst|Add1~56 (
// Equation(s):
// \ALU_inst|Add1~56_combout  = (\ALU_inst|Add1~55  & (((!\RegFile_inst|Mux35~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))) # (!\ALU_inst|Add1~55  & ((((!\RegFile_inst|Mux35~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))))
// \ALU_inst|Add1~57  = CARRY((!\ALU_inst|Add1~55  & ((!\RegFile_inst|Mux35~4_combout ) # (!\VROM_inst10|WideOr1~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux35~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~55 ),
	.combout(\ALU_inst|Add1~56_combout ),
	.cout(\ALU_inst|Add1~57 ));
// synopsys translate_off
defparam \ALU_inst|Add1~56 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \ALU_inst|Add1~67 (
// Equation(s):
// \ALU_inst|Add1~67_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~56_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux35~4_combout )))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(\ALU_inst|Add1~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~67 .lut_mask = 16'hEC20;
defparam \ALU_inst|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \ALU_inst|Mux3~2 (
// Equation(s):
// \ALU_inst|Mux3~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux3~4_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\ALU_inst|Add1~67_combout ))) # (!\RegFile_inst|Mux3~4_combout  & (\Controller_inst2|Selector3~0_combout  
// & \ALU_inst|Add1~67_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|Mux3~4_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\ALU_inst|Add1~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \ALU_inst|Add2~56 (
// Equation(s):
// \ALU_inst|Add2~56_combout  = ((\ALU_inst|Add1~67_combout  $ (\RegFile_inst|Mux3~4_combout  $ (!\ALU_inst|Add2~55 )))) # (GND)
// \ALU_inst|Add2~57  = CARRY((\ALU_inst|Add1~67_combout  & ((\RegFile_inst|Mux3~4_combout ) # (!\ALU_inst|Add2~55 ))) # (!\ALU_inst|Add1~67_combout  & (\RegFile_inst|Mux3~4_combout  & !\ALU_inst|Add2~55 )))

	.dataa(\ALU_inst|Add1~67_combout ),
	.datab(\RegFile_inst|Mux3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~55 ),
	.combout(\ALU_inst|Add2~56_combout ),
	.cout(\ALU_inst|Add2~57 ));
// synopsys translate_off
defparam \ALU_inst|Add2~56 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \ALU_inst|Mux3~3 (
// Equation(s):
// \ALU_inst|Mux3~3_combout  = (\ALU_inst|Mux3~2_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add2~56_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Add2~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~3 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \VRAM_inst11|regs~508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux35~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~508 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \VRAM_inst11|regs~380feeder (
// Equation(s):
// \VRAM_inst11|regs~380feeder_combout  = \RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~380feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \VRAM_inst11|regs~380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~380 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \VRAM_inst11|regs~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~124 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \VRAM_inst11|regs~581 (
// Equation(s):
// \VRAM_inst11|regs~581_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~380_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~124_q )))))

	.dataa(\VRAM_inst11|regs~380_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~124_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~581_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~581 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \VRAM_inst11|regs~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~252 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \VRAM_inst11|regs~582 (
// Equation(s):
// \VRAM_inst11|regs~582_combout  = (\VRAM_inst11|regs~581_combout  & ((\VRAM_inst11|regs~508_q ) # ((!\ALU_inst|Mux27~3_combout )))) # (!\VRAM_inst11|regs~581_combout  & (((\VRAM_inst11|regs~252_q  & \ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~508_q ),
	.datab(\VRAM_inst11|regs~581_combout ),
	.datac(\VRAM_inst11|regs~252_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~582_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~582 .lut_mask = 16'hB8CC;
defparam \VRAM_inst11|regs~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \VRAM_inst11|regs~444feeder (
// Equation(s):
// \VRAM_inst11|regs~444feeder_combout  = \RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux35~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~444feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~444feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~444feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \VRAM_inst11|regs~444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~444 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N25
dffeas \VRAM_inst11|regs~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~188 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~316feeder (
// Equation(s):
// \VRAM_inst11|regs~316feeder_combout  = \RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~316feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \VRAM_inst11|regs~316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~316 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \VRAM_inst11|regs~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~60 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~574 (
// Equation(s):
// \VRAM_inst11|regs~574_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~316_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~60_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~316_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~60_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~574_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~574 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~575 (
// Equation(s):
// \VRAM_inst11|regs~575_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~574_combout  & (\VRAM_inst11|regs~444_q )) # (!\VRAM_inst11|regs~574_combout  & ((\VRAM_inst11|regs~188_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~574_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~444_q ),
	.datac(\VRAM_inst11|regs~188_q ),
	.datad(\VRAM_inst11|regs~574_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~575_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~575 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|regs~284feeder (
// Equation(s):
// \VRAM_inst11|regs~284feeder_combout  = \RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~284feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \VRAM_inst11|regs~284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~284 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \VRAM_inst11|regs~412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~412 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \VRAM_inst11|regs~156feeder (
// Equation(s):
// \VRAM_inst11|regs~156feeder_combout  = \RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~156feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \VRAM_inst11|regs~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~156 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \VRAM_inst11|regs~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~28 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \VRAM_inst11|regs~578 (
// Equation(s):
// \VRAM_inst11|regs~578_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~156_q )) # (!\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~28_q )))))

	.dataa(\VRAM_inst11|regs~156_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~28_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~578_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~578 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \VRAM_inst11|regs~579 (
// Equation(s):
// \VRAM_inst11|regs~579_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~578_combout  & ((\VRAM_inst11|regs~412_q ))) # (!\VRAM_inst11|regs~578_combout  & (\VRAM_inst11|regs~284_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~578_combout ))))

	.dataa(\VRAM_inst11|regs~284_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~412_q ),
	.datad(\VRAM_inst11|regs~578_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~579_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~579 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~348feeder (
// Equation(s):
// \VRAM_inst11|regs~348feeder_combout  = \RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~348feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~348feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~348feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \VRAM_inst11|regs~348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~348 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \VRAM_inst11|regs~476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~476 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \VRAM_inst11|regs~897 (
// Equation(s):
// \VRAM_inst11|regs~897_combout  = !\RegFile_inst|Mux35~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~897_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~897 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \VRAM_inst11|regs~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~897_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~92 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \VRAM_inst11|regs~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux35~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~220 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \VRAM_inst11|regs~576 (
// Equation(s):
// \VRAM_inst11|regs~576_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~220_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~92_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~92_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~220_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~576_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~576 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \VRAM_inst11|regs~577 (
// Equation(s):
// \VRAM_inst11|regs~577_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~576_combout  & ((\VRAM_inst11|regs~476_q ))) # (!\VRAM_inst11|regs~576_combout  & (\VRAM_inst11|regs~348_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~576_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~348_q ),
	.datac(\VRAM_inst11|regs~476_q ),
	.datad(\VRAM_inst11|regs~576_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~577_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~577 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|regs~580 (
// Equation(s):
// \VRAM_inst11|regs~580_combout  = (\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout ) # ((\VRAM_inst11|regs~577_combout )))) # (!\ALU_inst|Mux28~3_combout  & (!\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~579_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~579_combout ),
	.datad(\VRAM_inst11|regs~577_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~580_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~580 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~583 (
// Equation(s):
// \VRAM_inst11|regs~583_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~580_combout  & (\VRAM_inst11|regs~582_combout )) # (!\VRAM_inst11|regs~580_combout  & ((\VRAM_inst11|regs~575_combout ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~580_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~582_combout ),
	.datac(\VRAM_inst11|regs~575_combout ),
	.datad(\VRAM_inst11|regs~580_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~583_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~583 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \MUX_inst8|RES[28]~3 (
// Equation(s):
// \MUX_inst8|RES[28]~3_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~583_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux3~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux3~3_combout ),
	.datad(\VRAM_inst11|regs~583_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[28]~3 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \RegFile_inst|regs[7][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][28] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \RegFile_inst|Mux35~0 (
// Equation(s):
// \RegFile_inst|Mux35~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][28]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][28]~q )))))

	.dataa(\RegFile_inst|regs[6][28]~q ),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[4][28]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux35~0 .lut_mask = 16'hEE30;
defparam \RegFile_inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \RegFile_inst|Mux35~1 (
// Equation(s):
// \RegFile_inst|Mux35~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux35~0_combout  & (\RegFile_inst|regs[7][28]~q )) # (!\RegFile_inst|Mux35~0_combout  & ((\RegFile_inst|regs[5][28]~q ))))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux35~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[7][28]~q ),
	.datac(\RegFile_inst|regs[5][28]~q ),
	.datad(\RegFile_inst|Mux35~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux35~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \RegFile_inst|Mux35~2 (
// Equation(s):
// \RegFile_inst|Mux35~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][28]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][28]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux35~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \RegFile_inst|Mux35~3 (
// Equation(s):
// \RegFile_inst|Mux35~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux35~2_combout  & (\RegFile_inst|regs[3][28]~q )) # (!\RegFile_inst|Mux35~2_combout  & ((\RegFile_inst|regs[2][28]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux35~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][28]~q ),
	.datac(\RegFile_inst|regs[2][28]~q ),
	.datad(\RegFile_inst|Mux35~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux35~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \RegFile_inst|Mux35~4 (
// Equation(s):
// \RegFile_inst|Mux35~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux35~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux35~3_combout )))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux35~1_combout ),
	.datad(\RegFile_inst|Mux35~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux35~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \ALU_inst|Add1~58 (
// Equation(s):
// \ALU_inst|Add1~58_combout  = (\RegFile_inst|Mux34~4_combout  & ((\VROM_inst10|WideOr1~4_combout  & ((\ALU_inst|Add1~57 ) # (GND))) # (!\VROM_inst10|WideOr1~4_combout  & (!\ALU_inst|Add1~57 )))) # (!\RegFile_inst|Mux34~4_combout  & (((!\ALU_inst|Add1~57 
// ))))
// \ALU_inst|Add1~59  = CARRY(((\RegFile_inst|Mux34~4_combout  & \VROM_inst10|WideOr1~4_combout )) # (!\ALU_inst|Add1~57 ))

	.dataa(\RegFile_inst|Mux34~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~57 ),
	.combout(\ALU_inst|Add1~58_combout ),
	.cout(\ALU_inst|Add1~59 ));
// synopsys translate_off
defparam \ALU_inst|Add1~58 .lut_mask = 16'h878F;
defparam \ALU_inst|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneive_lcell_comb \ALU_inst|Add1~66 (
// Equation(s):
// \ALU_inst|Add1~66_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~58_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\RegFile_inst|Mux34~4_combout  & (\VROM_inst10|WideOr1~4_combout )))

	.dataa(\RegFile_inst|Mux34~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\ALU_inst|Add1~58_combout ),
	.datad(\Controller_inst2|Selector4~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~66 .lut_mask = 16'hF088;
defparam \ALU_inst|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \RegFile_inst|regs[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[2][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \RegFile_inst|regs[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[1][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \RegFile_inst|Mux2~0 (
// Equation(s):
// \RegFile_inst|Mux2~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][29]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][29]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr4~combout ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux2~0 .lut_mask = 16'hF0A0;
defparam \RegFile_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \RegFile_inst|regs[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[29]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \RegFile_inst|Mux2~1 (
// Equation(s):
// \RegFile_inst|Mux2~1_combout  = (\RegFile_inst|Mux2~0_combout  & (((\RegFile_inst|regs[3][29]~q ) # (!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux2~0_combout  & (\RegFile_inst|regs[2][29]~q  & (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[2][29]~q ),
	.datab(\RegFile_inst|Mux2~0_combout ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|regs[3][29]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux2~1 .lut_mask = 16'hEC2C;
defparam \RegFile_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \RegFile_inst|regs[4][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \RegFile_inst|regs[6][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[6][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[6][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \RegFile_inst|Mux2~2 (
// Equation(s):
// \RegFile_inst|Mux2~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][29]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][29]~q ))))

	.dataa(\RegFile_inst|regs[4][29]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][29]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux2~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \RegFile_inst|regs[7][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \RegFile_inst|Mux2~3 (
// Equation(s):
// \RegFile_inst|Mux2~3_combout  = (\RegFile_inst|Mux2~2_combout  & (((\RegFile_inst|regs[7][29]~q )) # (!\VROM_inst10|WideOr4~combout ))) # (!\RegFile_inst|Mux2~2_combout  & (\VROM_inst10|WideOr4~combout  & (\RegFile_inst|regs[5][29]~q )))

	.dataa(\RegFile_inst|Mux2~2_combout ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[5][29]~q ),
	.datad(\RegFile_inst|regs[7][29]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux2~3 .lut_mask = 16'hEA62;
defparam \RegFile_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \RegFile_inst|Mux2~4 (
// Equation(s):
// \RegFile_inst|Mux2~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux2~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux2~1_combout ),
	.datad(\RegFile_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux2~4 .lut_mask = 16'hFC30;
defparam \RegFile_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneive_lcell_comb \ALU_inst|Mux2~2 (
// Equation(s):
// \ALU_inst|Mux2~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\ALU_inst|Add1~66_combout ) # (\RegFile_inst|Mux2~4_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Add1~66_combout  & 
// \RegFile_inst|Mux2~4_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add1~66_combout ),
	.datad(\RegFile_inst|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \ALU_inst|Add2~58 (
// Equation(s):
// \ALU_inst|Add2~58_combout  = (\RegFile_inst|Mux2~4_combout  & ((\ALU_inst|Add1~66_combout  & (\ALU_inst|Add2~57  & VCC)) # (!\ALU_inst|Add1~66_combout  & (!\ALU_inst|Add2~57 )))) # (!\RegFile_inst|Mux2~4_combout  & ((\ALU_inst|Add1~66_combout  & 
// (!\ALU_inst|Add2~57 )) # (!\ALU_inst|Add1~66_combout  & ((\ALU_inst|Add2~57 ) # (GND)))))
// \ALU_inst|Add2~59  = CARRY((\RegFile_inst|Mux2~4_combout  & (!\ALU_inst|Add1~66_combout  & !\ALU_inst|Add2~57 )) # (!\RegFile_inst|Mux2~4_combout  & ((!\ALU_inst|Add2~57 ) # (!\ALU_inst|Add1~66_combout ))))

	.dataa(\RegFile_inst|Mux2~4_combout ),
	.datab(\ALU_inst|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~57 ),
	.combout(\ALU_inst|Add2~58_combout ),
	.cout(\ALU_inst|Add2~59 ));
// synopsys translate_off
defparam \ALU_inst|Add2~58 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneive_lcell_comb \ALU_inst|Mux2~3 (
// Equation(s):
// \ALU_inst|Mux2~3_combout  = (\ALU_inst|Mux2~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~58_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux2~2_combout ),
	.datad(\ALU_inst|Add2~58_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N23
dffeas \VRAM_inst11|regs~509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~509 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \VRAM_inst11|regs~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~253 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \VRAM_inst11|regs~381feeder (
// Equation(s):
// \VRAM_inst11|regs~381feeder_combout  = \RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux34~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~381feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~381feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~381feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \VRAM_inst11|regs~381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~381 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \VRAM_inst11|regs~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~125 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \VRAM_inst11|regs~571 (
// Equation(s):
// \VRAM_inst11|regs~571_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~381_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~125_q )))))

	.dataa(\VRAM_inst11|regs~381_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~125_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~571_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~571 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \VRAM_inst11|regs~572 (
// Equation(s):
// \VRAM_inst11|regs~572_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~571_combout  & (\VRAM_inst11|regs~509_q )) # (!\VRAM_inst11|regs~571_combout  & ((\VRAM_inst11|regs~253_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~571_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~509_q ),
	.datac(\VRAM_inst11|regs~253_q ),
	.datad(\VRAM_inst11|regs~571_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~572_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~572 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \VRAM_inst11|regs~477feeder (
// Equation(s):
// \VRAM_inst11|regs~477feeder_combout  = \RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux34~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~477feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \VRAM_inst11|regs~477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~477 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \VRAM_inst11|regs~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~349 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|regs~896 (
// Equation(s):
// \VRAM_inst11|regs~896_combout  = !\RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux34~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~896_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~896 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \VRAM_inst11|regs~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~896_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~93 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \VRAM_inst11|regs~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~221 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \VRAM_inst11|regs~564 (
// Equation(s):
// \VRAM_inst11|regs~564_combout  = (\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~221_q ) # (\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~93_q  & ((!\ALU_inst|Mux26~3_combout ))))

	.dataa(\VRAM_inst11|regs~93_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~221_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~564_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~564 .lut_mask = 16'hCCD1;
defparam \VRAM_inst11|regs~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|regs~565 (
// Equation(s):
// \VRAM_inst11|regs~565_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~564_combout  & (\VRAM_inst11|regs~477_q )) # (!\VRAM_inst11|regs~564_combout  & ((\VRAM_inst11|regs~349_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~564_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~477_q ),
	.datac(\VRAM_inst11|regs~349_q ),
	.datad(\VRAM_inst11|regs~564_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~565_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~565 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \VRAM_inst11|regs~285feeder (
// Equation(s):
// \VRAM_inst11|regs~285feeder_combout  = \RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux34~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~285feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \VRAM_inst11|regs~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~285 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \VRAM_inst11|regs~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~413 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \VRAM_inst11|regs~157feeder (
// Equation(s):
// \VRAM_inst11|regs~157feeder_combout  = \RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux34~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~157feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~157feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~157feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \VRAM_inst11|regs~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~157 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \VRAM_inst11|regs~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~29 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \VRAM_inst11|regs~568 (
// Equation(s):
// \VRAM_inst11|regs~568_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~157_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~29_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~157_q ),
	.datac(\VRAM_inst11|regs~29_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~568_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~568 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \VRAM_inst11|regs~569 (
// Equation(s):
// \VRAM_inst11|regs~569_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~568_combout  & ((\VRAM_inst11|regs~413_q ))) # (!\VRAM_inst11|regs~568_combout  & (\VRAM_inst11|regs~285_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~568_combout ))))

	.dataa(\VRAM_inst11|regs~285_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~413_q ),
	.datad(\VRAM_inst11|regs~568_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~569_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~569 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \VRAM_inst11|regs~189feeder (
// Equation(s):
// \VRAM_inst11|regs~189feeder_combout  = \RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux34~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~189feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \VRAM_inst11|regs~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~189 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \VRAM_inst11|regs~445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~445 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~317feeder (
// Equation(s):
// \VRAM_inst11|regs~317feeder_combout  = \RegFile_inst|Mux34~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux34~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~317feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \VRAM_inst11|regs~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~317 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \VRAM_inst11|regs~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux34~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~61 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~566 (
// Equation(s):
// \VRAM_inst11|regs~566_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~317_q )) # (!\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~61_q )))))

	.dataa(\VRAM_inst11|regs~317_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~61_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~566_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~566 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \VRAM_inst11|regs~567 (
// Equation(s):
// \VRAM_inst11|regs~567_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~566_combout  & ((\VRAM_inst11|regs~445_q ))) # (!\VRAM_inst11|regs~566_combout  & (\VRAM_inst11|regs~189_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~566_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~189_q ),
	.datac(\VRAM_inst11|regs~445_q ),
	.datad(\VRAM_inst11|regs~566_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~567_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~567 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|regs~570 (
// Equation(s):
// \VRAM_inst11|regs~570_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~567_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~569_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~569_combout ),
	.datad(\VRAM_inst11|regs~567_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~570_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~570 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \VRAM_inst11|regs~573 (
// Equation(s):
// \VRAM_inst11|regs~573_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~570_combout  & (\VRAM_inst11|regs~572_combout )) # (!\VRAM_inst11|regs~570_combout  & ((\VRAM_inst11|regs~565_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~570_combout ))))

	.dataa(\VRAM_inst11|regs~572_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~565_combout ),
	.datad(\VRAM_inst11|regs~570_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~573_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~573 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneive_lcell_comb \MUX_inst8|RES[29]~2 (
// Equation(s):
// \MUX_inst8|RES[29]~2_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~573_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux2~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\ALU_inst|Mux2~3_combout ),
	.datad(\VRAM_inst11|regs~573_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[29]~2 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \RegFile_inst|regs[5][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][29] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \RegFile_inst|Mux34~0 (
// Equation(s):
// \RegFile_inst|Mux34~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][29]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][29]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][29]~q ),
	.datac(\RegFile_inst|regs[4][29]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux34~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \RegFile_inst|Mux34~1 (
// Equation(s):
// \RegFile_inst|Mux34~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux34~0_combout  & ((\RegFile_inst|regs[7][29]~q ))) # (!\RegFile_inst|Mux34~0_combout  & (\RegFile_inst|regs[5][29]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux34~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][29]~q ),
	.datac(\RegFile_inst|regs[7][29]~q ),
	.datad(\RegFile_inst|Mux34~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux34~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \RegFile_inst|Mux34~2 (
// Equation(s):
// \RegFile_inst|Mux34~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][29]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][29]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux34~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneive_lcell_comb \RegFile_inst|Mux34~3 (
// Equation(s):
// \RegFile_inst|Mux34~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux34~2_combout  & (\RegFile_inst|regs[3][29]~q )) # (!\RegFile_inst|Mux34~2_combout  & ((\RegFile_inst|regs[2][29]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux34~2_combout ))))

	.dataa(\RegFile_inst|regs[3][29]~q ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[2][29]~q ),
	.datad(\RegFile_inst|Mux34~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux34~3 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneive_lcell_comb \RegFile_inst|Mux34~4 (
// Equation(s):
// \RegFile_inst|Mux34~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux34~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux34~3_combout )))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux34~1_combout ),
	.datad(\RegFile_inst|Mux34~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux34~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \ALU_inst|Add1~60 (
// Equation(s):
// \ALU_inst|Add1~60_combout  = (\ALU_inst|Add1~59  & (((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux33~4_combout )))) # (!\ALU_inst|Add1~59  & ((((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux33~4_combout )))))
// \ALU_inst|Add1~61  = CARRY((!\ALU_inst|Add1~59  & ((!\VROM_inst10|WideOr1~4_combout ) # (!\RegFile_inst|Mux33~4_combout ))))

	.dataa(\RegFile_inst|Mux33~4_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~59 ),
	.combout(\ALU_inst|Add1~60_combout ),
	.cout(\ALU_inst|Add1~61 ));
// synopsys translate_off
defparam \ALU_inst|Add1~60 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneive_lcell_comb \ALU_inst|Add1~65 (
// Equation(s):
// \ALU_inst|Add1~65_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~60_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & (\RegFile_inst|Mux33~4_combout )))

	.dataa(\Controller_inst2|Selector4~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\RegFile_inst|Mux33~4_combout ),
	.datad(\ALU_inst|Add1~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~65 .lut_mask = 16'hEA40;
defparam \ALU_inst|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneive_lcell_comb \ALU_inst|Mux1~2 (
// Equation(s):
// \ALU_inst|Mux1~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux1~4_combout ) # (\ALU_inst|Add1~65_combout ))) # (!\Controller_inst2|Selector3~0_combout  & (\RegFile_inst|Mux1~4_combout  
// & \ALU_inst|Add1~65_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux1~4_combout ),
	.datac(\ALU_inst|Add1~65_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~2 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \ALU_inst|Add2~60 (
// Equation(s):
// \ALU_inst|Add2~60_combout  = ((\RegFile_inst|Mux1~4_combout  $ (\ALU_inst|Add1~65_combout  $ (!\ALU_inst|Add2~59 )))) # (GND)
// \ALU_inst|Add2~61  = CARRY((\RegFile_inst|Mux1~4_combout  & ((\ALU_inst|Add1~65_combout ) # (!\ALU_inst|Add2~59 ))) # (!\RegFile_inst|Mux1~4_combout  & (\ALU_inst|Add1~65_combout  & !\ALU_inst|Add2~59 )))

	.dataa(\RegFile_inst|Mux1~4_combout ),
	.datab(\ALU_inst|Add1~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~59 ),
	.combout(\ALU_inst|Add2~60_combout ),
	.cout(\ALU_inst|Add2~61 ));
// synopsys translate_off
defparam \ALU_inst|Add2~60 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneive_lcell_comb \ALU_inst|Mux1~3 (
// Equation(s):
// \ALU_inst|Mux1~3_combout  = (\ALU_inst|Mux1~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~60_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux1~2_combout ),
	.datad(\ALU_inst|Add2~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \MUX_inst8|RES[30]~1 (
// Equation(s):
// \MUX_inst8|RES[30]~1_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & (\VRAM_inst11|regs~563_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux1~3_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal5~1_combout ),
	.datac(\VRAM_inst11|regs~563_combout ),
	.datad(\ALU_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[30]~1 .lut_mask = 16'h7520;
defparam \MUX_inst8|RES[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N3
dffeas \RegFile_inst|regs[4][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[4][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[4][30] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneive_lcell_comb \RegFile_inst|Mux33~0 (
// Equation(s):
// \RegFile_inst|Mux33~0_combout  = (\VROM_inst10|WideOr7~combout  & (\VROM_inst10|WideOr6~2_combout )) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|regs[6][30]~q ))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (\RegFile_inst|regs[4][30]~q ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\VROM_inst10|WideOr6~2_combout ),
	.datac(\RegFile_inst|regs[4][30]~q ),
	.datad(\RegFile_inst|regs[6][30]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux33~0 .lut_mask = 16'hDC98;
defparam \RegFile_inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \RegFile_inst|Mux33~1 (
// Equation(s):
// \RegFile_inst|Mux33~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux33~0_combout  & ((\RegFile_inst|regs[7][30]~q ))) # (!\RegFile_inst|Mux33~0_combout  & (\RegFile_inst|regs[5][30]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (\RegFile_inst|Mux33~0_combout ))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|Mux33~0_combout ),
	.datac(\RegFile_inst|regs[5][30]~q ),
	.datad(\RegFile_inst|regs[7][30]~q ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux33~1 .lut_mask = 16'hEC64;
defparam \RegFile_inst|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \RegFile_inst|Mux33~2 (
// Equation(s):
// \RegFile_inst|Mux33~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][30]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][30]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux33~2 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneive_lcell_comb \RegFile_inst|Mux33~3 (
// Equation(s):
// \RegFile_inst|Mux33~3_combout  = (\RegFile_inst|Mux33~2_combout  & ((\RegFile_inst|regs[3][30]~q ) # ((!\VROM_inst10|WideOr6~2_combout )))) # (!\RegFile_inst|Mux33~2_combout  & (((\RegFile_inst|regs[2][30]~q  & \VROM_inst10|WideOr6~2_combout ))))

	.dataa(\RegFile_inst|regs[3][30]~q ),
	.datab(\RegFile_inst|Mux33~2_combout ),
	.datac(\RegFile_inst|regs[2][30]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux33~3 .lut_mask = 16'hB8CC;
defparam \RegFile_inst|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneive_lcell_comb \RegFile_inst|Mux33~4 (
// Equation(s):
// \RegFile_inst|Mux33~4_combout  = (\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux33~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux33~3_combout )))

	.dataa(\RegFile_inst|Mux33~1_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux33~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux33~4 .lut_mask = 16'hAFA0;
defparam \RegFile_inst|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \ALU_inst|Add1~62 (
// Equation(s):
// \ALU_inst|Add1~62_combout  = \ALU_inst|Add1~61  $ (((!\RegFile_inst|Mux32~4_combout ) # (!\VROM_inst10|WideOr1~4_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|Mux32~4_combout ),
	.cin(\ALU_inst|Add1~61 ),
	.combout(\ALU_inst|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~62 .lut_mask = 16'hC30F;
defparam \ALU_inst|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \ALU_inst|Add1~64 (
// Equation(s):
// \ALU_inst|Add1~64_combout  = (\Controller_inst2|Selector4~1_combout  & (((\ALU_inst|Add1~62_combout )))) # (!\Controller_inst2|Selector4~1_combout  & (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux32~4_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~62_combout ),
	.datad(\RegFile_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~64 .lut_mask = 16'hE2C0;
defparam \ALU_inst|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \RegFile_inst|Mux0~2 (
// Equation(s):
// \RegFile_inst|Mux0~2_combout  = (\VROM_inst10|WideOr3~combout  & (((\RegFile_inst|regs[6][31]~q ) # (\VROM_inst10|WideOr4~combout )))) # (!\VROM_inst10|WideOr3~combout  & (\RegFile_inst|regs[4][31]~q  & ((!\VROM_inst10|WideOr4~combout ))))

	.dataa(\RegFile_inst|regs[4][31]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[6][31]~q ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux0~2 .lut_mask = 16'hCCE2;
defparam \RegFile_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \RegFile_inst|Mux0~3 (
// Equation(s):
// \RegFile_inst|Mux0~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux0~2_combout  & (\RegFile_inst|regs[7][31]~q )) # (!\RegFile_inst|Mux0~2_combout  & ((\RegFile_inst|regs[5][31]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux0~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[7][31]~q ),
	.datac(\RegFile_inst|regs[5][31]~q ),
	.datad(\RegFile_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux0~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \RegFile_inst|Mux0~0 (
// Equation(s):
// \RegFile_inst|Mux0~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][31]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][31]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(gnd),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux0~0 .lut_mask = 16'hEE00;
defparam \RegFile_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \RegFile_inst|Mux0~1 (
// Equation(s):
// \RegFile_inst|Mux0~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux0~0_combout  & (\RegFile_inst|regs[3][31]~q )) # (!\RegFile_inst|Mux0~0_combout  & ((\RegFile_inst|regs[2][31]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux0~0_combout ))))

	.dataa(\RegFile_inst|regs[3][31]~q ),
	.datab(\VROM_inst10|WideOr3~combout ),
	.datac(\RegFile_inst|regs[2][31]~q ),
	.datad(\RegFile_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux0~1 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \RegFile_inst|Mux0~4 (
// Equation(s):
// \RegFile_inst|Mux0~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux0~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux0~1_combout )))

	.dataa(\RegFile_inst|Mux0~3_combout ),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux0~4 .lut_mask = 16'hB8B8;
defparam \RegFile_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \ALU_inst|Add2~62 (
// Equation(s):
// \ALU_inst|Add2~62_combout  = \ALU_inst|Add2~61  $ (\RegFile_inst|Mux0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux0~4_combout ),
	.cin(\ALU_inst|Add2~61 ),
	.combout(\ALU_inst|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add2~62 .lut_mask = 16'h0FF0;
defparam \ALU_inst|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \ALU_inst|Mux31~0 (
// Equation(s):
// \ALU_inst|Mux31~0_combout  = (\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add1~64_combout  $ (\ALU_inst|Add2~62_combout )))) # (!\Controller_inst2|Selector1~0_combout  & (\RegFile_inst|Mux31~4_combout ))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|Mux31~4_combout ),
	.datac(\ALU_inst|Add1~64_combout ),
	.datad(\ALU_inst|Add2~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~0 .lut_mask = 16'h4EE4;
defparam \ALU_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \ALU_inst|Mux31~3 (
// Equation(s):
// \ALU_inst|Mux31~3_combout  = (\ALU_inst|Mux31~2_combout  & ((\ALU_inst|Mux31~0_combout ) # (\Controller_inst2|Selector1~0_combout  $ (\Controller_inst2|Selector3~0_combout )))) # (!\ALU_inst|Mux31~2_combout  & (((\Controller_inst2|Selector3~0_combout  & 
// \ALU_inst|Mux31~0_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Mux31~2_combout ),
	.datad(\ALU_inst|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~3 .lut_mask = 16'hFC60;
defparam \ALU_inst|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~877 (
// Equation(s):
// \VRAM_inst11|regs~877_combout  = (\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux29~3_combout  & (\ALU_inst|Mux31~3_combout  & \ALU_inst|Mux28~3_combout )))

	.dataa(\ALU_inst|Mux30~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux31~3_combout ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~877_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~877 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~892 (
// Equation(s):
// \VRAM_inst11|regs~892_combout  = (\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal5~0_combout  & (!\Inst_Fetch_inst3|PC [3] & \VRAM_inst11|regs~877_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VRAM_inst11|regs~877_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~892_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~892 .lut_mask = 16'h0800;
defparam \VRAM_inst11|regs~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \VRAM_inst11|regs~353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~353 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N9
dffeas \VRAM_inst11|regs~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~321 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \VRAM_inst11|regs~289feeder (
// Equation(s):
// \VRAM_inst11|regs~289feeder_combout  = \RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux62~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~289feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \VRAM_inst11|regs~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~289 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \VRAM_inst11|regs~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~257 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~844 (
// Equation(s):
// \VRAM_inst11|regs~844_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~289_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~257_q )))))

	.dataa(\VRAM_inst11|regs~289_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~257_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~844_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~844 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~845 (
// Equation(s):
// \VRAM_inst11|regs~845_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~844_combout  & (\VRAM_inst11|regs~353_q )) # (!\VRAM_inst11|regs~844_combout  & ((\VRAM_inst11|regs~321_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~844_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~353_q ),
	.datac(\VRAM_inst11|regs~321_q ),
	.datad(\VRAM_inst11|regs~844_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~845_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~845 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N3
dffeas \VRAM_inst11|regs~481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux62~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~481 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \VRAM_inst11|regs~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~417 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \VRAM_inst11|regs~449feeder (
// Equation(s):
// \VRAM_inst11|regs~449feeder_combout  = \RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux62~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~449feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \VRAM_inst11|regs~449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~449 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \VRAM_inst11|regs~385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~385 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \VRAM_inst11|regs~851 (
// Equation(s):
// \VRAM_inst11|regs~851_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~449_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~385_q )))))

	.dataa(\VRAM_inst11|regs~449_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~385_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~851_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~851 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~852 (
// Equation(s):
// \VRAM_inst11|regs~852_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~851_combout  & (\VRAM_inst11|regs~481_q )) # (!\VRAM_inst11|regs~851_combout  & ((\VRAM_inst11|regs~417_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~851_combout ))))

	.dataa(\VRAM_inst11|regs~481_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~417_q ),
	.datad(\VRAM_inst11|regs~851_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~852_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~852 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~33feeder (
// Equation(s):
// \VRAM_inst11|regs~33feeder_combout  = \RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux62~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~33feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \VRAM_inst11|regs~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~33 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \VRAM_inst11|regs~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~1 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~848 (
// Equation(s):
// \VRAM_inst11|regs~848_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~33_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~1_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~33_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~1_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~848_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~848 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \VRAM_inst11|regs~925 (
// Equation(s):
// \VRAM_inst11|regs~925_combout  = !\RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux62~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~925_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~925 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \VRAM_inst11|regs~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~925_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~65 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \VRAM_inst11|regs~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~97 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|regs~849 (
// Equation(s):
// \VRAM_inst11|regs~849_combout  = (\VRAM_inst11|regs~848_combout  & (((\VRAM_inst11|regs~97_q ) # (!\ALU_inst|Mux28~3_combout )))) # (!\VRAM_inst11|regs~848_combout  & (!\VRAM_inst11|regs~65_q  & ((\ALU_inst|Mux28~3_combout ))))

	.dataa(\VRAM_inst11|regs~848_combout ),
	.datab(\VRAM_inst11|regs~65_q ),
	.datac(\VRAM_inst11|regs~97_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~849_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~849 .lut_mask = 16'hB1AA;
defparam \VRAM_inst11|regs~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \VRAM_inst11|regs~161feeder (
// Equation(s):
// \VRAM_inst11|regs~161feeder_combout  = \RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux62~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~161feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \VRAM_inst11|regs~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~161 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \VRAM_inst11|regs~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~225 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \VRAM_inst11|regs~193feeder (
// Equation(s):
// \VRAM_inst11|regs~193feeder_combout  = \RegFile_inst|Mux62~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux62~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~193feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~193feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~193feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \VRAM_inst11|regs~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~193 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \VRAM_inst11|regs~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~129 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~846 (
// Equation(s):
// \VRAM_inst11|regs~846_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~193_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~129_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~193_q ),
	.datac(\VRAM_inst11|regs~129_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~846_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~846 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \VRAM_inst11|regs~847 (
// Equation(s):
// \VRAM_inst11|regs~847_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~846_combout  & ((\VRAM_inst11|regs~225_q ))) # (!\VRAM_inst11|regs~846_combout  & (\VRAM_inst11|regs~161_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~846_combout ))))

	.dataa(\VRAM_inst11|regs~161_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~225_q ),
	.datad(\VRAM_inst11|regs~846_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~847_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~847 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \VRAM_inst11|regs~850 (
// Equation(s):
// \VRAM_inst11|regs~850_combout  = (\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout ) # ((\VRAM_inst11|regs~847_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~849_combout )))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~849_combout ),
	.datad(\VRAM_inst11|regs~847_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~850_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~850 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \VRAM_inst11|regs~853 (
// Equation(s):
// \VRAM_inst11|regs~853_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~850_combout  & ((\VRAM_inst11|regs~852_combout ))) # (!\VRAM_inst11|regs~850_combout  & (\VRAM_inst11|regs~845_combout )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~850_combout ))))

	.dataa(\VRAM_inst11|regs~845_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~852_combout ),
	.datad(\VRAM_inst11|regs~850_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~853_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~853 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \MUX_inst8|RES[1]~30 (
// Equation(s):
// \MUX_inst8|RES[1]~30_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~853_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux30~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux30~3_combout ),
	.datad(\VRAM_inst11|regs~853_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[1]~30 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \RegFile_inst|regs[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][1] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \RegFile_inst|Mux62~2 (
// Equation(s):
// \RegFile_inst|Mux62~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][1]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][1]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux62~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneive_lcell_comb \RegFile_inst|Mux62~3 (
// Equation(s):
// \RegFile_inst|Mux62~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux62~2_combout  & (\RegFile_inst|regs[3][1]~q )) # (!\RegFile_inst|Mux62~2_combout  & ((\RegFile_inst|regs[2][1]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux62~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][1]~q ),
	.datac(\RegFile_inst|regs[2][1]~q ),
	.datad(\RegFile_inst|Mux62~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux62~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \RegFile_inst|Mux62~0 (
// Equation(s):
// \RegFile_inst|Mux62~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][1]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][1]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][1]~q ),
	.datac(\RegFile_inst|regs[4][1]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux62~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \RegFile_inst|Mux62~1 (
// Equation(s):
// \RegFile_inst|Mux62~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux62~0_combout  & ((\RegFile_inst|regs[7][1]~q ))) # (!\RegFile_inst|Mux62~0_combout  & (\RegFile_inst|regs[5][1]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux62~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][1]~q ),
	.datac(\RegFile_inst|regs[7][1]~q ),
	.datad(\RegFile_inst|Mux62~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux62~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneive_lcell_comb \RegFile_inst|Mux62~4 (
// Equation(s):
// \RegFile_inst|Mux62~4_combout  = (\VROM_inst10|Equal3~0_combout  & (((\RegFile_inst|Mux62~1_combout )))) # (!\VROM_inst10|Equal3~0_combout  & ((\VROM_inst10|WideOr5~0_combout  & (\RegFile_inst|Mux62~3_combout )) # (!\VROM_inst10|WideOr5~0_combout  & 
// ((\RegFile_inst|Mux62~1_combout )))))

	.dataa(\VROM_inst10|Equal3~0_combout ),
	.datab(\VROM_inst10|WideOr5~0_combout ),
	.datac(\RegFile_inst|Mux62~3_combout ),
	.datad(\RegFile_inst|Mux62~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux62~4 .lut_mask = 16'hFB40;
defparam \RegFile_inst|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneive_lcell_comb \MUX_inst6|RES[1]~6 (
// Equation(s):
// \MUX_inst6|RES[1]~6_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux62~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (\VROM_inst10|WideOr12~combout ))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr12~combout ),
	.datad(\RegFile_inst|Mux62~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[1]~6 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneive_lcell_comb \ALU_inst|Add1~94 (
// Equation(s):
// \ALU_inst|Add1~94_combout  = (\Controller_inst2|Selector4~1_combout  & ((\ALU_inst|Add1~2_combout ))) # (!\Controller_inst2|Selector4~1_combout  & (\MUX_inst6|RES[1]~6_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\MUX_inst6|RES[1]~6_combout ),
	.datad(\ALU_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~94 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneive_lcell_comb \ALU_inst|Mux30~2 (
// Equation(s):
// \ALU_inst|Mux30~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add1~94_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\RegFile_inst|Mux30~4_combout ))) # (!\ALU_inst|Add1~94_combout  & (\Controller_inst2|Selector3~0_combout  
// & \RegFile_inst|Mux30~4_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Add1~94_combout ),
	.datac(\Controller_inst2|Selector3~0_combout ),
	.datad(\RegFile_inst|Mux30~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneive_lcell_comb \ALU_inst|Mux30~3 (
// Equation(s):
// \ALU_inst|Mux30~3_combout  = (\ALU_inst|Mux30~2_combout ) # ((\ALU_inst|Add2~2_combout  & (!\Controller_inst2|Selector3~0_combout  & \Controller_inst2|Selector1~0_combout )))

	.dataa(\ALU_inst|Add2~2_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Mux30~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~3 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneive_lcell_comb \VRAM_inst11|regs~880 (
// Equation(s):
// \VRAM_inst11|regs~880_combout  = (\VROM_inst10|Equal5~0_combout  & (!\Inst_Fetch_inst3|PC [3] & (\ALU_inst|Mux30~3_combout  & \Inst_Fetch_inst3|PC [2])))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\ALU_inst|Mux30~3_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~880_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~880 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~879 (
// Equation(s):
// \VRAM_inst11|regs~879_combout  = (\VRAM_inst11|regs~880_combout  & (\ALU_inst|Mux29~3_combout  & (\ALU_inst|Mux28~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\VRAM_inst11|regs~880_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux28~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~879_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~879 .lut_mask = 16'h8000;
defparam \VRAM_inst11|regs~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \VRAM_inst11|regs~482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~482 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \VRAM_inst11|regs~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~226 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~354feeder (
// Equation(s):
// \VRAM_inst11|regs~354feeder_combout  = \RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux61~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~354feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \VRAM_inst11|regs~354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~354 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \VRAM_inst11|regs~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~98 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~841 (
// Equation(s):
// \VRAM_inst11|regs~841_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~354_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~98_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~354_q ),
	.datac(\VRAM_inst11|regs~98_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~841_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~841 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \VRAM_inst11|regs~842 (
// Equation(s):
// \VRAM_inst11|regs~842_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~841_combout  & (\VRAM_inst11|regs~482_q )) # (!\VRAM_inst11|regs~841_combout  & ((\VRAM_inst11|regs~226_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~841_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~482_q ),
	.datac(\VRAM_inst11|regs~226_q ),
	.datad(\VRAM_inst11|regs~841_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~842_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~842 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~418feeder (
// Equation(s):
// \VRAM_inst11|regs~418feeder_combout  = \RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux61~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~418feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \VRAM_inst11|regs~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~418 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \VRAM_inst11|regs~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~162 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~923 (
// Equation(s):
// \VRAM_inst11|regs~923_combout  = !\RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux61~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~923_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~923 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \VRAM_inst11|regs~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~923_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~34 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \VRAM_inst11|regs~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~290 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~834 (
// Equation(s):
// \VRAM_inst11|regs~834_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~290_q ))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~34_q ))))

	.dataa(\VRAM_inst11|regs~34_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~290_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~834_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~834 .lut_mask = 16'hFC11;
defparam \VRAM_inst11|regs~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \VRAM_inst11|regs~835 (
// Equation(s):
// \VRAM_inst11|regs~835_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~834_combout  & (\VRAM_inst11|regs~418_q )) # (!\VRAM_inst11|regs~834_combout  & ((\VRAM_inst11|regs~162_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~834_combout ))))

	.dataa(\VRAM_inst11|regs~418_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~162_q ),
	.datad(\VRAM_inst11|regs~834_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~835_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~835 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~322feeder (
// Equation(s):
// \VRAM_inst11|regs~322feeder_combout  = \RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux61~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~322feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \VRAM_inst11|regs~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~322 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \VRAM_inst11|regs~450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~450 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \VRAM_inst11|regs~924 (
// Equation(s):
// \VRAM_inst11|regs~924_combout  = !\RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux61~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~924_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~924 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \VRAM_inst11|regs~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~924_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~66 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \VRAM_inst11|regs~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~194 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \VRAM_inst11|regs~836 (
// Equation(s):
// \VRAM_inst11|regs~836_combout  = (\ALU_inst|Mux26~3_combout  & (((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~194_q ))) # (!\ALU_inst|Mux27~3_combout  & (!\VRAM_inst11|regs~66_q ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~66_q ),
	.datac(\VRAM_inst11|regs~194_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~836_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~836 .lut_mask = 16'hFA11;
defparam \VRAM_inst11|regs~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \VRAM_inst11|regs~837 (
// Equation(s):
// \VRAM_inst11|regs~837_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~836_combout  & ((\VRAM_inst11|regs~450_q ))) # (!\VRAM_inst11|regs~836_combout  & (\VRAM_inst11|regs~322_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~836_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~322_q ),
	.datac(\VRAM_inst11|regs~450_q ),
	.datad(\VRAM_inst11|regs~836_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~837_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~837 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~258feeder (
// Equation(s):
// \VRAM_inst11|regs~258feeder_combout  = \RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux61~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~258feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \VRAM_inst11|regs~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~258 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \VRAM_inst11|regs~386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~386 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \VRAM_inst11|regs~130feeder (
// Equation(s):
// \VRAM_inst11|regs~130feeder_combout  = \RegFile_inst|Mux61~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux61~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~130feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \VRAM_inst11|regs~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~130 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \VRAM_inst11|regs~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~2 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneive_lcell_comb \VRAM_inst11|regs~838 (
// Equation(s):
// \VRAM_inst11|regs~838_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~130_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~2_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~130_q ),
	.datac(\VRAM_inst11|regs~2_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~838_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~838 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \VRAM_inst11|regs~839 (
// Equation(s):
// \VRAM_inst11|regs~839_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~838_combout  & ((\VRAM_inst11|regs~386_q ))) # (!\VRAM_inst11|regs~838_combout  & (\VRAM_inst11|regs~258_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~838_combout ))))

	.dataa(\VRAM_inst11|regs~258_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~386_q ),
	.datad(\VRAM_inst11|regs~838_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~839_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~839 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \VRAM_inst11|regs~840 (
// Equation(s):
// \VRAM_inst11|regs~840_combout  = (\ALU_inst|Mux29~3_combout  & (\ALU_inst|Mux28~3_combout )) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~837_combout )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~839_combout 
// )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~837_combout ),
	.datad(\VRAM_inst11|regs~839_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~840_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~840 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \VRAM_inst11|regs~843 (
// Equation(s):
// \VRAM_inst11|regs~843_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~840_combout  & (\VRAM_inst11|regs~842_combout )) # (!\VRAM_inst11|regs~840_combout  & ((\VRAM_inst11|regs~835_combout ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~840_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~842_combout ),
	.datac(\VRAM_inst11|regs~835_combout ),
	.datad(\VRAM_inst11|regs~840_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~843_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~843 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \MUX_inst8|RES[2]~29 (
// Equation(s):
// \MUX_inst8|RES[2]~29_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal5~1_combout  & \VRAM_inst11|regs~843_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux29~3_combout ))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VRAM_inst11|regs~843_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[2]~29 .lut_mask = 16'h2E22;
defparam \MUX_inst8|RES[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \RegFile_inst|regs[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][2] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneive_lcell_comb \RegFile_inst|Mux29~0 (
// Equation(s):
// \RegFile_inst|Mux29~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][2]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\RegFile_inst|regs[1][2]~q ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux29~0 .lut_mask = 16'hFA00;
defparam \RegFile_inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneive_lcell_comb \RegFile_inst|Mux29~1 (
// Equation(s):
// \RegFile_inst|Mux29~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux29~0_combout  & (\RegFile_inst|regs[3][2]~q )) # (!\RegFile_inst|Mux29~0_combout  & ((\RegFile_inst|regs[2][2]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux29~0_combout ))))

	.dataa(\RegFile_inst|regs[3][2]~q ),
	.datab(\RegFile_inst|regs[2][2]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\RegFile_inst|Mux29~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux29~1 .lut_mask = 16'hAFC0;
defparam \RegFile_inst|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \RegFile_inst|Mux29~2 (
// Equation(s):
// \RegFile_inst|Mux29~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][2]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][2]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][2]~q ),
	.datac(\RegFile_inst|regs[6][2]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux29~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \RegFile_inst|Mux29~3 (
// Equation(s):
// \RegFile_inst|Mux29~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux29~2_combout  & ((\RegFile_inst|regs[7][2]~q ))) # (!\RegFile_inst|Mux29~2_combout  & (\RegFile_inst|regs[5][2]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux29~2_combout ))))

	.dataa(\RegFile_inst|regs[5][2]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][2]~q ),
	.datad(\RegFile_inst|Mux29~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux29~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneive_lcell_comb \RegFile_inst|Mux29~4 (
// Equation(s):
// \RegFile_inst|Mux29~4_combout  = (\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux29~3_combout ))) # (!\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux29~1_combout ))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux29~1_combout ),
	.datad(\RegFile_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux29~4 .lut_mask = 16'hFA50;
defparam \RegFile_inst|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
cycloneive_lcell_comb \ALU_inst|Mux29~2 (
// Equation(s):
// \ALU_inst|Mux29~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux29~4_combout  & ((\Controller_inst2|Selector3~0_combout ) # (\ALU_inst|Add1~93_combout ))) # (!\RegFile_inst|Mux29~4_combout  & 
// (\Controller_inst2|Selector3~0_combout  & \ALU_inst|Add1~93_combout ))))

	.dataa(\RegFile_inst|Mux29~4_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\ALU_inst|Add1~93_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~2 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneive_lcell_comb \ALU_inst|Mux29~3 (
// Equation(s):
// \ALU_inst|Mux29~3_combout  = (\ALU_inst|Mux29~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~4_combout )))

	.dataa(\ALU_inst|Mux29~2_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~3 .lut_mask = 16'hBAAA;
defparam \ALU_inst|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \VRAM_inst11|regs~876 (
// Equation(s):
// \VRAM_inst11|regs~876_combout  = (!\ALU_inst|Mux28~3_combout  & (\ALU_inst|Mux29~3_combout  & (\ALU_inst|Mux30~3_combout  & \ALU_inst|Mux31~3_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\ALU_inst|Mux30~3_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~876_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~876 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \VRAM_inst11|regs~891 (
// Equation(s):
// \VRAM_inst11|regs~891_combout  = (\VROM_inst10|Equal5~0_combout  & (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & \VRAM_inst11|regs~876_combout )))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~876_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~891_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~891 .lut_mask = 16'h2000;
defparam \VRAM_inst11|regs~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \VRAM_inst11|regs~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~227 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \VRAM_inst11|regs~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~195 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~163feeder (
// Equation(s):
// \VRAM_inst11|regs~163feeder_combout  = \RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux60~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~163feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \VRAM_inst11|regs~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~163 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \VRAM_inst11|regs~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~131 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \VRAM_inst11|regs~824 (
// Equation(s):
// \VRAM_inst11|regs~824_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~163_q ) # ((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & (((\VRAM_inst11|regs~131_q  & !\ALU_inst|Mux28~3_combout ))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~163_q ),
	.datac(\VRAM_inst11|regs~131_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~824_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~824 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \VRAM_inst11|regs~825 (
// Equation(s):
// \VRAM_inst11|regs~825_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~824_combout  & (\VRAM_inst11|regs~227_q )) # (!\VRAM_inst11|regs~824_combout  & ((\VRAM_inst11|regs~195_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~824_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~227_q ),
	.datac(\VRAM_inst11|regs~195_q ),
	.datad(\VRAM_inst11|regs~824_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~825_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~825 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~35feeder (
// Equation(s):
// \VRAM_inst11|regs~35feeder_combout  = \RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux60~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~35feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \VRAM_inst11|regs~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~35 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \VRAM_inst11|regs~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~99 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \VRAM_inst11|regs~922 (
// Equation(s):
// \VRAM_inst11|regs~922_combout  = !\RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux60~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~922_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~922 .lut_mask = 16'h0F0F;
defparam \VRAM_inst11|regs~922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \VRAM_inst11|regs~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~922_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~67 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \VRAM_inst11|regs~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~3 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneive_lcell_comb \VRAM_inst11|regs~828 (
// Equation(s):
// \VRAM_inst11|regs~828_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (!\VRAM_inst11|regs~67_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~3_q )))))

	.dataa(\VRAM_inst11|regs~67_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~3_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~828_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~828 .lut_mask = 16'hDD30;
defparam \VRAM_inst11|regs~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~829 (
// Equation(s):
// \VRAM_inst11|regs~829_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~828_combout  & ((\VRAM_inst11|regs~99_q ))) # (!\VRAM_inst11|regs~828_combout  & (\VRAM_inst11|regs~35_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~828_combout ))))

	.dataa(\VRAM_inst11|regs~35_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~99_q ),
	.datad(\VRAM_inst11|regs~828_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~829_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~829 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~291feeder (
// Equation(s):
// \VRAM_inst11|regs~291feeder_combout  = \RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux60~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~291feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \VRAM_inst11|regs~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~291 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N17
dffeas \VRAM_inst11|regs~355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~355 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~323feeder (
// Equation(s):
// \VRAM_inst11|regs~323feeder_combout  = \RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux60~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~323feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~323feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~323feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \VRAM_inst11|regs~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~323 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \VRAM_inst11|regs~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~259 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~826 (
// Equation(s):
// \VRAM_inst11|regs~826_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~323_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~259_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~323_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~259_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~826_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~826 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~827 (
// Equation(s):
// \VRAM_inst11|regs~827_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~826_combout  & ((\VRAM_inst11|regs~355_q ))) # (!\VRAM_inst11|regs~826_combout  & (\VRAM_inst11|regs~291_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~826_combout ))))

	.dataa(\VRAM_inst11|regs~291_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~355_q ),
	.datad(\VRAM_inst11|regs~826_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~827_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~827 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \VRAM_inst11|regs~830 (
// Equation(s):
// \VRAM_inst11|regs~830_combout  = (\ALU_inst|Mux27~3_combout  & (((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~827_combout ))) # (!\ALU_inst|Mux26~3_combout  & 
// (\VRAM_inst11|regs~829_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~829_combout ),
	.datac(\ALU_inst|Mux26~3_combout ),
	.datad(\VRAM_inst11|regs~827_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~830_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~830 .lut_mask = 16'hF4A4;
defparam \VRAM_inst11|regs~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N29
dffeas \VRAM_inst11|regs~483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~483 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \VRAM_inst11|regs~451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~451 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \VRAM_inst11|regs~419feeder (
// Equation(s):
// \VRAM_inst11|regs~419feeder_combout  = \RegFile_inst|Mux60~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux60~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~419feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \VRAM_inst11|regs~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~419 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \VRAM_inst11|regs~387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~387 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~831 (
// Equation(s):
// \VRAM_inst11|regs~831_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~419_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~387_q )))))

	.dataa(\VRAM_inst11|regs~419_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~387_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~831_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~831 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~832 (
// Equation(s):
// \VRAM_inst11|regs~832_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~831_combout  & (\VRAM_inst11|regs~483_q )) # (!\VRAM_inst11|regs~831_combout  & ((\VRAM_inst11|regs~451_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~831_combout ))))

	.dataa(\VRAM_inst11|regs~483_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~451_q ),
	.datad(\VRAM_inst11|regs~831_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~832_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~832 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \VRAM_inst11|regs~833 (
// Equation(s):
// \VRAM_inst11|regs~833_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~830_combout  & ((\VRAM_inst11|regs~832_combout ))) # (!\VRAM_inst11|regs~830_combout  & (\VRAM_inst11|regs~825_combout )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~830_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~825_combout ),
	.datac(\VRAM_inst11|regs~830_combout ),
	.datad(\VRAM_inst11|regs~832_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~833_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~833 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \MUX_inst8|RES[3]~28 (
// Equation(s):
// \MUX_inst8|RES[3]~28_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~833_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux28~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux28~3_combout ),
	.datad(\VRAM_inst11|regs~833_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[3]~28 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \RegFile_inst|regs[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[3][3] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \RegFile_inst|Mux60~2 (
// Equation(s):
// \RegFile_inst|Mux60~2_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|regs[1][3]~q ) # (\VROM_inst10|WideOr6~2_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr7~combout ),
	.datac(\RegFile_inst|regs[1][3]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux60~2 .lut_mask = 16'hCCC0;
defparam \RegFile_inst|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \RegFile_inst|Mux60~3 (
// Equation(s):
// \RegFile_inst|Mux60~3_combout  = (\VROM_inst10|WideOr6~2_combout  & ((\RegFile_inst|Mux60~2_combout  & (\RegFile_inst|regs[3][3]~q )) # (!\RegFile_inst|Mux60~2_combout  & ((\RegFile_inst|regs[2][3]~q ))))) # (!\VROM_inst10|WideOr6~2_combout  & 
// (((\RegFile_inst|Mux60~2_combout ))))

	.dataa(\VROM_inst10|WideOr6~2_combout ),
	.datab(\RegFile_inst|regs[3][3]~q ),
	.datac(\RegFile_inst|regs[2][3]~q ),
	.datad(\RegFile_inst|Mux60~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux60~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \RegFile_inst|Mux60~0 (
// Equation(s):
// \RegFile_inst|Mux60~0_combout  = (\VROM_inst10|WideOr7~combout  & (((\VROM_inst10|WideOr6~2_combout )))) # (!\VROM_inst10|WideOr7~combout  & ((\VROM_inst10|WideOr6~2_combout  & (\RegFile_inst|regs[6][3]~q )) # (!\VROM_inst10|WideOr6~2_combout  & 
// ((\RegFile_inst|regs[4][3]~q )))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[6][3]~q ),
	.datac(\RegFile_inst|regs[4][3]~q ),
	.datad(\VROM_inst10|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux60~0 .lut_mask = 16'hEE50;
defparam \RegFile_inst|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \RegFile_inst|Mux60~1 (
// Equation(s):
// \RegFile_inst|Mux60~1_combout  = (\VROM_inst10|WideOr7~combout  & ((\RegFile_inst|Mux60~0_combout  & ((\RegFile_inst|regs[7][3]~q ))) # (!\RegFile_inst|Mux60~0_combout  & (\RegFile_inst|regs[5][3]~q )))) # (!\VROM_inst10|WideOr7~combout  & 
// (((\RegFile_inst|Mux60~0_combout ))))

	.dataa(\VROM_inst10|WideOr7~combout ),
	.datab(\RegFile_inst|regs[5][3]~q ),
	.datac(\RegFile_inst|regs[7][3]~q ),
	.datad(\RegFile_inst|Mux60~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux60~1 .lut_mask = 16'hF588;
defparam \RegFile_inst|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneive_lcell_comb \RegFile_inst|Mux60~4 (
// Equation(s):
// \RegFile_inst|Mux60~4_combout  = (\VROM_inst10|Equal3~0_combout  & (((\RegFile_inst|Mux60~1_combout )))) # (!\VROM_inst10|Equal3~0_combout  & ((\VROM_inst10|WideOr5~0_combout  & (\RegFile_inst|Mux60~3_combout )) # (!\VROM_inst10|WideOr5~0_combout  & 
// ((\RegFile_inst|Mux60~1_combout )))))

	.dataa(\VROM_inst10|Equal3~0_combout ),
	.datab(\VROM_inst10|WideOr5~0_combout ),
	.datac(\RegFile_inst|Mux60~3_combout ),
	.datad(\RegFile_inst|Mux60~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux60~4 .lut_mask = 16'hFB40;
defparam \RegFile_inst|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneive_lcell_comb \MUX_inst6|RES[3]~4 (
// Equation(s):
// \MUX_inst6|RES[3]~4_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\RegFile_inst|Mux60~4_combout ))) # (!\VROM_inst10|WideOr1~4_combout  & (\VROM_inst10|WideOr10~combout ))

	.dataa(\VROM_inst10|WideOr10~combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|Mux60~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[3]~4 .lut_mask = 16'hEE22;
defparam \MUX_inst6|RES[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneive_lcell_comb \ALU_inst|Add1~92 (
// Equation(s):
// \ALU_inst|Add1~92_combout  = (\Controller_inst2|Selector4~1_combout  & (\ALU_inst|Add1~6_combout )) # (!\Controller_inst2|Selector4~1_combout  & ((\MUX_inst6|RES[3]~4_combout )))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~1_combout ),
	.datac(\ALU_inst|Add1~6_combout ),
	.datad(\MUX_inst6|RES[3]~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~92 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Add1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \ALU_inst|Mux28~2 (
// Equation(s):
// \ALU_inst|Mux28~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux28~4_combout ) # (\ALU_inst|Add1~92_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux28~4_combout  & \ALU_inst|Add1~92_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|Mux28~4_combout ),
	.datad(\ALU_inst|Add1~92_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~2 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \ALU_inst|Mux28~3 (
// Equation(s):
// \ALU_inst|Mux28~3_combout  = (\ALU_inst|Mux28~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~6_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~6_combout ),
	.datad(\ALU_inst|Mux28~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~3 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~357feeder (
// Equation(s):
// \VRAM_inst11|regs~357feeder_combout  = \RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux58~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~357feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \VRAM_inst11|regs~357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~357 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N15
dffeas \VRAM_inst11|regs~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~325 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \VRAM_inst11|regs~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~261 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~293feeder (
// Equation(s):
// \VRAM_inst11|regs~293feeder_combout  = \RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~293feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \VRAM_inst11|regs~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~293 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~804 (
// Equation(s):
// \VRAM_inst11|regs~804_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~293_q )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~261_q )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~261_q ),
	.datad(\VRAM_inst11|regs~293_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~804_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~804 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~805 (
// Equation(s):
// \VRAM_inst11|regs~805_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~804_combout  & (\VRAM_inst11|regs~357_q )) # (!\VRAM_inst11|regs~804_combout  & ((\VRAM_inst11|regs~325_q ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~804_combout ))))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\VRAM_inst11|regs~357_q ),
	.datac(\VRAM_inst11|regs~325_q ),
	.datad(\VRAM_inst11|regs~804_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~805_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~805 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~920 (
// Equation(s):
// \VRAM_inst11|regs~920_combout  = !\RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~920_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~920 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \VRAM_inst11|regs~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~920_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~69 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \VRAM_inst11|regs~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~101 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~37feeder (
// Equation(s):
// \VRAM_inst11|regs~37feeder_combout  = \RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~37feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \VRAM_inst11|regs~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~37 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \VRAM_inst11|regs~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~5 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_lcell_comb \VRAM_inst11|regs~808 (
// Equation(s):
// \VRAM_inst11|regs~808_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & ((\ALU_inst|Mux29~3_combout  & (\VRAM_inst11|regs~37_q )) # (!\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~5_q )))))

	.dataa(\VRAM_inst11|regs~37_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~5_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~808_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~808 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~809 (
// Equation(s):
// \VRAM_inst11|regs~809_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~808_combout  & ((\VRAM_inst11|regs~101_q ))) # (!\VRAM_inst11|regs~808_combout  & (!\VRAM_inst11|regs~69_q )))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~808_combout ))))

	.dataa(\VRAM_inst11|regs~69_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~101_q ),
	.datad(\VRAM_inst11|regs~808_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~809_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~809 .lut_mask = 16'hF344;
defparam \VRAM_inst11|regs~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~165feeder (
// Equation(s):
// \VRAM_inst11|regs~165feeder_combout  = \RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux58~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~165feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \VRAM_inst11|regs~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~165 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \VRAM_inst11|regs~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~229 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \VRAM_inst11|regs~197feeder (
// Equation(s):
// \VRAM_inst11|regs~197feeder_combout  = \RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~197feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \VRAM_inst11|regs~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~197 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \VRAM_inst11|regs~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~133 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \VRAM_inst11|regs~806 (
// Equation(s):
// \VRAM_inst11|regs~806_combout  = (\ALU_inst|Mux29~3_combout  & (((\ALU_inst|Mux28~3_combout )))) # (!\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~197_q )) # (!\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~133_q )))))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\VRAM_inst11|regs~197_q ),
	.datac(\VRAM_inst11|regs~133_q ),
	.datad(\ALU_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~806_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~806 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \VRAM_inst11|regs~807 (
// Equation(s):
// \VRAM_inst11|regs~807_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~806_combout  & ((\VRAM_inst11|regs~229_q ))) # (!\VRAM_inst11|regs~806_combout  & (\VRAM_inst11|regs~165_q )))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~806_combout ))))

	.dataa(\VRAM_inst11|regs~165_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~229_q ),
	.datad(\VRAM_inst11|regs~806_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~807_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~807 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \VRAM_inst11|regs~810 (
// Equation(s):
// \VRAM_inst11|regs~810_combout  = (\ALU_inst|Mux27~3_combout  & ((\ALU_inst|Mux26~3_combout ) # ((\VRAM_inst11|regs~807_combout )))) # (!\ALU_inst|Mux27~3_combout  & (!\ALU_inst|Mux26~3_combout  & (\VRAM_inst11|regs~809_combout )))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~809_combout ),
	.datad(\VRAM_inst11|regs~807_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~810_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~810 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \VRAM_inst11|regs~485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux58~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~485 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \VRAM_inst11|regs~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~421 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \VRAM_inst11|regs~453feeder (
// Equation(s):
// \VRAM_inst11|regs~453feeder_combout  = \RegFile_inst|Mux58~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~453feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~453feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~453feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \VRAM_inst11|regs~453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~453 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \VRAM_inst11|regs~389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~389 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~811 (
// Equation(s):
// \VRAM_inst11|regs~811_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~453_q ) # ((\ALU_inst|Mux29~3_combout )))) # (!\ALU_inst|Mux28~3_combout  & (((\VRAM_inst11|regs~389_q  & !\ALU_inst|Mux29~3_combout ))))

	.dataa(\VRAM_inst11|regs~453_q ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~389_q ),
	.datad(\ALU_inst|Mux29~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~811_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~811 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \VRAM_inst11|regs~812 (
// Equation(s):
// \VRAM_inst11|regs~812_combout  = (\ALU_inst|Mux29~3_combout  & ((\VRAM_inst11|regs~811_combout  & (\VRAM_inst11|regs~485_q )) # (!\VRAM_inst11|regs~811_combout  & ((\VRAM_inst11|regs~421_q ))))) # (!\ALU_inst|Mux29~3_combout  & 
// (((\VRAM_inst11|regs~811_combout ))))

	.dataa(\VRAM_inst11|regs~485_q ),
	.datab(\ALU_inst|Mux29~3_combout ),
	.datac(\VRAM_inst11|regs~421_q ),
	.datad(\VRAM_inst11|regs~811_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~812_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~812 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \VRAM_inst11|regs~813 (
// Equation(s):
// \VRAM_inst11|regs~813_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~810_combout  & ((\VRAM_inst11|regs~812_combout ))) # (!\VRAM_inst11|regs~810_combout  & (\VRAM_inst11|regs~805_combout )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~810_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~805_combout ),
	.datac(\VRAM_inst11|regs~810_combout ),
	.datad(\VRAM_inst11|regs~812_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~813_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~813 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \MUX_inst8|RES[5]~26 (
// Equation(s):
// \MUX_inst8|RES[5]~26_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal5~1_combout  & ((\VRAM_inst11|regs~813_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux26~3_combout ))))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~813_combout ),
	.datad(\Controller_inst2|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[5]~26 .lut_mask = 16'h50CC;
defparam \MUX_inst8|RES[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \RegFile_inst|regs[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[7][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[7][5] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \RegFile_inst|Mux26~2 (
// Equation(s):
// \RegFile_inst|Mux26~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][5]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][5]~q ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[4][5]~q ),
	.datac(\RegFile_inst|regs[6][5]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux26~2 .lut_mask = 16'hFA44;
defparam \RegFile_inst|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \RegFile_inst|Mux26~3 (
// Equation(s):
// \RegFile_inst|Mux26~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux26~2_combout  & (\RegFile_inst|regs[7][5]~q )) # (!\RegFile_inst|Mux26~2_combout  & ((\RegFile_inst|regs[5][5]~q ))))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux26~2_combout ))))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(\RegFile_inst|regs[7][5]~q ),
	.datac(\RegFile_inst|regs[5][5]~q ),
	.datad(\RegFile_inst|Mux26~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux26~3 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \RegFile_inst|Mux26~0 (
// Equation(s):
// \RegFile_inst|Mux26~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][5]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(\VROM_inst10|WideOr4~combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs[1][5]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux26~0 .lut_mask = 16'hAAA0;
defparam \RegFile_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \RegFile_inst|Mux26~1 (
// Equation(s):
// \RegFile_inst|Mux26~1_combout  = (\RegFile_inst|Mux26~0_combout  & (((\RegFile_inst|regs[3][5]~q ) # (!\VROM_inst10|WideOr3~combout )))) # (!\RegFile_inst|Mux26~0_combout  & (\RegFile_inst|regs[2][5]~q  & ((\VROM_inst10|WideOr3~combout ))))

	.dataa(\RegFile_inst|Mux26~0_combout ),
	.datab(\RegFile_inst|regs[2][5]~q ),
	.datac(\RegFile_inst|regs[3][5]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux26~1 .lut_mask = 16'hE4AA;
defparam \RegFile_inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \RegFile_inst|Mux26~4 (
// Equation(s):
// \RegFile_inst|Mux26~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux26~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux26~1_combout )))

	.dataa(gnd),
	.datab(\VROM_inst10|WideOr6~0_combout ),
	.datac(\RegFile_inst|Mux26~3_combout ),
	.datad(\RegFile_inst|Mux26~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux26~4 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \ALU_inst|Mux26~2 (
// Equation(s):
// \ALU_inst|Mux26~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux26~4_combout ) # (\ALU_inst|Add1~90_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux26~4_combout  & \ALU_inst|Add1~90_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\RegFile_inst|Mux26~4_combout ),
	.datad(\ALU_inst|Add1~90_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~2 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \ALU_inst|Mux26~3 (
// Equation(s):
// \ALU_inst|Mux26~3_combout  = (\ALU_inst|Mux26~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~10_combout )))

	.dataa(\ALU_inst|Mux26~2_combout ),
	.datab(\Controller_inst2|Selector3~0_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~3 .lut_mask = 16'hBAAA;
defparam \ALU_inst|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \VRAM_inst11|regs~484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|Mux59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~484 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \VRAM_inst11|regs~356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~356 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \VRAM_inst11|regs~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~100 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \VRAM_inst11|regs~228feeder (
// Equation(s):
// \VRAM_inst11|regs~228feeder_combout  = \RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux59~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~228feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \VRAM_inst11|regs~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~228 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~821 (
// Equation(s):
// \VRAM_inst11|regs~821_combout  = (\ALU_inst|Mux26~3_combout  & (\ALU_inst|Mux27~3_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~228_q ))) # (!\ALU_inst|Mux27~3_combout  & (\VRAM_inst11|regs~100_q ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~100_q ),
	.datad(\VRAM_inst11|regs~228_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~821_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~821 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~822 (
// Equation(s):
// \VRAM_inst11|regs~822_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~821_combout  & (\VRAM_inst11|regs~484_q )) # (!\VRAM_inst11|regs~821_combout  & ((\VRAM_inst11|regs~356_q ))))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~821_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~484_q ),
	.datac(\VRAM_inst11|regs~356_q ),
	.datad(\VRAM_inst11|regs~821_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~822_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~822 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \VRAM_inst11|regs~452feeder (
// Equation(s):
// \VRAM_inst11|regs~452feeder_combout  = \RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux59~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~452feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~452feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~452feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \VRAM_inst11|regs~452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~452 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \VRAM_inst11|regs~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~196 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \VRAM_inst11|regs~921 (
// Equation(s):
// \VRAM_inst11|regs~921_combout  = !\RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux59~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~921_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~921 .lut_mask = 16'h00FF;
defparam \VRAM_inst11|regs~921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \VRAM_inst11|regs~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~921_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~68 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \VRAM_inst11|regs~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~324 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~814 (
// Equation(s):
// \VRAM_inst11|regs~814_combout  = (\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~324_q ) # (\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (!\VRAM_inst11|regs~68_q  & ((!\ALU_inst|Mux27~3_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~68_q ),
	.datac(\VRAM_inst11|regs~324_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~814_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~814 .lut_mask = 16'hAAB1;
defparam \VRAM_inst11|regs~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~815 (
// Equation(s):
// \VRAM_inst11|regs~815_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~814_combout  & (\VRAM_inst11|regs~452_q )) # (!\VRAM_inst11|regs~814_combout  & ((\VRAM_inst11|regs~196_q ))))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~814_combout ))))

	.dataa(\VRAM_inst11|regs~452_q ),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\VRAM_inst11|regs~196_q ),
	.datad(\VRAM_inst11|regs~814_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~815_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~815 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \VRAM_inst11|regs~132feeder (
// Equation(s):
// \VRAM_inst11|regs~132feeder_combout  = \RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux59~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~132feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \VRAM_inst11|regs~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~132 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \VRAM_inst11|regs~388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~388 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~260feeder (
// Equation(s):
// \VRAM_inst11|regs~260feeder_combout  = \RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux59~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~260feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \VRAM_inst11|regs~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~260 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \VRAM_inst11|regs~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~4 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \VRAM_inst11|regs~818 (
// Equation(s):
// \VRAM_inst11|regs~818_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~260_q ) # ((\ALU_inst|Mux27~3_combout )))) # (!\ALU_inst|Mux26~3_combout  & (((\VRAM_inst11|regs~4_q  & !\ALU_inst|Mux27~3_combout ))))

	.dataa(\VRAM_inst11|regs~260_q ),
	.datab(\ALU_inst|Mux26~3_combout ),
	.datac(\VRAM_inst11|regs~4_q ),
	.datad(\ALU_inst|Mux27~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~818_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~818 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \VRAM_inst11|regs~819 (
// Equation(s):
// \VRAM_inst11|regs~819_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~818_combout  & ((\VRAM_inst11|regs~388_q ))) # (!\VRAM_inst11|regs~818_combout  & (\VRAM_inst11|regs~132_q )))) # (!\ALU_inst|Mux27~3_combout  & 
// (((\VRAM_inst11|regs~818_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~132_q ),
	.datac(\VRAM_inst11|regs~388_q ),
	.datad(\VRAM_inst11|regs~818_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~819_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~819 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~292feeder (
// Equation(s):
// \VRAM_inst11|regs~292feeder_combout  = \RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|Mux59~4_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~292feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \VRAM_inst11|regs~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~292 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \VRAM_inst11|regs~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~420 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \VRAM_inst11|regs~164feeder (
// Equation(s):
// \VRAM_inst11|regs~164feeder_combout  = \RegFile_inst|Mux59~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|Mux59~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~164feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \VRAM_inst11|regs~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~164 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \VRAM_inst11|regs~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~36 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~816 (
// Equation(s):
// \VRAM_inst11|regs~816_combout  = (\ALU_inst|Mux27~3_combout  & ((\VRAM_inst11|regs~164_q ) # ((\ALU_inst|Mux26~3_combout )))) # (!\ALU_inst|Mux27~3_combout  & (((\VRAM_inst11|regs~36_q  & !\ALU_inst|Mux26~3_combout ))))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\VRAM_inst11|regs~164_q ),
	.datac(\VRAM_inst11|regs~36_q ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~816_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~816 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~817 (
// Equation(s):
// \VRAM_inst11|regs~817_combout  = (\ALU_inst|Mux26~3_combout  & ((\VRAM_inst11|regs~816_combout  & ((\VRAM_inst11|regs~420_q ))) # (!\VRAM_inst11|regs~816_combout  & (\VRAM_inst11|regs~292_q )))) # (!\ALU_inst|Mux26~3_combout  & 
// (((\VRAM_inst11|regs~816_combout ))))

	.dataa(\ALU_inst|Mux26~3_combout ),
	.datab(\VRAM_inst11|regs~292_q ),
	.datac(\VRAM_inst11|regs~420_q ),
	.datad(\VRAM_inst11|regs~816_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~817_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~817 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \VRAM_inst11|regs~820 (
// Equation(s):
// \VRAM_inst11|regs~820_combout  = (\ALU_inst|Mux29~3_combout  & ((\ALU_inst|Mux28~3_combout ) # ((\VRAM_inst11|regs~817_combout )))) # (!\ALU_inst|Mux29~3_combout  & (!\ALU_inst|Mux28~3_combout  & (\VRAM_inst11|regs~819_combout )))

	.dataa(\ALU_inst|Mux29~3_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~819_combout ),
	.datad(\VRAM_inst11|regs~817_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~820_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~820 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \VRAM_inst11|regs~823 (
// Equation(s):
// \VRAM_inst11|regs~823_combout  = (\ALU_inst|Mux28~3_combout  & ((\VRAM_inst11|regs~820_combout  & (\VRAM_inst11|regs~822_combout )) # (!\VRAM_inst11|regs~820_combout  & ((\VRAM_inst11|regs~815_combout ))))) # (!\ALU_inst|Mux28~3_combout  & 
// (((\VRAM_inst11|regs~820_combout ))))

	.dataa(\VRAM_inst11|regs~822_combout ),
	.datab(\ALU_inst|Mux28~3_combout ),
	.datac(\VRAM_inst11|regs~815_combout ),
	.datad(\VRAM_inst11|regs~820_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~823_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~823 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \MUX_inst8|RES[4]~27 (
// Equation(s):
// \MUX_inst8|RES[4]~27_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal5~1_combout  & \VRAM_inst11|regs~823_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux27~3_combout ))

	.dataa(\ALU_inst|Mux27~3_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VRAM_inst11|regs~823_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[4]~27 .lut_mask = 16'h2E22;
defparam \MUX_inst8|RES[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \RegFile_inst|regs[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs[5][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs[5][4] .is_wysiwyg = "true";
defparam \RegFile_inst|regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \RegFile_inst|Mux27~2 (
// Equation(s):
// \RegFile_inst|Mux27~2_combout  = (\VROM_inst10|WideOr4~combout  & (((\VROM_inst10|WideOr3~combout )))) # (!\VROM_inst10|WideOr4~combout  & ((\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|regs[6][4]~q ))) # (!\VROM_inst10|WideOr3~combout  & 
// (\RegFile_inst|regs[4][4]~q ))))

	.dataa(\RegFile_inst|regs[4][4]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[6][4]~q ),
	.datad(\VROM_inst10|WideOr3~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux27~2 .lut_mask = 16'hFC22;
defparam \RegFile_inst|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \RegFile_inst|Mux27~3 (
// Equation(s):
// \RegFile_inst|Mux27~3_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|Mux27~2_combout  & ((\RegFile_inst|regs[7][4]~q ))) # (!\RegFile_inst|Mux27~2_combout  & (\RegFile_inst|regs[5][4]~q )))) # (!\VROM_inst10|WideOr4~combout  & 
// (((\RegFile_inst|Mux27~2_combout ))))

	.dataa(\RegFile_inst|regs[5][4]~q ),
	.datab(\VROM_inst10|WideOr4~combout ),
	.datac(\RegFile_inst|regs[7][4]~q ),
	.datad(\RegFile_inst|Mux27~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux27~3 .lut_mask = 16'hF388;
defparam \RegFile_inst|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \RegFile_inst|Mux27~0 (
// Equation(s):
// \RegFile_inst|Mux27~0_combout  = (\VROM_inst10|WideOr4~combout  & ((\RegFile_inst|regs[1][4]~q ) # (\VROM_inst10|WideOr3~combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs[1][4]~q ),
	.datac(\VROM_inst10|WideOr3~combout ),
	.datad(\VROM_inst10|WideOr4~combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux27~0 .lut_mask = 16'hFC00;
defparam \RegFile_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \RegFile_inst|Mux27~1 (
// Equation(s):
// \RegFile_inst|Mux27~1_combout  = (\VROM_inst10|WideOr3~combout  & ((\RegFile_inst|Mux27~0_combout  & (\RegFile_inst|regs[3][4]~q )) # (!\RegFile_inst|Mux27~0_combout  & ((\RegFile_inst|regs[2][4]~q ))))) # (!\VROM_inst10|WideOr3~combout  & 
// (((\RegFile_inst|Mux27~0_combout ))))

	.dataa(\VROM_inst10|WideOr3~combout ),
	.datab(\RegFile_inst|regs[3][4]~q ),
	.datac(\RegFile_inst|regs[2][4]~q ),
	.datad(\RegFile_inst|Mux27~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux27~1 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \RegFile_inst|Mux27~4 (
// Equation(s):
// \RegFile_inst|Mux27~4_combout  = (\VROM_inst10|WideOr6~0_combout  & (\RegFile_inst|Mux27~3_combout )) # (!\VROM_inst10|WideOr6~0_combout  & ((\RegFile_inst|Mux27~1_combout )))

	.dataa(\VROM_inst10|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|Mux27~3_combout ),
	.datad(\RegFile_inst|Mux27~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|Mux27~4 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \ALU_inst|Mux27~2 (
// Equation(s):
// \ALU_inst|Mux27~2_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\Controller_inst2|Selector3~0_combout  & ((\RegFile_inst|Mux27~4_combout ) # (\ALU_inst|Add1~91_combout ))) # (!\Controller_inst2|Selector3~0_combout  & 
// (\RegFile_inst|Mux27~4_combout  & \ALU_inst|Add1~91_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\RegFile_inst|Mux27~4_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~91_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~2 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \ALU_inst|Mux27~3 (
// Equation(s):
// \ALU_inst|Mux27~3_combout  = (\ALU_inst|Mux27~2_combout ) # ((!\Controller_inst2|Selector3~0_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~8_combout )))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux27~2_combout ),
	.datad(\ALU_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~3 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~8 (
// Equation(s):
// \Inst_Fetch_inst3|always0~8_combout  = (!\ALU_inst|Mux27~3_combout  & (!\ALU_inst|Mux24~3_combout  & !\ALU_inst|Mux25~3_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|Mux27~3_combout ),
	.datac(\ALU_inst|Mux24~3_combout ),
	.datad(\ALU_inst|Mux25~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~8 .lut_mask = 16'h0003;
defparam \Inst_Fetch_inst3|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~7 (
// Equation(s):
// \Inst_Fetch_inst3|always0~7_combout  = (!\ALU_inst|Mux23~3_combout  & (!\ALU_inst|Mux22~3_combout  & (!\ALU_inst|Mux17~3_combout  & !\ALU_inst|Mux21~3_combout )))

	.dataa(\ALU_inst|Mux23~3_combout ),
	.datab(\ALU_inst|Mux22~3_combout ),
	.datac(\ALU_inst|Mux17~3_combout ),
	.datad(\ALU_inst|Mux21~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~7 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~5 (
// Equation(s):
// \Inst_Fetch_inst3|always0~5_combout  = (!\ALU_inst|Mux12~3_combout  & (!\ALU_inst|Mux11~3_combout  & (!\ALU_inst|Mux10~3_combout  & !\ALU_inst|Mux9~3_combout )))

	.dataa(\ALU_inst|Mux12~3_combout ),
	.datab(\ALU_inst|Mux11~3_combout ),
	.datac(\ALU_inst|Mux10~3_combout ),
	.datad(\ALU_inst|Mux9~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~5 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~6 (
// Equation(s):
// \Inst_Fetch_inst3|always0~6_combout  = (!\ALU_inst|Mux16~3_combout  & (!\ALU_inst|Mux15~3_combout  & (!\ALU_inst|Mux14~3_combout  & !\ALU_inst|Mux13~3_combout )))

	.dataa(\ALU_inst|Mux16~3_combout ),
	.datab(\ALU_inst|Mux15~3_combout ),
	.datac(\ALU_inst|Mux14~3_combout ),
	.datad(\ALU_inst|Mux13~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~6 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~9 (
// Equation(s):
// \Inst_Fetch_inst3|always0~9_combout  = (\Inst_Fetch_inst3|always0~8_combout  & (\Inst_Fetch_inst3|always0~7_combout  & (\Inst_Fetch_inst3|always0~5_combout  & \Inst_Fetch_inst3|always0~6_combout )))

	.dataa(\Inst_Fetch_inst3|always0~8_combout ),
	.datab(\Inst_Fetch_inst3|always0~7_combout ),
	.datac(\Inst_Fetch_inst3|always0~5_combout ),
	.datad(\Inst_Fetch_inst3|always0~6_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~9 .lut_mask = 16'h8000;
defparam \Inst_Fetch_inst3|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~4 (
// Equation(s):
// \Inst_Fetch_inst3|always0~4_combout  = (!\ALU_inst|Mux8~3_combout  & (!\ALU_inst|Mux5~3_combout  & (!\ALU_inst|Mux6~3_combout  & !\ALU_inst|Mux7~3_combout )))

	.dataa(\ALU_inst|Mux8~3_combout ),
	.datab(\ALU_inst|Mux5~3_combout ),
	.datac(\ALU_inst|Mux6~3_combout ),
	.datad(\ALU_inst|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~4 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~0 (
// Equation(s):
// \Inst_Fetch_inst3|always0~0_combout  = (!\ALU_inst|Mux19~3_combout  & (!\ALU_inst|Mux18~3_combout  & (!\ALU_inst|Mux26~3_combout  & !\ALU_inst|Mux20~3_combout )))

	.dataa(\ALU_inst|Mux19~3_combout ),
	.datab(\ALU_inst|Mux18~3_combout ),
	.datac(\ALU_inst|Mux26~3_combout ),
	.datad(\ALU_inst|Mux20~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~0 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \Controller_inst2|Decoder1~2 (
// Equation(s):
// \Controller_inst2|Decoder1~2_combout  = (\VROM_inst10|WideOr1~3_combout  & (\VROM_inst10|WideOr0~0_combout  & (!\VROM_inst10|Equal5~1_combout  & \VROM_inst10|Equal9~1_combout )))

	.dataa(\VROM_inst10|WideOr1~3_combout ),
	.datab(\VROM_inst10|WideOr0~0_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VROM_inst10|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~2 .lut_mask = 16'h0800;
defparam \Controller_inst2|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~1 (
// Equation(s):
// \Inst_Fetch_inst3|always0~1_combout  = (\Controller_inst2|Decoder1~2_combout  & (!\ALU_inst|Mux30~3_combout  & (!\ALU_inst|Mux31~3_combout  & !\ALU_inst|Mux0~1_combout )))

	.dataa(\Controller_inst2|Decoder1~2_combout ),
	.datab(\ALU_inst|Mux30~3_combout ),
	.datac(\ALU_inst|Mux31~3_combout ),
	.datad(\ALU_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~1 .lut_mask = 16'h0002;
defparam \Inst_Fetch_inst3|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~2 (
// Equation(s):
// \Inst_Fetch_inst3|always0~2_combout  = (!\ALU_inst|Mux28~3_combout  & (\Inst_Fetch_inst3|always0~0_combout  & (!\ALU_inst|Mux29~3_combout  & \Inst_Fetch_inst3|always0~1_combout )))

	.dataa(\ALU_inst|Mux28~3_combout ),
	.datab(\Inst_Fetch_inst3|always0~0_combout ),
	.datac(\ALU_inst|Mux29~3_combout ),
	.datad(\Inst_Fetch_inst3|always0~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~2 .lut_mask = 16'h0400;
defparam \Inst_Fetch_inst3|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~3 (
// Equation(s):
// \Inst_Fetch_inst3|always0~3_combout  = (!\ALU_inst|Mux1~3_combout  & (!\ALU_inst|Mux3~3_combout  & (!\ALU_inst|Mux2~3_combout  & !\ALU_inst|Mux4~3_combout )))

	.dataa(\ALU_inst|Mux1~3_combout ),
	.datab(\ALU_inst|Mux3~3_combout ),
	.datac(\ALU_inst|Mux2~3_combout ),
	.datad(\ALU_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~3 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~10 (
// Equation(s):
// \Inst_Fetch_inst3|always0~10_combout  = (\Inst_Fetch_inst3|always0~9_combout  & (\Inst_Fetch_inst3|always0~4_combout  & (\Inst_Fetch_inst3|always0~2_combout  & \Inst_Fetch_inst3|always0~3_combout )))

	.dataa(\Inst_Fetch_inst3|always0~9_combout ),
	.datab(\Inst_Fetch_inst3|always0~4_combout ),
	.datac(\Inst_Fetch_inst3|always0~2_combout ),
	.datad(\Inst_Fetch_inst3|always0~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~10 .lut_mask = 16'h8000;
defparam \Inst_Fetch_inst3|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~18 (
// Equation(s):
// \Inst_Fetch_inst3|PC~18_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~8_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[6]~8_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[6]~8_combout ),
	.datac(\Inst_Fetch_inst3|Add1~8_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~18 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \Controller_inst2|Decoder1~3 (
// Equation(s):
// \Controller_inst2|Decoder1~3_combout  = (\VROM_inst10|WideOr0~0_combout  & (!\VROM_inst10|WideOr1~3_combout  & (!\VROM_inst10|Equal5~1_combout  & !\VROM_inst10|Equal9~1_combout )))

	.dataa(\VROM_inst10|WideOr0~0_combout ),
	.datab(\VROM_inst10|WideOr1~3_combout ),
	.datac(\VROM_inst10|Equal5~1_combout ),
	.datad(\VROM_inst10|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~3 .lut_mask = 16'h0002;
defparam \Controller_inst2|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \Inst_Fetch_inst3|PC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[6] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[7]~10 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[7]~10_combout  = (\Inst_Fetch_inst3|PC [7] & (!\Inst_Fetch_inst3|PC_add4[6]~9 )) # (!\Inst_Fetch_inst3|PC [7] & ((\Inst_Fetch_inst3|PC_add4[6]~9 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[7]~11  = CARRY((!\Inst_Fetch_inst3|PC_add4[6]~9 ) # (!\Inst_Fetch_inst3|PC [7]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[6]~9 ),
	.combout(\Inst_Fetch_inst3|PC_add4[7]~10_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[7]~11 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[7]~10 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~10 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~10_combout  = (\VROM_inst10|WideOr8~combout  & ((\Inst_Fetch_inst3|PC_add4[7]~10_combout  & (\Inst_Fetch_inst3|Add1~9  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[7]~10_combout  & (!\Inst_Fetch_inst3|Add1~9 )))) # 
// (!\VROM_inst10|WideOr8~combout  & ((\Inst_Fetch_inst3|PC_add4[7]~10_combout  & (!\Inst_Fetch_inst3|Add1~9 )) # (!\Inst_Fetch_inst3|PC_add4[7]~10_combout  & ((\Inst_Fetch_inst3|Add1~9 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~11  = CARRY((\VROM_inst10|WideOr8~combout  & (!\Inst_Fetch_inst3|PC_add4[7]~10_combout  & !\Inst_Fetch_inst3|Add1~9 )) # (!\VROM_inst10|WideOr8~combout  & ((!\Inst_Fetch_inst3|Add1~9 ) # (!\Inst_Fetch_inst3|PC_add4[7]~10_combout 
// ))))

	.dataa(\VROM_inst10|WideOr8~combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~9 ),
	.combout(\Inst_Fetch_inst3|Add1~10_combout ),
	.cout(\Inst_Fetch_inst3|Add1~11 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~10 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[7]~4 (
// Equation(s):
// \Inst_Fetch_inst3|PC[7]~4_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~10_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[7]~10_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[7]~10_combout ),
	.datab(\Inst_Fetch_inst3|Add1~10_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[7]~4 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \Inst_Fetch_inst3|PC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[7]~4_combout ),
	.asdata(\VROM_inst10|WideOr8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[7] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[8]~12 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[8]~12_combout  = (\Inst_Fetch_inst3|PC [8] & (\Inst_Fetch_inst3|PC_add4[7]~11  $ (GND))) # (!\Inst_Fetch_inst3|PC [8] & (!\Inst_Fetch_inst3|PC_add4[7]~11  & VCC))
// \Inst_Fetch_inst3|PC_add4[8]~13  = CARRY((\Inst_Fetch_inst3|PC [8] & !\Inst_Fetch_inst3|PC_add4[7]~11 ))

	.dataa(\Inst_Fetch_inst3|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[7]~11 ),
	.combout(\Inst_Fetch_inst3|PC_add4[8]~12_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[8]~13 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[8]~12 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~12 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~12_combout  = (\Inst_Fetch_inst3|PC_add4[8]~12_combout  & (\Inst_Fetch_inst3|Add1~11  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[8]~12_combout  & (!\Inst_Fetch_inst3|Add1~11  & VCC))
// \Inst_Fetch_inst3|Add1~13  = CARRY((\Inst_Fetch_inst3|PC_add4[8]~12_combout  & !\Inst_Fetch_inst3|Add1~11 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~11 ),
	.combout(\Inst_Fetch_inst3|Add1~12_combout ),
	.cout(\Inst_Fetch_inst3|Add1~13 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~12 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~19 (
// Equation(s):
// \Inst_Fetch_inst3|PC~19_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~12_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[8]~12_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[8]~12_combout ),
	.datac(\Inst_Fetch_inst3|Add1~12_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~19 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \Inst_Fetch_inst3|PC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[8] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[9]~14 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[9]~14_combout  = (\Inst_Fetch_inst3|PC [9] & (!\Inst_Fetch_inst3|PC_add4[8]~13 )) # (!\Inst_Fetch_inst3|PC [9] & ((\Inst_Fetch_inst3|PC_add4[8]~13 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[9]~15  = CARRY((!\Inst_Fetch_inst3|PC_add4[8]~13 ) # (!\Inst_Fetch_inst3|PC [9]))

	.dataa(\Inst_Fetch_inst3|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[8]~13 ),
	.combout(\Inst_Fetch_inst3|PC_add4[9]~14_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[9]~15 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[9]~14 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~14 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~14_combout  = (\Inst_Fetch_inst3|PC_add4[9]~14_combout  & (!\Inst_Fetch_inst3|Add1~13 )) # (!\Inst_Fetch_inst3|PC_add4[9]~14_combout  & ((\Inst_Fetch_inst3|Add1~13 ) # (GND)))
// \Inst_Fetch_inst3|Add1~15  = CARRY((!\Inst_Fetch_inst3|Add1~13 ) # (!\Inst_Fetch_inst3|PC_add4[9]~14_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[9]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~13 ),
	.combout(\Inst_Fetch_inst3|Add1~14_combout ),
	.cout(\Inst_Fetch_inst3|Add1~15 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~14 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~20 (
// Equation(s):
// \Inst_Fetch_inst3|PC~20_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~14_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[9]~14_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[9]~14_combout ),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|Add1~14_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~20 .lut_mask = 16'hF0AA;
defparam \Inst_Fetch_inst3|PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \Inst_Fetch_inst3|PC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[9] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[10]~16 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[10]~16_combout  = (\Inst_Fetch_inst3|PC [10] & (\Inst_Fetch_inst3|PC_add4[9]~15  $ (GND))) # (!\Inst_Fetch_inst3|PC [10] & (!\Inst_Fetch_inst3|PC_add4[9]~15  & VCC))
// \Inst_Fetch_inst3|PC_add4[10]~17  = CARRY((\Inst_Fetch_inst3|PC [10] & !\Inst_Fetch_inst3|PC_add4[9]~15 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[9]~15 ),
	.combout(\Inst_Fetch_inst3|PC_add4[10]~16_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[10]~17 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[10]~16 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~16 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~16_combout  = (\Inst_Fetch_inst3|PC_add4[10]~16_combout  & (\Inst_Fetch_inst3|Add1~15  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[10]~16_combout  & (!\Inst_Fetch_inst3|Add1~15  & VCC))
// \Inst_Fetch_inst3|Add1~17  = CARRY((\Inst_Fetch_inst3|PC_add4[10]~16_combout  & !\Inst_Fetch_inst3|Add1~15 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~15 ),
	.combout(\Inst_Fetch_inst3|Add1~16_combout ),
	.cout(\Inst_Fetch_inst3|Add1~17 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~16 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~21 (
// Equation(s):
// \Inst_Fetch_inst3|PC~21_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~16_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[10]~16_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~16_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[10]~16_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~21 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \Inst_Fetch_inst3|PC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[10] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[11]~18 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[11]~18_combout  = (\Inst_Fetch_inst3|PC [11] & (!\Inst_Fetch_inst3|PC_add4[10]~17 )) # (!\Inst_Fetch_inst3|PC [11] & ((\Inst_Fetch_inst3|PC_add4[10]~17 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[11]~19  = CARRY((!\Inst_Fetch_inst3|PC_add4[10]~17 ) # (!\Inst_Fetch_inst3|PC [11]))

	.dataa(\Inst_Fetch_inst3|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[10]~17 ),
	.combout(\Inst_Fetch_inst3|PC_add4[11]~18_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[11]~19 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[11]~18 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~18 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~18_combout  = (\Inst_Fetch_inst3|PC_add4[11]~18_combout  & (!\Inst_Fetch_inst3|Add1~17 )) # (!\Inst_Fetch_inst3|PC_add4[11]~18_combout  & ((\Inst_Fetch_inst3|Add1~17 ) # (GND)))
// \Inst_Fetch_inst3|Add1~19  = CARRY((!\Inst_Fetch_inst3|Add1~17 ) # (!\Inst_Fetch_inst3|PC_add4[11]~18_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[11]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~17 ),
	.combout(\Inst_Fetch_inst3|Add1~18_combout ),
	.cout(\Inst_Fetch_inst3|Add1~19 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~18 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~22 (
// Equation(s):
// \Inst_Fetch_inst3|PC~22_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~18_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[11]~18_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[11]~18_combout ),
	.datac(\Inst_Fetch_inst3|Add1~18_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~22 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \Inst_Fetch_inst3|PC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[11] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[12]~20 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[12]~20_combout  = (\Inst_Fetch_inst3|PC [12] & (\Inst_Fetch_inst3|PC_add4[11]~19  $ (GND))) # (!\Inst_Fetch_inst3|PC [12] & (!\Inst_Fetch_inst3|PC_add4[11]~19  & VCC))
// \Inst_Fetch_inst3|PC_add4[12]~21  = CARRY((\Inst_Fetch_inst3|PC [12] & !\Inst_Fetch_inst3|PC_add4[11]~19 ))

	.dataa(\Inst_Fetch_inst3|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[11]~19 ),
	.combout(\Inst_Fetch_inst3|PC_add4[12]~20_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[12]~21 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[12]~20 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~20 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~20_combout  = (\Inst_Fetch_inst3|PC_add4[12]~20_combout  & (\Inst_Fetch_inst3|Add1~19  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[12]~20_combout  & (!\Inst_Fetch_inst3|Add1~19  & VCC))
// \Inst_Fetch_inst3|Add1~21  = CARRY((\Inst_Fetch_inst3|PC_add4[12]~20_combout  & !\Inst_Fetch_inst3|Add1~19 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~19 ),
	.combout(\Inst_Fetch_inst3|Add1~20_combout ),
	.cout(\Inst_Fetch_inst3|Add1~21 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~20 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~23 (
// Equation(s):
// \Inst_Fetch_inst3|PC~23_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~20_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[12]~20_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~20_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[12]~20_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~23 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \Inst_Fetch_inst3|PC[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[12] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[13]~22 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[13]~22_combout  = (\Inst_Fetch_inst3|PC [13] & (!\Inst_Fetch_inst3|PC_add4[12]~21 )) # (!\Inst_Fetch_inst3|PC [13] & ((\Inst_Fetch_inst3|PC_add4[12]~21 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[13]~23  = CARRY((!\Inst_Fetch_inst3|PC_add4[12]~21 ) # (!\Inst_Fetch_inst3|PC [13]))

	.dataa(\Inst_Fetch_inst3|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[12]~21 ),
	.combout(\Inst_Fetch_inst3|PC_add4[13]~22_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[13]~23 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[13]~22 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~22 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~22_combout  = (\VROM_inst10|WideOr9~0_combout  & ((\Inst_Fetch_inst3|PC_add4[13]~22_combout  & (!\Inst_Fetch_inst3|Add1~21 )) # (!\Inst_Fetch_inst3|PC_add4[13]~22_combout  & ((\Inst_Fetch_inst3|Add1~21 ) # (GND))))) # 
// (!\VROM_inst10|WideOr9~0_combout  & ((\Inst_Fetch_inst3|PC_add4[13]~22_combout  & (\Inst_Fetch_inst3|Add1~21  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[13]~22_combout  & (!\Inst_Fetch_inst3|Add1~21 ))))
// \Inst_Fetch_inst3|Add1~23  = CARRY((\VROM_inst10|WideOr9~0_combout  & ((!\Inst_Fetch_inst3|Add1~21 ) # (!\Inst_Fetch_inst3|PC_add4[13]~22_combout ))) # (!\VROM_inst10|WideOr9~0_combout  & (!\Inst_Fetch_inst3|PC_add4[13]~22_combout  & 
// !\Inst_Fetch_inst3|Add1~21 )))

	.dataa(\VROM_inst10|WideOr9~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[13]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~21 ),
	.combout(\Inst_Fetch_inst3|Add1~22_combout ),
	.cout(\Inst_Fetch_inst3|Add1~23 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~22 .lut_mask = 16'h692B;
defparam \Inst_Fetch_inst3|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~24 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~24_combout  = ((\Inst_Fetch_inst3|PC_add4[14]~24_combout  $ (\VROM_inst10|Equal3~0_combout  $ (!\Inst_Fetch_inst3|Add1~23 )))) # (GND)
// \Inst_Fetch_inst3|Add1~25  = CARRY((\Inst_Fetch_inst3|PC_add4[14]~24_combout  & ((\VROM_inst10|Equal3~0_combout ) # (!\Inst_Fetch_inst3|Add1~23 ))) # (!\Inst_Fetch_inst3|PC_add4[14]~24_combout  & (\VROM_inst10|Equal3~0_combout  & 
// !\Inst_Fetch_inst3|Add1~23 )))

	.dataa(\Inst_Fetch_inst3|PC_add4[14]~24_combout ),
	.datab(\VROM_inst10|Equal3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~23 ),
	.combout(\Inst_Fetch_inst3|Add1~24_combout ),
	.cout(\Inst_Fetch_inst3|Add1~25 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~24 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~26 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~26_combout  = (\VROM_inst10|WideOr8~combout  & ((\Inst_Fetch_inst3|PC_add4[15]~26_combout  & (\Inst_Fetch_inst3|Add1~25  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[15]~26_combout  & (!\Inst_Fetch_inst3|Add1~25 )))) # 
// (!\VROM_inst10|WideOr8~combout  & ((\Inst_Fetch_inst3|PC_add4[15]~26_combout  & (!\Inst_Fetch_inst3|Add1~25 )) # (!\Inst_Fetch_inst3|PC_add4[15]~26_combout  & ((\Inst_Fetch_inst3|Add1~25 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~27  = CARRY((\VROM_inst10|WideOr8~combout  & (!\Inst_Fetch_inst3|PC_add4[15]~26_combout  & !\Inst_Fetch_inst3|Add1~25 )) # (!\VROM_inst10|WideOr8~combout  & ((!\Inst_Fetch_inst3|Add1~25 ) # (!\Inst_Fetch_inst3|PC_add4[15]~26_combout 
// ))))

	.dataa(\VROM_inst10|WideOr8~combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~25 ),
	.combout(\Inst_Fetch_inst3|Add1~26_combout ),
	.cout(\Inst_Fetch_inst3|Add1~27 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~26 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~28 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~28_combout  = (\Inst_Fetch_inst3|PC_add4[16]~28_combout  & (\Inst_Fetch_inst3|Add1~27  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[16]~28_combout  & (!\Inst_Fetch_inst3|Add1~27  & VCC))
// \Inst_Fetch_inst3|Add1~29  = CARRY((\Inst_Fetch_inst3|PC_add4[16]~28_combout  & !\Inst_Fetch_inst3|Add1~27 ))

	.dataa(\Inst_Fetch_inst3|PC_add4[16]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~27 ),
	.combout(\Inst_Fetch_inst3|Add1~28_combout ),
	.cout(\Inst_Fetch_inst3|Add1~29 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~28 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~30 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~30_combout  = (\Inst_Fetch_inst3|PC_add4[17]~30_combout  & (!\Inst_Fetch_inst3|Add1~29 )) # (!\Inst_Fetch_inst3|PC_add4[17]~30_combout  & ((\Inst_Fetch_inst3|Add1~29 ) # (GND)))
// \Inst_Fetch_inst3|Add1~31  = CARRY((!\Inst_Fetch_inst3|Add1~29 ) # (!\Inst_Fetch_inst3|PC_add4[17]~30_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[17]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~29 ),
	.combout(\Inst_Fetch_inst3|Add1~30_combout ),
	.cout(\Inst_Fetch_inst3|Add1~31 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~30 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~32 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~32_combout  = (\Inst_Fetch_inst3|PC_add4[18]~32_combout  & (\Inst_Fetch_inst3|Add1~31  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[18]~32_combout  & (!\Inst_Fetch_inst3|Add1~31  & VCC))
// \Inst_Fetch_inst3|Add1~33  = CARRY((\Inst_Fetch_inst3|PC_add4[18]~32_combout  & !\Inst_Fetch_inst3|Add1~31 ))

	.dataa(\Inst_Fetch_inst3|PC_add4[18]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~31 ),
	.combout(\Inst_Fetch_inst3|Add1~32_combout ),
	.cout(\Inst_Fetch_inst3|Add1~33 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~32 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~34 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~34_combout  = (\Inst_Fetch_inst3|PC_add4[19]~34_combout  & (!\Inst_Fetch_inst3|Add1~33 )) # (!\Inst_Fetch_inst3|PC_add4[19]~34_combout  & ((\Inst_Fetch_inst3|Add1~33 ) # (GND)))
// \Inst_Fetch_inst3|Add1~35  = CARRY((!\Inst_Fetch_inst3|Add1~33 ) # (!\Inst_Fetch_inst3|PC_add4[19]~34_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[19]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~33 ),
	.combout(\Inst_Fetch_inst3|Add1~34_combout ),
	.cout(\Inst_Fetch_inst3|Add1~35 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~34 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~36 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~36_combout  = (\Inst_Fetch_inst3|PC_add4[20]~36_combout  & (\Inst_Fetch_inst3|Add1~35  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[20]~36_combout  & (!\Inst_Fetch_inst3|Add1~35  & VCC))
// \Inst_Fetch_inst3|Add1~37  = CARRY((\Inst_Fetch_inst3|PC_add4[20]~36_combout  & !\Inst_Fetch_inst3|Add1~35 ))

	.dataa(\Inst_Fetch_inst3|PC_add4[20]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~35 ),
	.combout(\Inst_Fetch_inst3|Add1~36_combout ),
	.cout(\Inst_Fetch_inst3|Add1~37 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~36 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~38 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~38_combout  = (\Inst_Fetch_inst3|PC_add4[21]~38_combout  & (!\Inst_Fetch_inst3|Add1~37 )) # (!\Inst_Fetch_inst3|PC_add4[21]~38_combout  & ((\Inst_Fetch_inst3|Add1~37 ) # (GND)))
// \Inst_Fetch_inst3|Add1~39  = CARRY((!\Inst_Fetch_inst3|Add1~37 ) # (!\Inst_Fetch_inst3|PC_add4[21]~38_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[21]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~37 ),
	.combout(\Inst_Fetch_inst3|Add1~38_combout ),
	.cout(\Inst_Fetch_inst3|Add1~39 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~38 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~40 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~40_combout  = (\Inst_Fetch_inst3|PC_add4[22]~40_combout  & (\Inst_Fetch_inst3|Add1~39  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[22]~40_combout  & (!\Inst_Fetch_inst3|Add1~39  & VCC))
// \Inst_Fetch_inst3|Add1~41  = CARRY((\Inst_Fetch_inst3|PC_add4[22]~40_combout  & !\Inst_Fetch_inst3|Add1~39 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[22]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~39 ),
	.combout(\Inst_Fetch_inst3|Add1~40_combout ),
	.cout(\Inst_Fetch_inst3|Add1~41 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~40 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~42 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~42_combout  = (\Inst_Fetch_inst3|PC_add4[23]~42_combout  & (!\Inst_Fetch_inst3|Add1~41 )) # (!\Inst_Fetch_inst3|PC_add4[23]~42_combout  & ((\Inst_Fetch_inst3|Add1~41 ) # (GND)))
// \Inst_Fetch_inst3|Add1~43  = CARRY((!\Inst_Fetch_inst3|Add1~41 ) # (!\Inst_Fetch_inst3|PC_add4[23]~42_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[23]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~41 ),
	.combout(\Inst_Fetch_inst3|Add1~42_combout ),
	.cout(\Inst_Fetch_inst3|Add1~43 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~42 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~44 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~44_combout  = (\Inst_Fetch_inst3|PC_add4[24]~44_combout  & (\Inst_Fetch_inst3|Add1~43  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[24]~44_combout  & (!\Inst_Fetch_inst3|Add1~43  & VCC))
// \Inst_Fetch_inst3|Add1~45  = CARRY((\Inst_Fetch_inst3|PC_add4[24]~44_combout  & !\Inst_Fetch_inst3|Add1~43 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[24]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~43 ),
	.combout(\Inst_Fetch_inst3|Add1~44_combout ),
	.cout(\Inst_Fetch_inst3|Add1~45 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~44 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~46 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~46_combout  = (\Inst_Fetch_inst3|PC_add4[25]~46_combout  & (!\Inst_Fetch_inst3|Add1~45 )) # (!\Inst_Fetch_inst3|PC_add4[25]~46_combout  & ((\Inst_Fetch_inst3|Add1~45 ) # (GND)))
// \Inst_Fetch_inst3|Add1~47  = CARRY((!\Inst_Fetch_inst3|Add1~45 ) # (!\Inst_Fetch_inst3|PC_add4[25]~46_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[25]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~45 ),
	.combout(\Inst_Fetch_inst3|Add1~46_combout ),
	.cout(\Inst_Fetch_inst3|Add1~47 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~46 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[25]~13 (
// Equation(s):
// \Inst_Fetch_inst3|PC[25]~13_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~46_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[25]~46_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[25]~46_combout ),
	.datab(\Inst_Fetch_inst3|Add1~46_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[25]~13 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \Inst_Fetch_inst3|PC[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[25]~13_combout ),
	.asdata(\VROM_inst10|WideOr6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[25] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[26]~48 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[26]~48_combout  = (\Inst_Fetch_inst3|PC [26] & (\Inst_Fetch_inst3|PC_add4[25]~47  $ (GND))) # (!\Inst_Fetch_inst3|PC [26] & (!\Inst_Fetch_inst3|PC_add4[25]~47  & VCC))
// \Inst_Fetch_inst3|PC_add4[26]~49  = CARRY((\Inst_Fetch_inst3|PC [26] & !\Inst_Fetch_inst3|PC_add4[25]~47 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[25]~47 ),
	.combout(\Inst_Fetch_inst3|PC_add4[26]~48_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[26]~49 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[26]~48 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~48 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~48_combout  = (\Inst_Fetch_inst3|PC_add4[26]~48_combout  & (\Inst_Fetch_inst3|Add1~47  $ (GND))) # (!\Inst_Fetch_inst3|PC_add4[26]~48_combout  & (!\Inst_Fetch_inst3|Add1~47  & VCC))
// \Inst_Fetch_inst3|Add1~49  = CARRY((\Inst_Fetch_inst3|PC_add4[26]~48_combout  & !\Inst_Fetch_inst3|Add1~47 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[26]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~47 ),
	.combout(\Inst_Fetch_inst3|Add1~48_combout ),
	.cout(\Inst_Fetch_inst3|Add1~49 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~48 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~28 (
// Equation(s):
// \Inst_Fetch_inst3|PC~28_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~48_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[26]~48_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[26]~48_combout ),
	.datac(\Inst_Fetch_inst3|Add1~48_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~28 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \Inst_Fetch_inst3|PC[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[26] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[27]~50 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[27]~50_combout  = (\Inst_Fetch_inst3|PC [27] & (!\Inst_Fetch_inst3|PC_add4[26]~49 )) # (!\Inst_Fetch_inst3|PC [27] & ((\Inst_Fetch_inst3|PC_add4[26]~49 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[27]~51  = CARRY((!\Inst_Fetch_inst3|PC_add4[26]~49 ) # (!\Inst_Fetch_inst3|PC [27]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[26]~49 ),
	.combout(\Inst_Fetch_inst3|PC_add4[27]~50_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[27]~51 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[27]~50 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~50 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~50_combout  = (\Inst_Fetch_inst3|PC_add4[27]~50_combout  & (!\Inst_Fetch_inst3|Add1~49 )) # (!\Inst_Fetch_inst3|PC_add4[27]~50_combout  & ((\Inst_Fetch_inst3|Add1~49 ) # (GND)))
// \Inst_Fetch_inst3|Add1~51  = CARRY((!\Inst_Fetch_inst3|Add1~49 ) # (!\Inst_Fetch_inst3|PC_add4[27]~50_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[27]~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~49 ),
	.combout(\Inst_Fetch_inst3|Add1~50_combout ),
	.cout(\Inst_Fetch_inst3|Add1~51 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~50 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~29 (
// Equation(s):
// \Inst_Fetch_inst3|PC~29_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~50_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[27]~50_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[27]~50_combout ),
	.datac(\Inst_Fetch_inst3|Add1~50_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~29 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \Inst_Fetch_inst3|PC[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[27] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[28]~0 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[28]~0_combout  = (\Inst_Fetch_inst3|PC [28] & (\Inst_Fetch_inst3|PC_add4[27]~51  $ (GND))) # (!\Inst_Fetch_inst3|PC [28] & (!\Inst_Fetch_inst3|PC_add4[27]~51  & VCC))
// \Inst_Fetch_inst3|jump_target[28]~1  = CARRY((\Inst_Fetch_inst3|PC [28] & !\Inst_Fetch_inst3|PC_add4[27]~51 ))

	.dataa(\Inst_Fetch_inst3|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[27]~51 ),
	.combout(\Inst_Fetch_inst3|jump_target[28]~0_combout ),
	.cout(\Inst_Fetch_inst3|jump_target[28]~1 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[28]~0 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|jump_target[28]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~52 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~52_combout  = (\Inst_Fetch_inst3|jump_target[28]~0_combout  & (\Inst_Fetch_inst3|Add1~51  $ (GND))) # (!\Inst_Fetch_inst3|jump_target[28]~0_combout  & (!\Inst_Fetch_inst3|Add1~51  & VCC))
// \Inst_Fetch_inst3|Add1~53  = CARRY((\Inst_Fetch_inst3|jump_target[28]~0_combout  & !\Inst_Fetch_inst3|Add1~51 ))

	.dataa(\Inst_Fetch_inst3|jump_target[28]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~51 ),
	.combout(\Inst_Fetch_inst3|Add1~52_combout ),
	.cout(\Inst_Fetch_inst3|Add1~53 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~52 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~14 (
// Equation(s):
// \Inst_Fetch_inst3|PC~14_combout  = (\Controller_inst2|Decoder1~3_combout  & (\Inst_Fetch_inst3|jump_target[28]~0_combout )) # (!\Controller_inst2|Decoder1~3_combout  & ((\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~52_combout ))) # 
// (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|jump_target[28]~0_combout ))))

	.dataa(\Inst_Fetch_inst3|jump_target[28]~0_combout ),
	.datab(\Controller_inst2|Decoder1~3_combout ),
	.datac(\Inst_Fetch_inst3|Add1~52_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~14 .lut_mask = 16'hB8AA;
defparam \Inst_Fetch_inst3|PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \Inst_Fetch_inst3|PC[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[28] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[29]~2 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[29]~2_combout  = (\Inst_Fetch_inst3|PC [29] & (!\Inst_Fetch_inst3|jump_target[28]~1 )) # (!\Inst_Fetch_inst3|PC [29] & ((\Inst_Fetch_inst3|jump_target[28]~1 ) # (GND)))
// \Inst_Fetch_inst3|jump_target[29]~3  = CARRY((!\Inst_Fetch_inst3|jump_target[28]~1 ) # (!\Inst_Fetch_inst3|PC [29]))

	.dataa(\Inst_Fetch_inst3|PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|jump_target[28]~1 ),
	.combout(\Inst_Fetch_inst3|jump_target[29]~2_combout ),
	.cout(\Inst_Fetch_inst3|jump_target[29]~3 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[29]~2 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|jump_target[29]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~54 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~54_combout  = (\Inst_Fetch_inst3|jump_target[29]~2_combout  & (!\Inst_Fetch_inst3|Add1~53 )) # (!\Inst_Fetch_inst3|jump_target[29]~2_combout  & ((\Inst_Fetch_inst3|Add1~53 ) # (GND)))
// \Inst_Fetch_inst3|Add1~55  = CARRY((!\Inst_Fetch_inst3|Add1~53 ) # (!\Inst_Fetch_inst3|jump_target[29]~2_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|jump_target[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~53 ),
	.combout(\Inst_Fetch_inst3|Add1~54_combout ),
	.cout(\Inst_Fetch_inst3|Add1~55 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~54 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~15 (
// Equation(s):
// \Inst_Fetch_inst3|PC~15_combout  = (\Controller_inst2|Decoder1~3_combout  & (\Inst_Fetch_inst3|jump_target[29]~2_combout )) # (!\Controller_inst2|Decoder1~3_combout  & ((\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~54_combout ))) # 
// (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|jump_target[29]~2_combout ))))

	.dataa(\Inst_Fetch_inst3|jump_target[29]~2_combout ),
	.datab(\Controller_inst2|Decoder1~3_combout ),
	.datac(\Inst_Fetch_inst3|Add1~54_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~15 .lut_mask = 16'hB8AA;
defparam \Inst_Fetch_inst3|PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \Inst_Fetch_inst3|PC[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[29] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[30]~4 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[30]~4_combout  = (\Inst_Fetch_inst3|PC [30] & (\Inst_Fetch_inst3|jump_target[29]~3  $ (GND))) # (!\Inst_Fetch_inst3|PC [30] & (!\Inst_Fetch_inst3|jump_target[29]~3  & VCC))
// \Inst_Fetch_inst3|jump_target[30]~5  = CARRY((\Inst_Fetch_inst3|PC [30] & !\Inst_Fetch_inst3|jump_target[29]~3 ))

	.dataa(\Inst_Fetch_inst3|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|jump_target[29]~3 ),
	.combout(\Inst_Fetch_inst3|jump_target[30]~4_combout ),
	.cout(\Inst_Fetch_inst3|jump_target[30]~5 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[30]~4 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|jump_target[30]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~56 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~56_combout  = (\Inst_Fetch_inst3|jump_target[30]~4_combout  & (\Inst_Fetch_inst3|Add1~55  $ (GND))) # (!\Inst_Fetch_inst3|jump_target[30]~4_combout  & (!\Inst_Fetch_inst3|Add1~55  & VCC))
// \Inst_Fetch_inst3|Add1~57  = CARRY((\Inst_Fetch_inst3|jump_target[30]~4_combout  & !\Inst_Fetch_inst3|Add1~55 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|jump_target[30]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~55 ),
	.combout(\Inst_Fetch_inst3|Add1~56_combout ),
	.cout(\Inst_Fetch_inst3|Add1~57 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~56 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~16 (
// Equation(s):
// \Inst_Fetch_inst3|PC~16_combout  = (\Controller_inst2|Decoder1~3_combout  & (\Inst_Fetch_inst3|jump_target[30]~4_combout )) # (!\Controller_inst2|Decoder1~3_combout  & ((\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~56_combout ))) # 
// (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|jump_target[30]~4_combout ))))

	.dataa(\Inst_Fetch_inst3|jump_target[30]~4_combout ),
	.datab(\Controller_inst2|Decoder1~3_combout ),
	.datac(\Inst_Fetch_inst3|Add1~56_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~16 .lut_mask = 16'hB8AA;
defparam \Inst_Fetch_inst3|PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \Inst_Fetch_inst3|PC[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[30] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[31]~6 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[31]~6_combout  = \Inst_Fetch_inst3|PC [31] $ (\Inst_Fetch_inst3|jump_target[30]~5 )

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inst_Fetch_inst3|jump_target[30]~5 ),
	.combout(\Inst_Fetch_inst3|jump_target[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[31]~6 .lut_mask = 16'h3C3C;
defparam \Inst_Fetch_inst3|jump_target[31]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~58 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~58_combout  = \Inst_Fetch_inst3|jump_target[31]~6_combout  $ (\Inst_Fetch_inst3|Add1~57 )

	.dataa(\Inst_Fetch_inst3|jump_target[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inst_Fetch_inst3|Add1~57 ),
	.combout(\Inst_Fetch_inst3|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~58 .lut_mask = 16'h5A5A;
defparam \Inst_Fetch_inst3|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~17 (
// Equation(s):
// \Inst_Fetch_inst3|PC~17_combout  = (\Controller_inst2|Decoder1~3_combout  & (\Inst_Fetch_inst3|jump_target[31]~6_combout )) # (!\Controller_inst2|Decoder1~3_combout  & ((\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~58_combout ))) # 
// (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|jump_target[31]~6_combout ))))

	.dataa(\Inst_Fetch_inst3|jump_target[31]~6_combout ),
	.datab(\Controller_inst2|Decoder1~3_combout ),
	.datac(\Inst_Fetch_inst3|Add1~58_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~17 .lut_mask = 16'hB8AA;
defparam \Inst_Fetch_inst3|PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \Inst_Fetch_inst3|PC[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[31] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneive_lcell_comb \VROM_inst10|Equal0~0 (
// Equation(s):
// \VROM_inst10|Equal0~0_combout  = (!\Inst_Fetch_inst3|PC [28] & (!\Inst_Fetch_inst3|PC [29] & (!\Inst_Fetch_inst3|PC [31] & !\Inst_Fetch_inst3|PC [30])))

	.dataa(\Inst_Fetch_inst3|PC [28]),
	.datab(\Inst_Fetch_inst3|PC [29]),
	.datac(\Inst_Fetch_inst3|PC [31]),
	.datad(\Inst_Fetch_inst3|PC [30]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~0 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \VROM_inst10|Equal0~2 (
// Equation(s):
// \VROM_inst10|Equal0~2_combout  = (!\Inst_Fetch_inst3|PC [12] & (!\Inst_Fetch_inst3|PC [11] & (!\Inst_Fetch_inst3|PC [16] & !\Inst_Fetch_inst3|PC [17])))

	.dataa(\Inst_Fetch_inst3|PC [12]),
	.datab(\Inst_Fetch_inst3|PC [11]),
	.datac(\Inst_Fetch_inst3|PC [16]),
	.datad(\Inst_Fetch_inst3|PC [17]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~2 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneive_lcell_comb \VROM_inst10|Equal0~1 (
// Equation(s):
// \VROM_inst10|Equal0~1_combout  = (!\Inst_Fetch_inst3|PC [10] & (!\Inst_Fetch_inst3|PC [6] & (!\Inst_Fetch_inst3|PC [8] & !\Inst_Fetch_inst3|PC [9])))

	.dataa(\Inst_Fetch_inst3|PC [10]),
	.datab(\Inst_Fetch_inst3|PC [6]),
	.datac(\Inst_Fetch_inst3|PC [8]),
	.datad(\Inst_Fetch_inst3|PC [9]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~1 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \VROM_inst10|Equal0~3 (
// Equation(s):
// \VROM_inst10|Equal0~3_combout  = (!\Inst_Fetch_inst3|PC [27] & (!\Inst_Fetch_inst3|PC [22] & (!\Inst_Fetch_inst3|PC [21] & !\Inst_Fetch_inst3|PC [26])))

	.dataa(\Inst_Fetch_inst3|PC [27]),
	.datab(\Inst_Fetch_inst3|PC [22]),
	.datac(\Inst_Fetch_inst3|PC [21]),
	.datad(\Inst_Fetch_inst3|PC [26]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~3 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \VROM_inst10|Equal0~4 (
// Equation(s):
// \VROM_inst10|Equal0~4_combout  = (\VROM_inst10|Equal0~0_combout  & (\VROM_inst10|Equal0~2_combout  & (\VROM_inst10|Equal0~1_combout  & \VROM_inst10|Equal0~3_combout )))

	.dataa(\VROM_inst10|Equal0~0_combout ),
	.datab(\VROM_inst10|Equal0~2_combout ),
	.datac(\VROM_inst10|Equal0~1_combout ),
	.datad(\VROM_inst10|Equal0~3_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~4 .lut_mask = 16'h8000;
defparam \VROM_inst10|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneive_lcell_comb \VROM_inst10|WideOr11~1 (
// Equation(s):
// \VROM_inst10|WideOr11~1_combout  = ((\VROM_inst10|WideOr11~0_combout ) # ((!\VROM_inst10|Equal0~4_combout ) # (!\Inst_Fetch_inst3|PC [4]))) # (!\VROM_inst10|Equal0~7_combout )

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|WideOr11~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [4]),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr11~1 .lut_mask = 16'hDFFF;
defparam \VROM_inst10|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneive_lcell_comb \VROM_inst10|WideOr9~0 (
// Equation(s):
// \VROM_inst10|WideOr9~0_combout  = (\VROM_inst10|WideOr11~1_combout  & (!\VROM_inst10|Equal4~2_combout  & !\VROM_inst10|Equal8~1_combout ))

	.dataa(\VROM_inst10|WideOr11~1_combout ),
	.datab(\VROM_inst10|Equal4~2_combout ),
	.datac(\VROM_inst10|Equal8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr9~0 .lut_mask = 16'h0202;
defparam \VROM_inst10|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[13]~5 (
// Equation(s):
// \Inst_Fetch_inst3|PC[13]~5_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~22_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[13]~22_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~22_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[13]~22_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[13]~5 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneive_lcell_comb \VROM_inst10|WideOr9~0_wirecell (
// Equation(s):
// \VROM_inst10|WideOr9~0_wirecell_combout  = !\VROM_inst10|WideOr9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr9~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr9~0_wirecell .lut_mask = 16'h0F0F;
defparam \VROM_inst10|WideOr9~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \Inst_Fetch_inst3|PC[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[13]~5_combout ),
	.asdata(\VROM_inst10|WideOr9~0_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[13] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[14]~24 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[14]~24_combout  = (\Inst_Fetch_inst3|PC [14] & (\Inst_Fetch_inst3|PC_add4[13]~23  $ (GND))) # (!\Inst_Fetch_inst3|PC [14] & (!\Inst_Fetch_inst3|PC_add4[13]~23  & VCC))
// \Inst_Fetch_inst3|PC_add4[14]~25  = CARRY((\Inst_Fetch_inst3|PC [14] & !\Inst_Fetch_inst3|PC_add4[13]~23 ))

	.dataa(\Inst_Fetch_inst3|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[13]~23 ),
	.combout(\Inst_Fetch_inst3|PC_add4[14]~24_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[14]~25 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[14]~24 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[14]~6 (
// Equation(s):
// \Inst_Fetch_inst3|PC[14]~6_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~24_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[14]~24_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[14]~24_combout ),
	.datab(\Inst_Fetch_inst3|Add1~24_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[14]~6 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \Inst_Fetch_inst3|PC[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[14]~6_combout ),
	.asdata(\VROM_inst10|Equal3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[14] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[15]~26 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[15]~26_combout  = (\Inst_Fetch_inst3|PC [15] & (!\Inst_Fetch_inst3|PC_add4[14]~25 )) # (!\Inst_Fetch_inst3|PC [15] & ((\Inst_Fetch_inst3|PC_add4[14]~25 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[15]~27  = CARRY((!\Inst_Fetch_inst3|PC_add4[14]~25 ) # (!\Inst_Fetch_inst3|PC [15]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[14]~25 ),
	.combout(\Inst_Fetch_inst3|PC_add4[15]~26_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[15]~27 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[15]~26 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[15]~7 (
// Equation(s):
// \Inst_Fetch_inst3|PC[15]~7_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~26_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[15]~26_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~26_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[15]~26_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[15]~7 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \Inst_Fetch_inst3|PC[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[15]~7_combout ),
	.asdata(\VROM_inst10|WideOr8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[15] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[16]~28 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[16]~28_combout  = (\Inst_Fetch_inst3|PC [16] & (\Inst_Fetch_inst3|PC_add4[15]~27  $ (GND))) # (!\Inst_Fetch_inst3|PC [16] & (!\Inst_Fetch_inst3|PC_add4[15]~27  & VCC))
// \Inst_Fetch_inst3|PC_add4[16]~29  = CARRY((\Inst_Fetch_inst3|PC [16] & !\Inst_Fetch_inst3|PC_add4[15]~27 ))

	.dataa(\Inst_Fetch_inst3|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[15]~27 ),
	.combout(\Inst_Fetch_inst3|PC_add4[16]~28_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[16]~29 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[16]~28 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~24 (
// Equation(s):
// \Inst_Fetch_inst3|PC~24_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~28_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[16]~28_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[16]~28_combout ),
	.datac(\Inst_Fetch_inst3|Add1~28_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~24 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \Inst_Fetch_inst3|PC[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[16] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[17]~30 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[17]~30_combout  = (\Inst_Fetch_inst3|PC [17] & (!\Inst_Fetch_inst3|PC_add4[16]~29 )) # (!\Inst_Fetch_inst3|PC [17] & ((\Inst_Fetch_inst3|PC_add4[16]~29 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[17]~31  = CARRY((!\Inst_Fetch_inst3|PC_add4[16]~29 ) # (!\Inst_Fetch_inst3|PC [17]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[16]~29 ),
	.combout(\Inst_Fetch_inst3|PC_add4[17]~30_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[17]~31 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[17]~30 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~25 (
// Equation(s):
// \Inst_Fetch_inst3|PC~25_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~30_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[17]~30_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[17]~30_combout ),
	.datac(\Inst_Fetch_inst3|Add1~30_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~25 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \Inst_Fetch_inst3|PC[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[17] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[18]~32 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[18]~32_combout  = (\Inst_Fetch_inst3|PC [18] & (\Inst_Fetch_inst3|PC_add4[17]~31  $ (GND))) # (!\Inst_Fetch_inst3|PC [18] & (!\Inst_Fetch_inst3|PC_add4[17]~31  & VCC))
// \Inst_Fetch_inst3|PC_add4[18]~33  = CARRY((\Inst_Fetch_inst3|PC [18] & !\Inst_Fetch_inst3|PC_add4[17]~31 ))

	.dataa(\Inst_Fetch_inst3|PC [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[17]~31 ),
	.combout(\Inst_Fetch_inst3|PC_add4[18]~32_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[18]~33 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[18]~32 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[18]~8 (
// Equation(s):
// \Inst_Fetch_inst3|PC[18]~8_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~32_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[18]~32_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~32_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[18]~32_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[18]~8 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \Inst_Fetch_inst3|PC[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[18]~8_combout ),
	.asdata(\VROM_inst10|WideOr7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[18] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[19]~34 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[19]~34_combout  = (\Inst_Fetch_inst3|PC [19] & (!\Inst_Fetch_inst3|PC_add4[18]~33 )) # (!\Inst_Fetch_inst3|PC [19] & ((\Inst_Fetch_inst3|PC_add4[18]~33 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[19]~35  = CARRY((!\Inst_Fetch_inst3|PC_add4[18]~33 ) # (!\Inst_Fetch_inst3|PC [19]))

	.dataa(\Inst_Fetch_inst3|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[18]~33 ),
	.combout(\Inst_Fetch_inst3|PC_add4[19]~34_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[19]~35 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[19]~34 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[19]~9 (
// Equation(s):
// \Inst_Fetch_inst3|PC[19]~9_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~34_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[19]~34_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[19]~34_combout ),
	.datab(\Inst_Fetch_inst3|Add1~34_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[19]~9 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \Inst_Fetch_inst3|PC[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[19]~9_combout ),
	.asdata(\VROM_inst10|WideOr6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[19] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[20]~36 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[20]~36_combout  = (\Inst_Fetch_inst3|PC [20] & (\Inst_Fetch_inst3|PC_add4[19]~35  $ (GND))) # (!\Inst_Fetch_inst3|PC [20] & (!\Inst_Fetch_inst3|PC_add4[19]~35  & VCC))
// \Inst_Fetch_inst3|PC_add4[20]~37  = CARRY((\Inst_Fetch_inst3|PC [20] & !\Inst_Fetch_inst3|PC_add4[19]~35 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[19]~35 ),
	.combout(\Inst_Fetch_inst3|PC_add4[20]~36_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[20]~37 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[20]~36 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[20]~10 (
// Equation(s):
// \Inst_Fetch_inst3|PC[20]~10_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~36_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[20]~36_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~36_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[20]~36_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[20]~10 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \Inst_Fetch_inst3|PC[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[20]~10_combout ),
	.asdata(\VROM_inst10|WideOr5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[20] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[21]~38 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[21]~38_combout  = (\Inst_Fetch_inst3|PC [21] & (!\Inst_Fetch_inst3|PC_add4[20]~37 )) # (!\Inst_Fetch_inst3|PC [21] & ((\Inst_Fetch_inst3|PC_add4[20]~37 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[21]~39  = CARRY((!\Inst_Fetch_inst3|PC_add4[20]~37 ) # (!\Inst_Fetch_inst3|PC [21]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[20]~37 ),
	.combout(\Inst_Fetch_inst3|PC_add4[21]~38_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[21]~39 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[21]~38 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~26 (
// Equation(s):
// \Inst_Fetch_inst3|PC~26_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~38_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[21]~38_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~38_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[21]~38_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~26 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \Inst_Fetch_inst3|PC[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[21] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[22]~40 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[22]~40_combout  = (\Inst_Fetch_inst3|PC [22] & (\Inst_Fetch_inst3|PC_add4[21]~39  $ (GND))) # (!\Inst_Fetch_inst3|PC [22] & (!\Inst_Fetch_inst3|PC_add4[21]~39  & VCC))
// \Inst_Fetch_inst3|PC_add4[22]~41  = CARRY((\Inst_Fetch_inst3|PC [22] & !\Inst_Fetch_inst3|PC_add4[21]~39 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[21]~39 ),
	.combout(\Inst_Fetch_inst3|PC_add4[22]~40_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[22]~41 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[22]~40 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~27 (
// Equation(s):
// \Inst_Fetch_inst3|PC~27_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~40_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[22]~40_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~40_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[22]~40_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~27 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \Inst_Fetch_inst3|PC[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Controller_inst2|Decoder1~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[22] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[23]~42 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[23]~42_combout  = (\Inst_Fetch_inst3|PC [23] & (!\Inst_Fetch_inst3|PC_add4[22]~41 )) # (!\Inst_Fetch_inst3|PC [23] & ((\Inst_Fetch_inst3|PC_add4[22]~41 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[23]~43  = CARRY((!\Inst_Fetch_inst3|PC_add4[22]~41 ) # (!\Inst_Fetch_inst3|PC [23]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[22]~41 ),
	.combout(\Inst_Fetch_inst3|PC_add4[23]~42_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[23]~43 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[23]~42 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[23]~11 (
// Equation(s):
// \Inst_Fetch_inst3|PC[23]~11_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~42_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[23]~42_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[23]~42_combout ),
	.datab(\Inst_Fetch_inst3|Add1~42_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[23]~11 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \Inst_Fetch_inst3|PC[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[23]~11_combout ),
	.asdata(\VROM_inst10|WideOr4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[23] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[24]~12 (
// Equation(s):
// \Inst_Fetch_inst3|PC[24]~12_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~44_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[24]~44_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[24]~44_combout ),
	.datab(\Inst_Fetch_inst3|Add1~44_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[24]~12 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \Inst_Fetch_inst3|PC[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[24]~12_combout ),
	.asdata(\VROM_inst10|WideOr3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[24] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneive_lcell_comb \VROM_inst10|Equal0~6 (
// Equation(s):
// \VROM_inst10|Equal0~6_combout  = (!\Inst_Fetch_inst3|PC [23] & (!\Inst_Fetch_inst3|PC [18] & (!\Inst_Fetch_inst3|PC [19] & !\Inst_Fetch_inst3|PC [20])))

	.dataa(\Inst_Fetch_inst3|PC [23]),
	.datab(\Inst_Fetch_inst3|PC [18]),
	.datac(\Inst_Fetch_inst3|PC [19]),
	.datad(\Inst_Fetch_inst3|PC [20]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~6 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \VROM_inst10|Equal0~5 (
// Equation(s):
// \VROM_inst10|Equal0~5_combout  = (!\Inst_Fetch_inst3|PC [13] & (!\Inst_Fetch_inst3|PC [7] & (!\Inst_Fetch_inst3|PC [15] & !\Inst_Fetch_inst3|PC [14])))

	.dataa(\Inst_Fetch_inst3|PC [13]),
	.datab(\Inst_Fetch_inst3|PC [7]),
	.datac(\Inst_Fetch_inst3|PC [15]),
	.datad(\Inst_Fetch_inst3|PC [14]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~5 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \VROM_inst10|Equal0~7 (
// Equation(s):
// \VROM_inst10|Equal0~7_combout  = (!\Inst_Fetch_inst3|PC [24] & (!\Inst_Fetch_inst3|PC [25] & (\VROM_inst10|Equal0~6_combout  & \VROM_inst10|Equal0~5_combout )))

	.dataa(\Inst_Fetch_inst3|PC [24]),
	.datab(\Inst_Fetch_inst3|PC [25]),
	.datac(\VROM_inst10|Equal0~6_combout ),
	.datad(\VROM_inst10|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~7 .lut_mask = 16'h1000;
defparam \VROM_inst10|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \VROM_inst10|Equal8~0 (
// Equation(s):
// \VROM_inst10|Equal8~0_combout  = (\Inst_Fetch_inst3|PC [5] & (!\Inst_Fetch_inst3|PC [3] & !\Inst_Fetch_inst3|PC [4]))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\Inst_Fetch_inst3|PC [4]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal8~0 .lut_mask = 16'h000A;
defparam \VROM_inst10|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneive_lcell_comb \VROM_inst10|Equal8~1 (
// Equation(s):
// \VROM_inst10|Equal8~1_combout  = (\VROM_inst10|Equal0~7_combout  & (\VROM_inst10|Equal8~0_combout  & (!\Inst_Fetch_inst3|PC [2] & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|Equal8~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal8~1 .lut_mask = 16'h0800;
defparam \VROM_inst10|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \VROM_inst10|WideOr10 (
// Equation(s):
// \VROM_inst10|WideOr10~combout  = (\VROM_inst10|Equal5~1_combout ) # ((\VROM_inst10|Equal8~1_combout ) # (\VROM_inst10|Equal2~1_combout ))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal8~1_combout ),
	.datad(\VROM_inst10|Equal2~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr10 .lut_mask = 16'hFFFA;
defparam \VROM_inst10|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[5]~3 (
// Equation(s):
// \Inst_Fetch_inst3|PC[5]~3_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~6_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[5]~6_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~6_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[5]~6_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[5]~3 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \Inst_Fetch_inst3|PC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[5]~3_combout ),
	.asdata(\VROM_inst10|WideOr10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[5] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \VROM_inst10|Equal5~0 (
// Equation(s):
// \VROM_inst10|Equal5~0_combout  = (\Inst_Fetch_inst3|PC [4] & (!\Inst_Fetch_inst3|PC [5] & (\VROM_inst10|Equal0~7_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\Inst_Fetch_inst3|PC [4]),
	.datab(\Inst_Fetch_inst3|PC [5]),
	.datac(\VROM_inst10|Equal0~7_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal5~0 .lut_mask = 16'h2000;
defparam \VROM_inst10|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \VROM_inst10|DOUT[0] (
// Equation(s):
// \VROM_inst10|DOUT [0] = (\VROM_inst10|Equal9~1_combout ) # ((!\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal5~0_combout  & \Inst_Fetch_inst3|PC [3])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\VROM_inst10|Equal9~1_combout ),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT [0]),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT[0] .lut_mask = 16'hF4F0;
defparam \VROM_inst10|DOUT[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[2]~0 (
// Equation(s):
// \Inst_Fetch_inst3|PC[2]~0_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~0_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[2]~0_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[2]~0_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[2]~0 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \Inst_Fetch_inst3|PC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[2]~0_combout ),
	.asdata(\VROM_inst10|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[2] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[3]~2 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[3]~2_combout  = (\Inst_Fetch_inst3|PC [3] & (!\Inst_Fetch_inst3|PC_add4[2]~1 )) # (!\Inst_Fetch_inst3|PC [3] & ((\Inst_Fetch_inst3|PC_add4[2]~1 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[3]~3  = CARRY((!\Inst_Fetch_inst3|PC_add4[2]~1 ) # (!\Inst_Fetch_inst3|PC [3]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[2]~1 ),
	.combout(\Inst_Fetch_inst3|PC_add4[3]~2_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[3]~3 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[3]~2 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[3]~1 (
// Equation(s):
// \Inst_Fetch_inst3|PC[3]~1_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~2_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[3]~2_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~2_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[3]~2_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[3]~1 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \Inst_Fetch_inst3|PC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[3]~1_combout ),
	.asdata(\VROM_inst10|WideOr12~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[3] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[4]~2 (
// Equation(s):
// \Inst_Fetch_inst3|PC[4]~2_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~4_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[4]~4_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[4]~4_combout ),
	.datab(\Inst_Fetch_inst3|Add1~4_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[4]~2 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \Inst_Fetch_inst3|PC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[4]~2_combout ),
	.asdata(\VROM_inst10|WideOr11~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller_inst2|Decoder1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[4] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \VROM_inst10|Equal4~0 (
// Equation(s):
// \VROM_inst10|Equal4~0_combout  = (\Inst_Fetch_inst3|PC [4] & !\Inst_Fetch_inst3|PC [5])

	.dataa(\Inst_Fetch_inst3|PC [4]),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VROM_inst10|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal4~0 .lut_mask = 16'h0A0A;
defparam \VROM_inst10|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \VROM_inst10|Equal4~2 (
// Equation(s):
// \VROM_inst10|Equal4~2_combout  = (\VROM_inst10|Equal4~0_combout  & (\VROM_inst10|Equal4~1_combout  & (\VROM_inst10|Equal0~4_combout  & \VROM_inst10|Equal0~7_combout )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\VROM_inst10|Equal4~1_combout ),
	.datac(\VROM_inst10|Equal0~4_combout ),
	.datad(\VROM_inst10|Equal0~7_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal4~2 .lut_mask = 16'h8000;
defparam \VROM_inst10|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \VROM_inst10|WideOr8 (
// Equation(s):
// \VROM_inst10|WideOr8~combout  = (\VROM_inst10|Equal4~2_combout ) # ((\VROM_inst10|Equal8~1_combout ) # ((\VROM_inst10|Equal3~0_combout ) # (!\VROM_inst10|WideOr11~1_combout )))

	.dataa(\VROM_inst10|Equal4~2_combout ),
	.datab(\VROM_inst10|Equal8~1_combout ),
	.datac(\VROM_inst10|Equal3~0_combout ),
	.datad(\VROM_inst10|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr8 .lut_mask = 16'hFEFF;
defparam \VROM_inst10|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \Controller_inst2|ALUctr~0 (
// Equation(s):
// \Controller_inst2|ALUctr~0_combout  = (\VROM_inst10|DOUT [0] & (\VROM_inst10|WideOr11~combout  & (!\VROM_inst10|WideOr12~combout  & !\VROM_inst10|WideOr10~combout ))) # (!\VROM_inst10|DOUT [0] & (!\VROM_inst10|WideOr11~combout  & 
// (\VROM_inst10|WideOr12~combout  & \VROM_inst10|WideOr10~combout )))

	.dataa(\VROM_inst10|DOUT [0]),
	.datab(\VROM_inst10|WideOr11~combout ),
	.datac(\VROM_inst10|WideOr12~combout ),
	.datad(\VROM_inst10|WideOr10~combout ),
	.cin(gnd),
	.combout(\Controller_inst2|ALUctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|ALUctr~0 .lut_mask = 16'h1008;
defparam \Controller_inst2|ALUctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \Controller_inst2|Decoder1~0 (
// Equation(s):
// \Controller_inst2|Decoder1~0_combout  = (!\VROM_inst10|Equal5~1_combout  & (\VROM_inst10|WideOr0~0_combout  & \VROM_inst10|WideOr1~3_combout ))

	.dataa(\VROM_inst10|Equal5~1_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr0~0_combout ),
	.datad(\VROM_inst10|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~0 .lut_mask = 16'h5000;
defparam \Controller_inst2|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \Controller_inst2|Selector3~0 (
// Equation(s):
// \Controller_inst2|Selector3~0_combout  = (\VROM_inst10|WideOr8~combout  & (!\VROM_inst10|Equal9~1_combout  & (\Controller_inst2|ALUctr~0_combout  & \Controller_inst2|Decoder1~0_combout )))

	.dataa(\VROM_inst10|WideOr8~combout ),
	.datab(\VROM_inst10|Equal9~1_combout ),
	.datac(\Controller_inst2|ALUctr~0_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Selector3~0 .lut_mask = 16'h2000;
defparam \Controller_inst2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \ALU_inst|Mux0~0 (
// Equation(s):
// \ALU_inst|Mux0~0_combout  = (\Controller_inst2|Selector1~0_combout  & (!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Add1~64_combout  $ (\ALU_inst|Add2~62_combout )))) # (!\Controller_inst2|Selector1~0_combout  & (((\ALU_inst|Add1~64_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add1~64_combout ),
	.datad(\ALU_inst|Add2~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~0 .lut_mask = 16'h3470;
defparam \ALU_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \ALU_inst|Mux0~1 (
// Equation(s):
// \ALU_inst|Mux0~1_combout  = (\Controller_inst2|Selector3~0_combout  & (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|Mux0~4_combout ) # (\ALU_inst|Mux0~0_combout )))) # (!\Controller_inst2|Selector3~0_combout  & (\ALU_inst|Mux0~0_combout  & 
// ((\Controller_inst2|Selector1~0_combout ) # (\RegFile_inst|Mux0~4_combout ))))

	.dataa(\Controller_inst2|Selector3~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|Mux0~4_combout ),
	.datad(\ALU_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~1 .lut_mask = 16'h7620;
defparam \ALU_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|DOUT[31]~64 (
// Equation(s):
// \VRAM_inst11|DOUT[31]~64_combout  = (\VRAM_inst11|regs~553_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~553_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[31]~64 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \VRAM_inst11|DOUT[30]~65 (
// Equation(s):
// \VRAM_inst11|DOUT[30]~65_combout  = (\VRAM_inst11|regs~563_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\VRAM_inst11|regs~563_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[30]~65 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|DOUT[29]~66 (
// Equation(s):
// \VRAM_inst11|DOUT[29]~66_combout  = (\VRAM_inst11|regs~573_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VRAM_inst11|regs~573_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[29]~66 .lut_mask = 16'hCC4C;
defparam \VRAM_inst11|DOUT[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|DOUT[28]~67 (
// Equation(s):
// \VRAM_inst11|DOUT[28]~67_combout  = (\VRAM_inst11|regs~583_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~583_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[28]~67 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|DOUT[27]~68 (
// Equation(s):
// \VRAM_inst11|DOUT[27]~68_combout  = (\VRAM_inst11|regs~593_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~593_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[27]~68 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|DOUT[26]~69 (
// Equation(s):
// \VRAM_inst11|DOUT[26]~69_combout  = (\VRAM_inst11|regs~603_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VRAM_inst11|regs~603_combout ),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[26]~69_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[26]~69 .lut_mask = 16'hD0F0;
defparam \VRAM_inst11|DOUT[26]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|DOUT[25]~70 (
// Equation(s):
// \VRAM_inst11|DOUT[25]~70_combout  = (\VRAM_inst11|regs~613_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~613_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[25]~70_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[25]~70 .lut_mask = 16'hDF00;
defparam \VRAM_inst11|DOUT[25]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|DOUT[24]~71 (
// Equation(s):
// \VRAM_inst11|DOUT[24]~71_combout  = (\VRAM_inst11|regs~623_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~623_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[24]~71_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[24]~71 .lut_mask = 16'hDF00;
defparam \VRAM_inst11|DOUT[24]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[23]~72 (
// Equation(s):
// \VRAM_inst11|DOUT[23]~72_combout  = (\VRAM_inst11|regs~633_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~633_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[23]~72 .lut_mask = 16'hDF00;
defparam \VRAM_inst11|DOUT[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|DOUT[22]~73 (
// Equation(s):
// \VRAM_inst11|DOUT[22]~73_combout  = (\VRAM_inst11|regs~643_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~643_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[22]~73_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[22]~73 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[22]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|DOUT[21]~74 (
// Equation(s):
// \VRAM_inst11|DOUT[21]~74_combout  = (\VRAM_inst11|regs~653_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~653_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[21]~74_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[21]~74 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[21]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|DOUT[20]~75 (
// Equation(s):
// \VRAM_inst11|DOUT[20]~75_combout  = (\VRAM_inst11|regs~663_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~663_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[20]~75_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[20]~75 .lut_mask = 16'hBF00;
defparam \VRAM_inst11|DOUT[20]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[19]~76 (
// Equation(s):
// \VRAM_inst11|DOUT[19]~76_combout  = (\VRAM_inst11|regs~673_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VRAM_inst11|regs~673_combout ),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[19]~76_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[19]~76 .lut_mask = 16'hC4CC;
defparam \VRAM_inst11|DOUT[19]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \VRAM_inst11|DOUT[18]~77 (
// Equation(s):
// \VRAM_inst11|DOUT[18]~77_combout  = (\VRAM_inst11|regs~683_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\Inst_Fetch_inst3|PC [2])) # (!\VROM_inst10|Equal5~0_combout )))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VRAM_inst11|regs~683_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[18]~77_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[18]~77 .lut_mask = 16'hD0F0;
defparam \VRAM_inst11|DOUT[18]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|DOUT[17]~78 (
// Equation(s):
// \VRAM_inst11|DOUT[17]~78_combout  = (\VRAM_inst11|regs~693_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~693_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[17]~78_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[17]~78 .lut_mask = 16'hDF00;
defparam \VRAM_inst11|DOUT[17]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|DOUT[16]~79 (
// Equation(s):
// \VRAM_inst11|DOUT[16]~79_combout  = (\VRAM_inst11|regs~703_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VRAM_inst11|regs~703_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[16]~79_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[16]~79 .lut_mask = 16'hCC4C;
defparam \VRAM_inst11|DOUT[16]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \VRAM_inst11|DOUT[15]~80 (
// Equation(s):
// \VRAM_inst11|DOUT[15]~80_combout  = (\VRAM_inst11|regs~713_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~713_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[15]~80 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[14]~81 (
// Equation(s):
// \VRAM_inst11|DOUT[14]~81_combout  = (\VRAM_inst11|regs~723_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~723_combout ),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[14]~81 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \VRAM_inst11|DOUT[13]~82 (
// Equation(s):
// \VRAM_inst11|DOUT[13]~82_combout  = (\VRAM_inst11|regs~733_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\VRAM_inst11|regs~733_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[13]~82 .lut_mask = 16'hBF00;
defparam \VRAM_inst11|DOUT[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|DOUT[12]~83 (
// Equation(s):
// \VRAM_inst11|DOUT[12]~83_combout  = (\VRAM_inst11|regs~743_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\VRAM_inst11|regs~743_combout ),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[12]~83 .lut_mask = 16'hF070;
defparam \VRAM_inst11|DOUT[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \VRAM_inst11|DOUT[11]~84 (
// Equation(s):
// \VRAM_inst11|DOUT[11]~84_combout  = (\VRAM_inst11|regs~753_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\Inst_Fetch_inst3|PC [2])) # (!\VROM_inst10|Equal5~0_combout )))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VRAM_inst11|regs~753_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[11]~84_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[11]~84 .lut_mask = 16'hF700;
defparam \VRAM_inst11|DOUT[11]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|DOUT[10]~85 (
// Equation(s):
// \VRAM_inst11|DOUT[10]~85_combout  = (\VRAM_inst11|regs~763_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\VRAM_inst11|regs~763_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[10]~85 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|DOUT[9]~86 (
// Equation(s):
// \VRAM_inst11|DOUT[9]~86_combout  = (\VRAM_inst11|regs~773_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\VRAM_inst11|regs~773_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[9]~86_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[9]~86 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[9]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|DOUT[8]~87 (
// Equation(s):
// \VRAM_inst11|DOUT[8]~87_combout  = (\VRAM_inst11|regs~783_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\VRAM_inst11|regs~783_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[8]~87 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|DOUT[7]~88 (
// Equation(s):
// \VRAM_inst11|DOUT[7]~88_combout  = (\VRAM_inst11|regs~793_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\Inst_Fetch_inst3|PC [2])) # (!\VROM_inst10|Equal5~0_combout )))

	.dataa(\VROM_inst10|Equal5~0_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VRAM_inst11|regs~793_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[7]~88 .lut_mask = 16'hDF00;
defparam \VRAM_inst11|DOUT[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|DOUT[6]~89 (
// Equation(s):
// \VRAM_inst11|DOUT[6]~89_combout  = (\VRAM_inst11|regs~803_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\VRAM_inst11|regs~803_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[6]~89 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \VRAM_inst11|DOUT[5]~90 (
// Equation(s):
// \VRAM_inst11|DOUT[5]~90_combout  = (\VRAM_inst11|regs~813_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\Inst_Fetch_inst3|PC [2])) # (!\VROM_inst10|Equal5~0_combout )))

	.dataa(\VRAM_inst11|regs~813_combout ),
	.datab(\VROM_inst10|Equal5~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[5]~90 .lut_mask = 16'hAA2A;
defparam \VRAM_inst11|DOUT[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|DOUT[4]~91 (
// Equation(s):
// \VRAM_inst11|DOUT[4]~91_combout  = (\VRAM_inst11|regs~823_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\Inst_Fetch_inst3|PC [2]) # (!\VROM_inst10|Equal5~0_combout ))))

	.dataa(\VRAM_inst11|regs~823_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal5~0_combout ),
	.datad(\Inst_Fetch_inst3|PC [2]),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[4]~91 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \VRAM_inst11|DOUT[3]~92 (
// Equation(s):
// \VRAM_inst11|DOUT[3]~92_combout  = (\VRAM_inst11|regs~833_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~833_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[3]~92 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|DOUT[2]~93 (
// Equation(s):
// \VRAM_inst11|DOUT[2]~93_combout  = (\VRAM_inst11|regs~843_combout  & (((\Inst_Fetch_inst3|PC [3]) # (!\VROM_inst10|Equal5~0_combout )) # (!\Inst_Fetch_inst3|PC [2])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\VRAM_inst11|regs~843_combout ),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[2]~93 .lut_mask = 16'hC4CC;
defparam \VRAM_inst11|DOUT[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[1]~94 (
// Equation(s):
// \VRAM_inst11|DOUT[1]~94_combout  = (\VRAM_inst11|regs~853_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\VRAM_inst11|regs~853_combout ),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[1]~94 .lut_mask = 16'h8AAA;
defparam \VRAM_inst11|DOUT[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \VRAM_inst11|DOUT[0]~95 (
// Equation(s):
// \VRAM_inst11|DOUT[0]~95_combout  = (\VRAM_inst11|regs~863_combout  & ((\Inst_Fetch_inst3|PC [3]) # ((!\VROM_inst10|Equal5~0_combout ) # (!\Inst_Fetch_inst3|PC [2]))))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\VRAM_inst11|regs~863_combout ),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal5~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[0]~95 .lut_mask = 16'h8CCC;
defparam \VRAM_inst11|DOUT[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \MUX_inst6|RES[31]~8 (
// Equation(s):
// \MUX_inst6|RES[31]~8_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux32~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux32~3_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux32~3_combout ),
	.datad(\RegFile_inst|Mux32~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[31]~8 .lut_mask = 16'hA820;
defparam \MUX_inst6|RES[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneive_lcell_comb \MUX_inst6|RES[30]~9 (
// Equation(s):
// \MUX_inst6|RES[30]~9_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux33~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux33~3_combout )))))

	.dataa(\RegFile_inst|Mux33~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux33~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[30]~9 .lut_mask = 16'h8C80;
defparam \MUX_inst6|RES[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneive_lcell_comb \MUX_inst6|RES[29]~10 (
// Equation(s):
// \MUX_inst6|RES[29]~10_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux34~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux34~3_combout )))))

	.dataa(\RegFile_inst|Mux34~1_combout ),
	.datab(\RegFile_inst|Mux34~3_combout ),
	.datac(\VROM_inst10|WideOr1~4_combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[29]~10 .lut_mask = 16'hA0C0;
defparam \MUX_inst6|RES[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \MUX_inst6|RES[28]~11 (
// Equation(s):
// \MUX_inst6|RES[28]~11_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux35~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux35~3_combout ))))

	.dataa(\RegFile_inst|Mux35~3_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux35~1_combout ),
	.datad(\VROM_inst10|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[28]~11 .lut_mask = 16'hE200;
defparam \MUX_inst6|RES[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \MUX_inst6|RES[27]~12 (
// Equation(s):
// \MUX_inst6|RES[27]~12_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux36~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux36~3_combout ))))

	.dataa(\RegFile_inst|Mux36~3_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux36~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[27]~12 .lut_mask = 16'hC808;
defparam \MUX_inst6|RES[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \MUX_inst6|RES[26]~13 (
// Equation(s):
// \MUX_inst6|RES[26]~13_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux37~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux37~3_combout )))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux37~1_combout ),
	.datac(\RegFile_inst|Mux37~3_combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[26]~13 .lut_mask = 16'h88A0;
defparam \MUX_inst6|RES[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \MUX_inst6|RES[25]~14 (
// Equation(s):
// \MUX_inst6|RES[25]~14_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux38~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux38~3_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux38~3_combout ),
	.datad(\RegFile_inst|Mux38~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[25]~14 .lut_mask = 16'hA820;
defparam \MUX_inst6|RES[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneive_lcell_comb \MUX_inst6|RES[24]~15 (
// Equation(s):
// \MUX_inst6|RES[24]~15_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux39~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux39~3_combout ))))

	.dataa(\RegFile_inst|Mux39~3_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\VROM_inst10|WideOr1~4_combout ),
	.datad(\RegFile_inst|Mux39~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[24]~15 .lut_mask = 16'hE020;
defparam \MUX_inst6|RES[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneive_lcell_comb \MUX_inst6|RES[23]~16 (
// Equation(s):
// \MUX_inst6|RES[23]~16_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux40~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux40~3_combout ))))

	.dataa(\RegFile_inst|Mux40~3_combout ),
	.datab(\RegFile_inst|Mux40~1_combout ),
	.datac(\VROM_inst10|WideOr1~4_combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[23]~16 .lut_mask = 16'hC0A0;
defparam \MUX_inst6|RES[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \MUX_inst6|RES[22]~17 (
// Equation(s):
// \MUX_inst6|RES[22]~17_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux41~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux41~3_combout )))))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\RegFile_inst|Mux41~1_combout ),
	.datad(\RegFile_inst|Mux41~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[22]~17 .lut_mask = 16'hC480;
defparam \MUX_inst6|RES[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \MUX_inst6|RES[21]~18 (
// Equation(s):
// \MUX_inst6|RES[21]~18_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux42~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux42~3_combout )))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux42~1_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux42~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[21]~18 .lut_mask = 16'h8A80;
defparam \MUX_inst6|RES[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \MUX_inst6|RES[20]~19 (
// Equation(s):
// \MUX_inst6|RES[20]~19_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux43~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux43~3_combout )))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux43~1_combout ),
	.datad(\RegFile_inst|Mux43~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[20]~19 .lut_mask = 16'hA280;
defparam \MUX_inst6|RES[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneive_lcell_comb \MUX_inst6|RES[19]~20 (
// Equation(s):
// \MUX_inst6|RES[19]~20_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux44~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux44~3_combout )))))

	.dataa(\RegFile_inst|Mux44~1_combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux44~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[19]~20 .lut_mask = 16'h8C80;
defparam \MUX_inst6|RES[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \MUX_inst6|RES[18]~21 (
// Equation(s):
// \MUX_inst6|RES[18]~21_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux45~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux45~3_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux45~3_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux45~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[18]~21 .lut_mask = 16'hA808;
defparam \MUX_inst6|RES[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \MUX_inst6|RES[17]~22 (
// Equation(s):
// \MUX_inst6|RES[17]~22_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux46~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux46~3_combout )))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux46~1_combout ),
	.datad(\RegFile_inst|Mux46~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[17]~22 .lut_mask = 16'hA280;
defparam \MUX_inst6|RES[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneive_lcell_comb \MUX_inst6|RES[16]~23 (
// Equation(s):
// \MUX_inst6|RES[16]~23_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux47~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux47~3_combout )))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux47~1_combout ),
	.datac(\RegFile_inst|Mux47~3_combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[16]~23 .lut_mask = 16'h88A0;
defparam \MUX_inst6|RES[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \MUX_inst6|RES[15]~24 (
// Equation(s):
// \MUX_inst6|RES[15]~24_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux48~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux48~3_combout ))))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(\RegFile_inst|Mux48~3_combout ),
	.datac(\RegFile_inst|Mux48~1_combout ),
	.datad(\VROM_inst10|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[15]~24 .lut_mask = 16'hE400;
defparam \MUX_inst6|RES[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneive_lcell_comb \MUX_inst6|RES[14]~25 (
// Equation(s):
// \MUX_inst6|RES[14]~25_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux49~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux49~3_combout ))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux49~3_combout ),
	.datac(\RegFile_inst|Mux49~1_combout ),
	.datad(\VROM_inst10|WideOr5~combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[14]~25 .lut_mask = 16'hA088;
defparam \MUX_inst6|RES[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \MUX_inst6|RES[10]~26 (
// Equation(s):
// \MUX_inst6|RES[10]~26_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux53~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux53~3_combout ))))

	.dataa(\RegFile_inst|Mux53~3_combout ),
	.datab(\RegFile_inst|Mux53~1_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\VROM_inst10|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[10]~26 .lut_mask = 16'hCA00;
defparam \MUX_inst6|RES[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneive_lcell_comb \MUX_inst6|RES[9]~27 (
// Equation(s):
// \MUX_inst6|RES[9]~27_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux54~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux54~3_combout )))))

	.dataa(\RegFile_inst|Mux54~1_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\VROM_inst10|WideOr1~4_combout ),
	.datad(\RegFile_inst|Mux54~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[9]~27 .lut_mask = 16'hB080;
defparam \MUX_inst6|RES[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \MUX_inst6|RES[8]~28 (
// Equation(s):
// \MUX_inst6|RES[8]~28_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux55~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux55~3_combout )))))

	.dataa(\VROM_inst10|WideOr1~4_combout ),
	.datab(\RegFile_inst|Mux55~1_combout ),
	.datac(\VROM_inst10|WideOr5~combout ),
	.datad(\RegFile_inst|Mux55~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[8]~28 .lut_mask = 16'h8A80;
defparam \MUX_inst6|RES[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \MUX_inst6|RES[7]~29 (
// Equation(s):
// \MUX_inst6|RES[7]~29_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux56~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux56~3_combout )))))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(\RegFile_inst|Mux56~1_combout ),
	.datac(\RegFile_inst|Mux56~3_combout ),
	.datad(\VROM_inst10|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[7]~29 .lut_mask = 16'hD800;
defparam \MUX_inst6|RES[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \MUX_inst6|RES[6]~30 (
// Equation(s):
// \MUX_inst6|RES[6]~30_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux57~1_combout ))) # (!\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux57~3_combout ))))

	.dataa(\RegFile_inst|Mux57~3_combout ),
	.datab(\VROM_inst10|WideOr5~combout ),
	.datac(\RegFile_inst|Mux57~1_combout ),
	.datad(\VROM_inst10|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[6]~30 .lut_mask = 16'hE200;
defparam \MUX_inst6|RES[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \MUX_inst6|RES[4]~31 (
// Equation(s):
// \MUX_inst6|RES[4]~31_combout  = (\VROM_inst10|WideOr1~4_combout  & ((\VROM_inst10|WideOr5~combout  & (\RegFile_inst|Mux59~1_combout )) # (!\VROM_inst10|WideOr5~combout  & ((\RegFile_inst|Mux59~3_combout )))))

	.dataa(\VROM_inst10|WideOr5~combout ),
	.datab(\VROM_inst10|WideOr1~4_combout ),
	.datac(\RegFile_inst|Mux59~1_combout ),
	.datad(\RegFile_inst|Mux59~3_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[4]~31 .lut_mask = 16'hC480;
defparam \MUX_inst6|RES[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

assign ALU_RES[31] = \ALU_RES[31]~output_o ;

assign ALU_RES[30] = \ALU_RES[30]~output_o ;

assign ALU_RES[29] = \ALU_RES[29]~output_o ;

assign ALU_RES[28] = \ALU_RES[28]~output_o ;

assign ALU_RES[27] = \ALU_RES[27]~output_o ;

assign ALU_RES[26] = \ALU_RES[26]~output_o ;

assign ALU_RES[25] = \ALU_RES[25]~output_o ;

assign ALU_RES[24] = \ALU_RES[24]~output_o ;

assign ALU_RES[23] = \ALU_RES[23]~output_o ;

assign ALU_RES[22] = \ALU_RES[22]~output_o ;

assign ALU_RES[21] = \ALU_RES[21]~output_o ;

assign ALU_RES[20] = \ALU_RES[20]~output_o ;

assign ALU_RES[19] = \ALU_RES[19]~output_o ;

assign ALU_RES[18] = \ALU_RES[18]~output_o ;

assign ALU_RES[17] = \ALU_RES[17]~output_o ;

assign ALU_RES[16] = \ALU_RES[16]~output_o ;

assign ALU_RES[15] = \ALU_RES[15]~output_o ;

assign ALU_RES[14] = \ALU_RES[14]~output_o ;

assign ALU_RES[13] = \ALU_RES[13]~output_o ;

assign ALU_RES[12] = \ALU_RES[12]~output_o ;

assign ALU_RES[11] = \ALU_RES[11]~output_o ;

assign ALU_RES[10] = \ALU_RES[10]~output_o ;

assign ALU_RES[9] = \ALU_RES[9]~output_o ;

assign ALU_RES[8] = \ALU_RES[8]~output_o ;

assign ALU_RES[7] = \ALU_RES[7]~output_o ;

assign ALU_RES[6] = \ALU_RES[6]~output_o ;

assign ALU_RES[5] = \ALU_RES[5]~output_o ;

assign ALU_RES[4] = \ALU_RES[4]~output_o ;

assign ALU_RES[3] = \ALU_RES[3]~output_o ;

assign ALU_RES[2] = \ALU_RES[2]~output_o ;

assign ALU_RES[1] = \ALU_RES[1]~output_o ;

assign ALU_RES[0] = \ALU_RES[0]~output_o ;

assign regA[31] = \regA[31]~output_o ;

assign regA[30] = \regA[30]~output_o ;

assign regA[29] = \regA[29]~output_o ;

assign regA[28] = \regA[28]~output_o ;

assign regA[27] = \regA[27]~output_o ;

assign regA[26] = \regA[26]~output_o ;

assign regA[25] = \regA[25]~output_o ;

assign regA[24] = \regA[24]~output_o ;

assign regA[23] = \regA[23]~output_o ;

assign regA[22] = \regA[22]~output_o ;

assign regA[21] = \regA[21]~output_o ;

assign regA[20] = \regA[20]~output_o ;

assign regA[19] = \regA[19]~output_o ;

assign regA[18] = \regA[18]~output_o ;

assign regA[17] = \regA[17]~output_o ;

assign regA[16] = \regA[16]~output_o ;

assign regA[15] = \regA[15]~output_o ;

assign regA[14] = \regA[14]~output_o ;

assign regA[13] = \regA[13]~output_o ;

assign regA[12] = \regA[12]~output_o ;

assign regA[11] = \regA[11]~output_o ;

assign regA[10] = \regA[10]~output_o ;

assign regA[9] = \regA[9]~output_o ;

assign regA[8] = \regA[8]~output_o ;

assign regA[7] = \regA[7]~output_o ;

assign regA[6] = \regA[6]~output_o ;

assign regA[5] = \regA[5]~output_o ;

assign regA[4] = \regA[4]~output_o ;

assign regA[3] = \regA[3]~output_o ;

assign regA[2] = \regA[2]~output_o ;

assign regA[1] = \regA[1]~output_o ;

assign regA[0] = \regA[0]~output_o ;

assign Instruction[31] = \Instruction[31]~output_o ;

assign Instruction[30] = \Instruction[30]~output_o ;

assign Instruction[29] = \Instruction[29]~output_o ;

assign Instruction[28] = \Instruction[28]~output_o ;

assign Instruction[27] = \Instruction[27]~output_o ;

assign Instruction[26] = \Instruction[26]~output_o ;

assign Instruction[25] = \Instruction[25]~output_o ;

assign Instruction[24] = \Instruction[24]~output_o ;

assign Instruction[23] = \Instruction[23]~output_o ;

assign Instruction[22] = \Instruction[22]~output_o ;

assign Instruction[21] = \Instruction[21]~output_o ;

assign Instruction[20] = \Instruction[20]~output_o ;

assign Instruction[19] = \Instruction[19]~output_o ;

assign Instruction[18] = \Instruction[18]~output_o ;

assign Instruction[17] = \Instruction[17]~output_o ;

assign Instruction[16] = \Instruction[16]~output_o ;

assign Instruction[15] = \Instruction[15]~output_o ;

assign Instruction[14] = \Instruction[14]~output_o ;

assign Instruction[13] = \Instruction[13]~output_o ;

assign Instruction[12] = \Instruction[12]~output_o ;

assign Instruction[11] = \Instruction[11]~output_o ;

assign Instruction[10] = \Instruction[10]~output_o ;

assign Instruction[9] = \Instruction[9]~output_o ;

assign Instruction[8] = \Instruction[8]~output_o ;

assign Instruction[7] = \Instruction[7]~output_o ;

assign Instruction[6] = \Instruction[6]~output_o ;

assign Instruction[5] = \Instruction[5]~output_o ;

assign Instruction[4] = \Instruction[4]~output_o ;

assign Instruction[3] = \Instruction[3]~output_o ;

assign Instruction[2] = \Instruction[2]~output_o ;

assign Instruction[1] = \Instruction[1]~output_o ;

assign Instruction[0] = \Instruction[0]~output_o ;

assign Inst_Addr[31] = \Inst_Addr[31]~output_o ;

assign Inst_Addr[30] = \Inst_Addr[30]~output_o ;

assign Inst_Addr[29] = \Inst_Addr[29]~output_o ;

assign Inst_Addr[28] = \Inst_Addr[28]~output_o ;

assign Inst_Addr[27] = \Inst_Addr[27]~output_o ;

assign Inst_Addr[26] = \Inst_Addr[26]~output_o ;

assign Inst_Addr[25] = \Inst_Addr[25]~output_o ;

assign Inst_Addr[24] = \Inst_Addr[24]~output_o ;

assign Inst_Addr[23] = \Inst_Addr[23]~output_o ;

assign Inst_Addr[22] = \Inst_Addr[22]~output_o ;

assign Inst_Addr[21] = \Inst_Addr[21]~output_o ;

assign Inst_Addr[20] = \Inst_Addr[20]~output_o ;

assign Inst_Addr[19] = \Inst_Addr[19]~output_o ;

assign Inst_Addr[18] = \Inst_Addr[18]~output_o ;

assign Inst_Addr[17] = \Inst_Addr[17]~output_o ;

assign Inst_Addr[16] = \Inst_Addr[16]~output_o ;

assign Inst_Addr[15] = \Inst_Addr[15]~output_o ;

assign Inst_Addr[14] = \Inst_Addr[14]~output_o ;

assign Inst_Addr[13] = \Inst_Addr[13]~output_o ;

assign Inst_Addr[12] = \Inst_Addr[12]~output_o ;

assign Inst_Addr[11] = \Inst_Addr[11]~output_o ;

assign Inst_Addr[10] = \Inst_Addr[10]~output_o ;

assign Inst_Addr[9] = \Inst_Addr[9]~output_o ;

assign Inst_Addr[8] = \Inst_Addr[8]~output_o ;

assign Inst_Addr[7] = \Inst_Addr[7]~output_o ;

assign Inst_Addr[6] = \Inst_Addr[6]~output_o ;

assign Inst_Addr[5] = \Inst_Addr[5]~output_o ;

assign Inst_Addr[4] = \Inst_Addr[4]~output_o ;

assign Inst_Addr[3] = \Inst_Addr[3]~output_o ;

assign Inst_Addr[2] = \Inst_Addr[2]~output_o ;

assign Inst_Addr[1] = \Inst_Addr[1]~output_o ;

assign Inst_Addr[0] = \Inst_Addr[0]~output_o ;

assign RAM_OUT[31] = \RAM_OUT[31]~output_o ;

assign RAM_OUT[30] = \RAM_OUT[30]~output_o ;

assign RAM_OUT[29] = \RAM_OUT[29]~output_o ;

assign RAM_OUT[28] = \RAM_OUT[28]~output_o ;

assign RAM_OUT[27] = \RAM_OUT[27]~output_o ;

assign RAM_OUT[26] = \RAM_OUT[26]~output_o ;

assign RAM_OUT[25] = \RAM_OUT[25]~output_o ;

assign RAM_OUT[24] = \RAM_OUT[24]~output_o ;

assign RAM_OUT[23] = \RAM_OUT[23]~output_o ;

assign RAM_OUT[22] = \RAM_OUT[22]~output_o ;

assign RAM_OUT[21] = \RAM_OUT[21]~output_o ;

assign RAM_OUT[20] = \RAM_OUT[20]~output_o ;

assign RAM_OUT[19] = \RAM_OUT[19]~output_o ;

assign RAM_OUT[18] = \RAM_OUT[18]~output_o ;

assign RAM_OUT[17] = \RAM_OUT[17]~output_o ;

assign RAM_OUT[16] = \RAM_OUT[16]~output_o ;

assign RAM_OUT[15] = \RAM_OUT[15]~output_o ;

assign RAM_OUT[14] = \RAM_OUT[14]~output_o ;

assign RAM_OUT[13] = \RAM_OUT[13]~output_o ;

assign RAM_OUT[12] = \RAM_OUT[12]~output_o ;

assign RAM_OUT[11] = \RAM_OUT[11]~output_o ;

assign RAM_OUT[10] = \RAM_OUT[10]~output_o ;

assign RAM_OUT[9] = \RAM_OUT[9]~output_o ;

assign RAM_OUT[8] = \RAM_OUT[8]~output_o ;

assign RAM_OUT[7] = \RAM_OUT[7]~output_o ;

assign RAM_OUT[6] = \RAM_OUT[6]~output_o ;

assign RAM_OUT[5] = \RAM_OUT[5]~output_o ;

assign RAM_OUT[4] = \RAM_OUT[4]~output_o ;

assign RAM_OUT[3] = \RAM_OUT[3]~output_o ;

assign RAM_OUT[2] = \RAM_OUT[2]~output_o ;

assign RAM_OUT[1] = \RAM_OUT[1]~output_o ;

assign RAM_OUT[0] = \RAM_OUT[0]~output_o ;

assign rs[4] = \rs[4]~output_o ;

assign rs[3] = \rs[3]~output_o ;

assign rs[2] = \rs[2]~output_o ;

assign rs[1] = \rs[1]~output_o ;

assign rs[0] = \rs[0]~output_o ;

assign rt[4] = \rt[4]~output_o ;

assign rt[3] = \rt[3]~output_o ;

assign rt[2] = \rt[2]~output_o ;

assign rt[1] = \rt[1]~output_o ;

assign rt[0] = \rt[0]~output_o ;

assign rd[4] = \rd[4]~output_o ;

assign rd[3] = \rd[3]~output_o ;

assign rd[2] = \rd[2]~output_o ;

assign rd[1] = \rd[1]~output_o ;

assign rd[0] = \rd[0]~output_o ;

assign busB_selected[31] = \busB_selected[31]~output_o ;

assign busB_selected[30] = \busB_selected[30]~output_o ;

assign busB_selected[29] = \busB_selected[29]~output_o ;

assign busB_selected[28] = \busB_selected[28]~output_o ;

assign busB_selected[27] = \busB_selected[27]~output_o ;

assign busB_selected[26] = \busB_selected[26]~output_o ;

assign busB_selected[25] = \busB_selected[25]~output_o ;

assign busB_selected[24] = \busB_selected[24]~output_o ;

assign busB_selected[23] = \busB_selected[23]~output_o ;

assign busB_selected[22] = \busB_selected[22]~output_o ;

assign busB_selected[21] = \busB_selected[21]~output_o ;

assign busB_selected[20] = \busB_selected[20]~output_o ;

assign busB_selected[19] = \busB_selected[19]~output_o ;

assign busB_selected[18] = \busB_selected[18]~output_o ;

assign busB_selected[17] = \busB_selected[17]~output_o ;

assign busB_selected[16] = \busB_selected[16]~output_o ;

assign busB_selected[15] = \busB_selected[15]~output_o ;

assign busB_selected[14] = \busB_selected[14]~output_o ;

assign busB_selected[13] = \busB_selected[13]~output_o ;

assign busB_selected[12] = \busB_selected[12]~output_o ;

assign busB_selected[11] = \busB_selected[11]~output_o ;

assign busB_selected[10] = \busB_selected[10]~output_o ;

assign busB_selected[9] = \busB_selected[9]~output_o ;

assign busB_selected[8] = \busB_selected[8]~output_o ;

assign busB_selected[7] = \busB_selected[7]~output_o ;

assign busB_selected[6] = \busB_selected[6]~output_o ;

assign busB_selected[5] = \busB_selected[5]~output_o ;

assign busB_selected[4] = \busB_selected[4]~output_o ;

assign busB_selected[3] = \busB_selected[3]~output_o ;

assign busB_selected[2] = \busB_selected[2]~output_o ;

assign busB_selected[1] = \busB_selected[1]~output_o ;

assign busB_selected[0] = \busB_selected[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
