                                        
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 15, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source setup.tcl
set begintime [clock seconds]
1481255301
open_mw_lib ./work
{work}
open_mw_cel ${modname}_init
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: Opened "cortex_soc_init.CEL;1" from "/afs/unity.ncsu.edu/users/a/aravill/ece720another/proj3/pr/work" library. (MWUI-068)
{cortex_soc_init}
place_opt -effort high -optimize_dft -congestion -continue_on_missing_scandef
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p95v125c.db'
Loading db file '/ncsu/synopsys2015/icc/libraries/syn/gtech.db'
Information: linking reference library : /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)

  Linking design 'cortex_soc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               cortex_soc_init.CEL, etc
  saed32lvt_ss0p95v125c (library) /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p95v125c.db
  dw_foundation.sldb (library) /ncsu/synopsys2015/icc/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : Yes
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Placement utilization is 100.43%. (PSYN-427)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
 Collecting Buffer Trees ... Found 450

 Processing Buffer Trees ... 

Warning: New port 'memctl_v4/U_hiu/IN0' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hsel_mem'. (PSYN-850)
Warning: New port 'memctl_v4/IN0' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hsel_mem'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN1' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/haddr[8]'. (PSYN-850)
Warning: New port 'memctl_v4/IN1' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/haddr[8]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN2' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/haddr[5]'. (PSYN-850)
Warning: New port 'memctl_v4/IN2' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/haddr[5]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN3' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/haddr[4]'. (PSYN-850)
Warning: New port 'memctl_v4/IN3' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/haddr[4]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN4' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/haddr[3]'. (PSYN-850)
Warning: New port 'memctl_v4/IN4' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/haddr[3]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN5' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/haddr[2]'. (PSYN-850)
Warning: New port 'memctl_v4/IN5' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/haddr[2]'. (PSYN-850)
    [45]  10% ...
    [90]  20% ...
Warning: New port 'memctl_v4/U_hiu/IN6' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[13]'. (PSYN-850)
Warning: New port 'memctl_v4/IN6' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[13]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN7' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[2]'. (PSYN-850)
Warning: New port 'memctl_v4/IN7' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[2]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN8' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[3]'. (PSYN-850)
Warning: New port 'memctl_v4/IN8' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[3]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN9' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[11]'. (PSYN-850)
Warning: New port 'memctl_v4/IN9' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[11]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN10' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[15]'. (PSYN-850)
Warning: New port 'memctl_v4/IN10' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[15]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN11' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[7]'. (PSYN-850)
Warning: New port 'memctl_v4/IN11' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[7]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN12' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[5]'. (PSYN-850)
Warning: New port 'memctl_v4/IN12' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[5]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN13' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[19]'. (PSYN-850)
Warning: New port 'memctl_v4/IN13' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[19]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN14' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[21]'. (PSYN-850)
Warning: New port 'memctl_v4/IN14' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[21]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN15' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[30]'. (PSYN-850)
Warning: New port 'memctl_v4/IN15' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[30]'. (PSYN-850)
    [135]  30% ...
Warning: New port 'memctl_v4/U_hiu/IN16' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[6]'. (PSYN-850)
Warning: New port 'memctl_v4/IN16' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[6]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN17' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[12]'. (PSYN-850)
Warning: New port 'memctl_v4/IN17' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[12]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN18' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[22]'. (PSYN-850)
Warning: New port 'memctl_v4/IN18' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[22]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN19' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[10]'. (PSYN-850)
Warning: New port 'memctl_v4/IN19' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[10]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN20' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[18]'. (PSYN-850)
Warning: New port 'memctl_v4/IN20' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[18]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN21' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[17]'. (PSYN-850)
Warning: New port 'memctl_v4/IN21' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[17]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN22' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[14]'. (PSYN-850)
Warning: New port 'memctl_v4/IN22' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[14]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN23' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[20]'. (PSYN-850)
Warning: New port 'memctl_v4/IN23' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[20]'. (PSYN-850)
    [180]  40% ...
Warning: New port 'memctl_v4/U_hiu/IN24' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[1]'. (PSYN-850)
Warning: New port 'memctl_v4/IN24' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[1]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN25' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[4]'. (PSYN-850)
Warning: New port 'memctl_v4/IN25' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[4]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN26' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[8]'. (PSYN-850)
Warning: New port 'memctl_v4/IN26' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[8]'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN27' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hwdata[0]'. (PSYN-850)
Warning: New port 'memctl_v4/IN27' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hwdata[0]'. (PSYN-850)
    [225]  50% ...
    [270]  60% ...
    [315]  70% ...
Warning: New port 'memctl_v4/U_miu/IN1' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hiu_burst_size[0]'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN2' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hiu_burst_size[1]'. (PSYN-850)
    [360]  80% ...
Warning: New port 'memctl_v4/U_miu/IN3' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hiu_burst_size[2]'. (PSYN-850)
    [405]  90% ...
Warning: New port 'memctl_v4/U_miu/IN4' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN31' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN32' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN5' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN33' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN34' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN29' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN38' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN38' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN35' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN30' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN39' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN39' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN6' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN31' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN36' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN32' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN40' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN40' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN37' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN33' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN41' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN41' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN7' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN38' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN8' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN34' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN42' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN42' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN9' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN35' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN43' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN43' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN10' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN39' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN11' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN36' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN44' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN44' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN12' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN40' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN41' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN37' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN45' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN45' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'u_cortexm0ds/u_logic/IN46' is generated to sub_module 'u_cortexm0ds/u_logic' as an additional of original port 'u_cortexm0ds/u_logic/hreset_n'. (PSYN-850)
Warning: New port 'u_cortexm0ds/IN46' is generated to sub_module 'u_cortexm0ds' as an additional of original port 'u_cortexm0ds/HRESETn'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN13' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN38' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN42' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN39' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
Warning: New port 'memctl_v4/IN40' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/hresetn'. (PSYN-850)
    [450] 100% ...
    [450] 100% Done ...

Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_12_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_bank_addr_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_bank_addr_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_7_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_9_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_8_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_6_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_11_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_14_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_13_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_15_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_rd_pop_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_10_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_addr_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_rd_end_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_cs_n_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_dqm_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_dqm_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_dqm_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_dqm_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_6_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_6_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_7_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_7_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_8_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_8_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_9_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_9_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_10_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_10_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_11_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_11_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_12_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_12_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_13_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_13_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_14_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_14_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_wr_data_reg_15_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_ddr_wr_data_reg_15_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_dqs_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_i2_dqs_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_dqs_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_i2_dqs_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_s_rd_dqs_mask_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_ras_n_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_we_n_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_cas_n_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_dout_valid_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_dout_valid_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_28_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_27_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_29_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_30_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_31_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_21_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_13_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_25_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_22_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_14_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_6_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_17_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_9_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_26_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_20_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_12_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_23_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_15_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_7_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_19_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_11_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_18_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_10_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_24_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_16_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_8_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_wr_data_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_pre_dqm_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_dqm_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_pre_dqm_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_dqm_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_pre_dqm_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_dqm_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_pre_dqm_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_dqm_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_12_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_13_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_14_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_14_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_13_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_12_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_11_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_11_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_10_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_10_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_9_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_9_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_8_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_8_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_7_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_7_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_6_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_6_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_col_addr_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_col_addr_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_rd_dqs_mask_d_reg_5_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_rd_dqs_mask_d_reg_4_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_rd_dqs_mask_d_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_r_pre_dqs_hclk_2x_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_amble_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_amble_mute_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_dout_valid_flag_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_data_mask_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_data_mask_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_data_mask_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_data_mask_reg_3_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_dqs_mask_end_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_rd_dqs_mask_d_reg_2_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_rd_dqs_mask_d_reg_1_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_ddrwr_rd_dqs_mask_d_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_pre_rd_dqs_mask_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_s_rd_start_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_bank_addr_reg_0_' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_r_bank_addr_reg_1_' will be removed. (OPT-1207)

Information: Automatic high-fanout synthesis deletes 3700 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 533 new cells. (PSYN-864)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  Total 8 nets to be assigned.
Information: Updating design information... (UID-85)
Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 2.44  TNS: 1459.95  Number of Violating Paths: 781

  Nets with DRC Violations: 0
  Total moveable cell area: 43358.5
  Total fixed cell area: 0.0
  Total physical cell area: 43358.5
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   43358.5      2.44    1459.9       0.0                          
    0:00:13   43538.4      2.44    1459.8       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   43538.4      2.44    1459.8       0.0                          
    0:00:15   43646.9      1.75    1084.5       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:16   43778.1      1.47     884.0       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:17   43869.6      1.34     806.1       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:17   43874.9      1.26     761.6       0.0 u_cortexm0ds/u_logic/Nt03z4_reg/D
    0:00:18   43879.7      1.23     749.1       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:19   43908.5      1.15     695.2       0.0 u_cortexm0ds/u_logic/Mcz2z4_reg/D
    0:00:19   43912.0      1.08     661.0       0.0 u_cortexm0ds/u_logic/Orj2z4_reg/D
    0:00:20   43924.5      1.03     637.6       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:21   44007.6      1.00     617.6       0.0 u_cortexm0ds/u_logic/Gci2z4_reg/D
    0:00:22   44092.2      0.95     593.8       0.0 u_cortexm0ds/u_logic/Asr2z4_reg/D
    0:00:23   44137.2      0.92     586.7       0.0 u_cortexm0ds/u_logic/Gf73z4_reg/D
    0:00:23   44174.0      0.91     579.7       0.0 u_cortexm0ds/u_logic/Arv2z4_reg/D
    0:00:24   44219.8      0.90     574.8       0.0 u_cortexm0ds/u_logic/M3e3z4_reg/D
    0:00:25   44259.2      0.89     567.3       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:26   44311.0      0.87     553.4       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:26   44358.3      0.82     520.5       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:27   44388.0      0.79     500.5       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:28   44443.7      0.77     488.9       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:28   44470.9      0.75     473.3       0.0 u_cortexm0ds/u_logic/A8h3z4_reg/D
    0:00:29   44501.1      0.73     461.0       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:29   44542.0      0.71     448.7       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:30   44579.1      0.70     441.5       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:31   44601.5      0.69     432.8       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:31   44610.2      0.68     426.7       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:32   44630.5      0.67     421.5       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:32   44631.5      0.67     421.0       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:32   44628.7      0.67     413.7       0.0 u_cortexm0ds/u_logic/Pgf3z4_reg/D
    0:00:33   44631.5      0.66     406.3       0.0 u_cortexm0ds/u_logic/Hpd3z4_reg/D
    0:00:33   44633.0      0.66     403.4       0.0 u_cortexm0ds/u_logic/Asr2z4_reg/D
    0:00:33   44631.2      0.65     400.5       0.0 u_cortexm0ds/u_logic/Ii63z4_reg/D
    0:00:34   44645.2      0.65     398.8       0.0 u_cortexm0ds/u_logic/B5u2z4_reg/D
    0:00:34   44644.0      0.64     396.9       0.0 u_cortexm0ds/u_logic/Unm2z4_reg/D
    0:00:35   44653.6      0.63     391.4       0.0 u_cortexm0ds/u_logic/Unm2z4_reg/D
    0:00:35   44652.3      0.63     388.2       0.0 u_cortexm0ds/u_logic/B5u2z4_reg/D
    0:00:35   44655.4      0.63     386.2       0.0 u_cortexm0ds/u_logic/Vr33z4_reg/D
    0:00:36   44669.1      0.62     384.1       0.0 u_cortexm0ds/u_logic/Unm2z4_reg/D
    0:00:36   44674.4      0.62     378.4       0.0 u_cortexm0ds/u_logic/Unm2z4_reg/D
    0:00:36   44684.9      0.61     377.9       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:37   44701.4      0.61     375.6       0.0 u_cortexm0ds/u_logic/Nz83z4_reg/D
    0:00:37   44723.8      0.61     371.8       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:37   44720.2      0.60     370.3       0.0 u_cortexm0ds/u_logic/Fhx2z4_reg/D
    0:00:38   44748.2      0.60     368.3       0.0 u_cortexm0ds/u_logic/Rht2z4_reg/D
    0:00:38   44762.1      0.60     367.5       0.0 u_cortexm0ds/u_logic/Wor2z4_reg/D
    0:00:38   44764.9      0.59     366.5       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:39   44771.8      0.59     364.7       0.0 u_cortexm0ds/u_logic/V4d3z4_reg/D
    0:00:39   44783.5      0.59     360.3       0.0 u_cortexm0ds/u_logic/V4d3z4_reg/D
    0:00:40   44787.0      0.58     355.5       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:40   44774.6      0.57     350.7       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:40   44781.7      0.57     346.8       0.0 u_cortexm0ds/u_logic/V4d3z4_reg/D
    0:00:41   44786.8      0.56     343.1       0.0 u_cortexm0ds/u_logic/Tr63z4_reg/D
    0:00:41   44793.9      0.55     338.6       0.0 u_cortexm0ds/u_logic/V4d3z4_reg/D
    0:00:41   44811.2      0.55     338.2       0.0 u_cortexm0ds/u_logic/Wor2z4_reg/D
    0:00:42   44826.2      0.54     331.3       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:42   44843.2      0.54     330.4       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:42   44840.7      0.53     325.0       0.0 u_cortexm0ds/u_logic/F473z4_reg/D
    0:00:42   44843.2      0.52     321.6       0.0 u_cortexm0ds/u_logic/Orj2z4_reg/D
    0:00:43   44857.4      0.52     318.6       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:43   44865.8      0.52     315.7       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:44   44875.7      0.51     314.9       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:44   44882.6      0.51     312.7       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:44   44915.1      0.50     302.3       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:45   44918.9      0.49     297.7       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:45   44924.8      0.48     287.7       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:45   44927.3      0.47     284.7       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:46   44935.2      0.46     276.4       0.0 u_cortexm0ds/u_logic/Orj2z4_reg/D
    0:00:46   44936.5      0.45     274.9       0.0 u_cortexm0ds/u_logic/Jbu2z4_reg/D
    0:00:46   44937.7      0.45     272.8       0.0 u_cortexm0ds/u_logic/Q6e3z4_reg/D
    0:00:47   44946.1      0.45     270.1       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:47   44934.9      0.44     268.2       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:47   44934.9      0.44     266.6       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:48   44932.4      0.43     264.2       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:48   44944.9      0.43     262.1       0.0 u_cortexm0ds/u_logic/Skh3z4_reg/D
    0:00:48   44959.3      0.43     258.4       0.0 u_cortexm0ds/u_logic/Wor2z4_reg/D
    0:00:48   44958.1      0.42     256.9       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:49   44958.3      0.42     253.7       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:49   44967.7      0.42     250.9       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:49   44989.1      0.41     247.0       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:50   44986.3      0.40     242.0       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:50   44983.2      0.40     239.1       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:51   44986.8      0.40     238.6       0.0 u_cortexm0ds/u_logic/B5u2z4_reg/D
    0:00:51   44990.6      0.39     236.0       0.0 u_cortexm0ds/u_logic/B5u2z4_reg/D
    0:00:51   44993.4      0.39     235.5       0.0 u_cortexm0ds/u_logic/B5u2z4_reg/D
    0:00:52   44985.5      0.39     235.2       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:52   44982.0      0.39     234.0       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:52   44975.1      0.39     232.4       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:53   44991.4      0.38     230.0       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:53   44995.7      0.38     227.8       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:53   45005.1      0.38     226.7       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:54   45034.1      0.38     224.5       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:54   45049.1      0.37     223.4       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:55   45044.0      0.37     222.2       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:55   45038.6      0.37     221.7       0.0 u_cortexm0ds/u_logic/Y873z4_reg/D
    0:00:55   45044.5      0.37     221.2       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:56   45058.2      0.37     221.0       0.0 htrans_s[1]              
    0:00:56   45058.7      0.36     219.0       0.0 htrans_s[1]              
    0:00:56   45060.0      0.36     217.6       0.0 htrans_s[1]              
    0:00:57   45072.4      0.36     216.1       0.0 memctl_v4/U_hiu/U_afifo_f_core_ready_reg/D
    0:00:57   45072.7      0.36     215.0       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:57   45068.9      0.36     213.1       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:58   45069.9      0.36     212.4       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:58   45068.4      0.36     211.8       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:58   45072.4      0.35     211.2       0.0 u_cortexm0ds/u_logic/W5s2z4_reg/D
    0:00:59   45074.5      0.35     211.0       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:59   45071.7      0.35     209.5       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:00:59   45075.2      0.35     208.7       0.0 u_cortexm0ds/u_logic/I0e3z4_reg/D
    0:01:00   45074.2      0.35     208.6       0.0                          
    0:01:00   45074.2      0.35     207.5       0.0                          
    0:01:01   45072.9      0.35     206.5       0.0                          
    0:01:01   45076.8      0.35     206.0       0.0                          
    0:01:01   45086.7      0.35     205.5       0.0                          
    0:01:01   45093.5      0.35     205.1       0.0                          
    0:01:02   45085.1      0.35     204.6       0.0                          
    0:01:02   45077.8      0.35     204.1       0.0                          
    0:01:02   45080.6      0.35     203.4       0.0                          
    0:01:02   45085.7      0.35     202.9       0.0                          
    0:01:02   45085.9      0.35     201.9       0.0                          
    0:01:02   45083.6      0.35     201.7       0.0                          
    0:01:03   45081.1      0.35     201.6       0.0                          
    0:01:03   45083.4      0.35     201.5       0.0                          
    0:01:03   45083.6      0.35     201.5       0.0                          
    0:01:03   45082.9      0.35     200.9       0.0                          
    0:01:03   45078.3      0.35     200.2       0.0                          
    0:01:04   45061.3      0.35     199.1       0.0                          
    0:01:04   45020.1      0.35     197.7       0.0                          
    0:01:04   45012.0      0.35     196.7       0.0                          
    0:01:04   45001.5      0.35     196.0       0.0                          
    0:01:04   44964.2      0.35     194.9       0.0                          
    0:01:05   44941.6      0.35     193.9       0.0                          
    0:01:05   44937.5      0.35     193.3       0.0                          
    0:01:05   44954.8      0.35     193.1       0.0                          
    0:01:08   43425.6      0.35     194.0       0.0                          
    0:01:08   43425.6      0.35     194.0       0.0                          
    0:01:08   43445.4      0.35     193.6       0.0                          
    0:01:08   43445.4      0.35     193.6       0.0                          
    0:01:09   43445.4      0.35     193.6       0.0                          
    0:01:10   42593.3      0.35     193.5       0.0                          
    0:01:10   42593.3      0.35     193.5       0.0                          
    0:01:10   42591.7      0.35     194.5       0.0                          
    0:01:10   42591.7      0.35     194.5       0.0                          
    0:01:11   42595.3      0.35     193.0       0.0                          
    0:01:11   42595.3      0.35     193.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.35  TNS: 192.96  Number of Violating Paths: 634

  Nets with DRC Violations: 0
  Total moveable cell area: 42595.3
  Total fixed cell area: 0.0
  Total physical cell area: 42595.3
  Core area: (1000 1000 224136 223376)


  No hold constraints



Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:49:43 2016
****************************************
Std cell utilization: 85.84%  (167603/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (167603/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        167603   sites, (non-fixed:167603 fixed:0)
                      13392    cells, (non-fixed:13392  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.23 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:49:43 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 13392 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:49:45 2016
****************************************

avg cell displacement:    0.574 um ( 0.34 row height)
max cell displacement:    2.524 um ( 1.51 row height)
std deviation:            0.316 um ( 0.19 row height)
number of cell moved:     13392 cells (out of 13392 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.20  TNS: 83.50  Number of Violating Paths: 607

  Nets with DRC Violations: 0
  Total moveable cell area: 42595.3
  Total fixed cell area: 0.0
  Total physical cell area: 42595.3
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24   42595.3      0.20      83.5       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:25   42617.9      0.17      75.7       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:25   42672.3      0.15      73.0       0.0 u_cortexm0ds/u_logic/Ug63z4_reg/D
    0:01:26   42701.5      0.15      70.0       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:27   42734.6      0.14      65.3       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:27   42749.1      0.14      64.1       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:28   42755.9      0.13      61.8       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:28   42771.2      0.13      58.4       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:29   42757.4      0.13      57.0       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:29   42761.8      0.12      56.3       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:30   42768.1      0.11      51.2       0.0 u_cortexm0ds/u_logic/Tki2z4_reg/D
    0:01:30   42774.0      0.11      51.0       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:31   42780.6      0.10      48.6       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:31   42792.8      0.10      47.0       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:32   42811.6      0.10      45.2       0.0 u_cortexm0ds/u_logic/Rd63z4_reg/D
    0:01:32   42816.1      0.10      44.5       0.0 u_cortexm0ds/u_logic/No93z4_reg/D
    0:01:33   42820.7      0.09      42.4       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:33   42827.3      0.09      40.5       0.0 u_cortexm0ds/u_logic/Kf23z4_reg/D
    0:01:34   42847.2      0.09      39.9       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:34   42853.3      0.08      38.8       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:35   42871.0      0.08      37.8       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:35   42877.7      0.08      36.3       0.0 u_cortexm0ds/u_logic/Fxu2z4_reg/D
    0:01:36   42888.1      0.08      36.0       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:36   42910.2      0.08      35.4       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:37   42925.2      0.07      34.5       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:38   42929.8      0.07      33.6       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:38   42935.3      0.07      33.3       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:38   42937.4      0.07      33.2       0.0 u_cortexm0ds/u_logic/Kf23z4_reg/D
    0:01:39   42940.7      0.07      32.3       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:40   42940.7      0.07      32.2       0.0 u_cortexm0ds/u_logic/X563z4_reg/D
    0:01:40   42939.4      0.07      31.6       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:40   42940.2      0.07      31.1       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:40   42944.7      0.07      29.3       0.0 u_cortexm0ds/u_logic/Fxu2z4_reg/D
    0:01:41   42953.9      0.07      29.1       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:41   42961.0      0.07      28.6       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:41   42971.2      0.06      27.2       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:01:42   42970.2      0.06      26.9       0.0 u_cortexm0ds/u_logic/Y1u2z4_reg/D
    0:01:42   42977.3      0.06      26.4       0.0 u_cortexm0ds/u_logic/Mt13z4_reg/D
    0:01:42   42995.1      0.06      23.3       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:42   42994.3      0.06      22.8       0.0 u_cortexm0ds/u_logic/Ibe3z4_reg/D
    0:01:43   42997.1      0.06      22.2       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:43   43005.5      0.05      19.4       0.0 u_cortexm0ds/u_logic/Ibe3z4_reg/D
    0:01:43   42996.1      0.05      17.7       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:44   42996.3      0.05      16.8       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:44   43002.7      0.04      16.7       0.0 htrans_s[1]              
    0:01:44   43007.3      0.04      15.9       0.0 u_cortexm0ds/u_logic/Anq2z4_reg/D
    0:01:45   43015.7      0.04      15.6       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:45   43026.8      0.04      14.7       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:45   43059.1      0.04      14.0       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:46   43072.8      0.04      13.4       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:46   43083.5      0.04      12.8       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:46   43112.0      0.04      12.5       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:46   43117.3      0.03      11.4       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:47   43125.7      0.03      10.5       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:47   43123.7      0.03       9.6       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:47   43133.8      0.03       8.6       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:48   43135.4      0.03       7.3       0.0 u_cortexm0ds/u_logic/Tki2z4_reg/D
    0:01:48   43151.4      0.02       6.4       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:48   43150.3      0.02       5.5       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:49   43148.8      0.02       5.0       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:49   43149.1      0.02       3.8       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:49   43158.2      0.02       3.4       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:50   43159.8      0.02       2.8       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:50   43176.5      0.02       2.6       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:50   43165.1      0.01       2.4       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:51   43199.4      0.01       2.0       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:51   43199.4      0.01       1.7       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:51   43199.1      0.01       1.1       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:52   43210.8      0.01       0.8       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:52   43213.9      0.01       0.6       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:53   43205.0      0.01       0.4       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:53   43215.7      0.01       0.3       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:53   43215.2      0.00       0.1       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:54   43199.4      0.00       0.1       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:01:54   43202.2      0.00       0.1       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:54   43198.9      0.00       0.0       0.0 u_cortexm0ds/u_logic/Tki2z4_reg/D
    0:01:55   43195.1      0.00       0.0       0.0 u_cortexm0ds/u_logic/If33z4_reg/D
    0:01:55   43194.8      0.00       0.0       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:55   43196.3      0.00       0.0       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:01:55   43197.4      0.00       0.0       0.0 u_cortexm0ds/u_logic/Mi13z4_reg/D
    0:01:56   43197.6      0.00       0.0       0.0 u_cortexm0ds/u_logic/R6v2z4_reg/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:56   43197.6      0.00       0.0       0.0                          
    0:01:56   43197.6      0.00       0.0       0.0                          
    0:01:57   42405.5      0.00       0.0       0.0                          
    0:01:58   42405.5      0.00       0.0       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:58   42405.5      0.00       0.0       0.0                          
    0:01:58   42405.5      0.00       0.0       0.0                          
    0:01:58   42405.5      0.00       0.0       0.0                          
    0:02:00   41520.0      0.01       0.2       0.0                          
    0:02:00   41520.0      0.01       0.2       0.0                          
    0:02:00   41517.5      0.01       0.6       0.0                          
    0:02:00   41517.5      0.01       0.6       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:02:01   41587.9      0.00       0.0       0.0 u_cortexm0ds/u_logic/Wnv2z4_reg/D
    0:02:01   41597.3      0.00       0.0       0.0                          
    0:02:01   41597.3      0.00       0.0       0.0                          
    0:02:01   41597.3      0.00       0.0       0.0                          
    0:02:02   41507.1      0.00       0.0       0.0                          
    0:02:03   41507.1      0.00       0.0       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:02:03   41508.1      0.00       0.0       0.0                          
    0:02:03   41508.1      0.00       0.0       0.0                          
    0:02:03   41508.1      0.00       0.0       0.0                          
    0:02:04   41388.4      0.00       0.1       0.0                          
    0:02:04   41388.4      0.00       0.1       0.0                          
    0:02:04   41388.4      0.00       0.1       0.0                          
    0:02:04   41388.4      0.00       0.1       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:02:04   41422.9      0.00       0.0       0.0                          
    0:02:04   41422.9      0.00       0.0       0.0                          
    0:02:04   41422.9      0.00       0.0       0.0                          
    0:02:05   41382.8      0.01       0.2       0.0                          
    0:02:05   41382.8      0.01       0.2       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:02:06   41405.6      0.00       0.0       0.0 u_cortexm0ds/u_logic/Yj43z4_reg/D
    0:02:07   41405.6      0.00       0.0       0.0                          
    0:02:07   41405.6      0.00       0.0       0.0                          
    0:02:07   41405.6      0.00       0.0       0.0                          
    0:02:07   41366.5      0.00       0.0       0.0                          
    0:02:07   41366.5      0.00       0.0       0.0                          
    0:02:07   41366.5      0.00       0.0       0.0                          
    0:02:07   41366.5      0.00       0.0       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:02:07   41372.9      0.00       0.0       0.0                          
    0:02:07   41372.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
29%...43%...57%...71%...86%...100% done.
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:39 2016
****************************************
Std cell utilization: 83.39%  (162805/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 83.39%  (162805/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        162805   sites, (non-fixed:162805 fixed:0)
                      13250    cells, (non-fixed:13250  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       94 
Avg. std cell width:  2.19 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:39 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 13250 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:41 2016
****************************************

avg cell displacement:    0.583 um ( 0.35 row height)
max cell displacement:    2.869 um ( 1.72 row height)
std deviation:            0.326 um ( 0.20 row height)
number of cell moved:     13250 cells (out of 13250 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.04  TNS: 0.44  Number of Violating Paths: 96

  Nets with DRC Violations: 0
  Total moveable cell area: 41375.9
  Total fixed cell area: 0.0
  Total physical cell area: 41375.9
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:20   41372.9      0.04       0.4       0.0                          
    0:02:20   41407.4      0.00       0.0       0.0 memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_5_/D
    0:02:21   41373.9      0.00       0.0       0.0                          
    0:02:21   41359.1      0.00       0.0       0.0                          
    0:02:22   41276.8      0.00       0.0       0.0                          
    0:02:22   41253.9      0.00       0.0       0.0                          
    0:02:23   41220.1      0.00       0.0       0.0                          
    0:02:24   41154.8      0.00       0.0       0.0                          
    0:02:25   41136.8      0.00       0.0       0.0                          
    0:02:26   41111.1      0.00       0.0       0.0                          
    0:02:27   41109.6      0.00       0.0       0.0                          
    0:02:27   41076.8      0.00       0.0       0.0                          
    0:02:27   41076.8      0.00       0.0       0.0                          
    0:02:27   41076.8      0.00       0.0       0.0                          
    0:02:27   41076.8      0.00       0.0       0.0                          
    0:02:27   41076.8      0.00       0.0       0.0                          
    0:02:28   41031.5      0.00       0.0       0.0                          
    0:02:28   41031.5      0.00       0.0       0.0                          
    0:02:28   41031.5      0.00       0.0       0.0                          
    0:02:28   41031.5      0.00       0.0       0.0                          
    0:02:28   41031.5      0.00       0.0       0.0                          
    0:02:28   41031.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:51 2016
****************************************
Std cell utilization: 82.70%  (161464/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.70%  (161464/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161464   sites, (non-fixed:161464 fixed:0)
                      13143    cells, (non-fixed:13143  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       89 
Avg. std cell width:  2.15 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:51 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 163 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:51 2016
****************************************

avg cell displacement:    0.486 um ( 0.29 row height)
max cell displacement:    1.672 um ( 1.00 row height)
std deviation:            0.317 um ( 0.19 row height)
number of cell moved:       140 cells (out of 13143 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 6

  Nets with DRC Violations: 0
  Total moveable cell area: 41035.1
  Total fixed cell area: 0.0
  Total physical cell area: 41035.1
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:30   41031.5      0.00       0.0       0.0                          
    0:02:31   41043.5      0.00       0.0       0.0                          
    0:02:31   41027.5      0.00       0.1       0.0                          
    0:02:31   41027.5      0.00       0.1       0.0                          
    0:02:31   41027.7      0.00       0.0       0.0                          
    0:02:31   41027.7      0.00       0.0       0.0                          
    0:02:32   41027.7      0.00       0.0       0.0                          
    0:02:32   41012.0      0.00       0.0       0.0                          
    0:02:32   41012.0      0.00       0.0       0.0                          
    0:02:32   41012.2      0.00       0.0       0.0                          
    0:02:32   41012.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:32   41012.2      0.00       0.0       0.0                          
    0:02:32   41012.2      0.00       0.0       0.0                          
    0:02:32   40983.3      0.00       0.0       0.0                          
    0:02:32   40983.3      0.00       0.0       0.0                          
    0:02:32   40984.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:56 2016
****************************************
Std cell utilization: 82.60%  (161280/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.60%  (161280/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161280   sites, (non-fixed:161280 fixed:0)
                      13120    cells, (non-fixed:13120  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       89 
Avg. std cell width:  2.14 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:56 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 46 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:50:56 2016
****************************************

avg cell displacement:    0.585 um ( 0.35 row height)
max cell displacement:    1.216 um ( 0.73 row height)
std deviation:            0.319 um ( 0.19 row height)
number of cell moved:        32 cells (out of 13120 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.01  TNS: 0.42  Number of Violating Paths: 141

  Nets with DRC Violations: 0
  Total moveable cell area: 40988.3
  Total fixed cell area: 0.0
  Total physical cell area: 40988.3
  Core area: (1000 1000 224136 223376)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.01  TNS: 0.42  Number of Violating Paths: 141

  Nets with DRC Violations: 0
  Total moveable cell area: 40988.3
  Total fixed cell area: 0.0
  Total physical cell area: 40988.3
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:35   40984.8      0.01       0.4       0.0                          
    0:02:36   41028.5      0.00       0.0       0.0 u_cortexm0ds/u_logic/Fhx2z4_reg/D
    0:02:37   41028.8      0.00       0.0       0.0                          
    0:02:37   41024.7      0.00       0.0       0.0                          
    0:02:38   40997.0      0.00       0.0       0.0                          
    0:02:39   40980.5      0.00       0.0       0.0                          
    0:02:40   40970.6      0.00       0.0       0.0                          
    0:02:41   40958.4      0.00       0.0       0.0                          
    0:02:41   40954.8      0.00       0.0       0.0                          
    0:02:41   40954.8      0.00       0.0       0.0                          
    0:02:41   40954.8      0.00       0.0       0.0                          
    0:02:41   40954.8      0.00       0.0       0.0                          
    0:02:41   40954.8      0.00       0.0       0.0                          
    0:02:42   40945.6      0.00       0.0       0.0                          
    0:02:42   40945.6      0.00       0.0       0.0                          
    0:02:42   40945.6      0.00       0.0       0.0                          
    0:02:42   40945.6      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Skipping placement due to "placer_skip_cgpl" setting...
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:06 2016
****************************************
Std cell utilization: 82.53%  (161127/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.53%  (161127/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161127   sites, (non-fixed:161127 fixed:0)
                      13113    cells, (non-fixed:13113  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       85 
Avg. std cell width:  2.14 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:06 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 67 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:07 2016
****************************************

avg cell displacement:    0.492 um ( 0.29 row height)
max cell displacement:    1.672 um ( 1.00 row height)
std deviation:            0.360 um ( 0.22 row height)
number of cell moved:        59 cells (out of 13113 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.07  Number of Violating Paths: 54

  Nets with DRC Violations: 0
  Total moveable cell area: 40949.5
  Total fixed cell area: 0.0
  Total physical cell area: 40949.5
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:46   40945.6      0.00       0.1       0.0                          
    0:02:47   40950.2      0.00       0.0       0.0                          
    0:02:48   40947.4      0.00       0.0       0.0                          
    0:02:49   40944.6      0.00       0.0       0.0                          
    0:02:50   40940.3      0.00       0.0       0.0                          
    0:02:50   40940.3      0.00       0.0       0.0                          
    0:02:50   40940.3      0.00       0.0       0.0                          
    0:02:50   40940.3      0.00       0.0       0.0                          
    0:02:50   40940.3      0.00       0.0       0.0                          
    0:02:50   40937.0      0.00       0.0       0.0                          
    0:02:50   40937.0      0.00       0.0       0.0                          
    0:02:50   40937.0      0.00       0.0       0.0                          
    0:02:50   40937.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:50   40937.0      0.00       0.0       0.0                          
    0:02:50   40937.0      0.00       0.0       0.0                          
    0:02:51   40935.5      0.00       0.0       0.0                          
    0:02:51   40935.5      0.00       0.0       0.0                          
    0:02:51   40943.6      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:14 2016
****************************************
Std cell utilization: 82.52%  (161119/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.52%  (161119/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161119   sites, (non-fixed:161119 fixed:0)
                      13110    cells, (non-fixed:13110  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       84 
Avg. std cell width:  2.12 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:14 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 50 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:14 2016
****************************************

avg cell displacement:    0.333 um ( 0.20 row height)
max cell displacement:    1.048 um ( 0.63 row height)
std deviation:            0.282 um ( 0.17 row height)
number of cell moved:        31 cells (out of 13110 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 40947.4
  Total fixed cell area: 0.0
  Total physical cell area: 40947.4
  Core area: (1000 1000 224136 223376)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
legalize_placement -effort high -incremental 

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:19 2016
****************************************
Std cell utilization: 82.52%  (161119/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.52%  (161119/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161119   sites, (non-fixed:161119 fixed:0)
                      13110    cells, (non-fixed:13110  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       84 
Avg. std cell width:  2.12 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:19 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13110) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:51:19 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
set_fix_multiple_port_nets -all -buffer_constants
1
place_opt -effort high -optimize_dft -congestion -continue_on_missing_scandef

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : Yes
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
 Collecting Buffer Trees ... Found 434

 Processing Buffer Trees ... 

Warning: New port 'memctl_v4/U_hiu/IN43' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/htrans[1]'. (PSYN-850)
Warning: New port 'memctl_v4/IN41' is generated to sub_module 'memctl_v4' as an additional of original port 'memctl_v4/htrans[1]'. (PSYN-850)
    [44]  10% ...
    [88]  20% ...
    [132]  30% ...
    [176]  40% ...
    [220]  50% ...
    [264]  60% ...
    [308]  70% ...
    [352]  80% ...
    [396]  90% ...
Warning: New port 'memctl_v4/U_miu/IN14' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/IN11'. (PSYN-850)
Warning: New port 'memctl_v4/U_miu/IN15' is generated to sub_module 'memctl_v4/U_miu' as an additional of original port 'memctl_v4/U_miu/IN11'. (PSYN-850)
Warning: New port 'memctl_v4/U_hiu/IN44' is generated to sub_module 'memctl_v4/U_hiu' as an additional of original port 'memctl_v4/U_hiu/hresetn'. (PSYN-850)
    [434] 100% Done ...

Information: The register 'memctl_v4/U_miu/U_ddrwr_r_dqs_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_dqs_d_reg' will be removed. (OPT-1207)
Information: The register 'memctl_v4/U_miu/U_dsdc_i_dqs_reg' will be removed. (OPT-1207)

Information: Automatic high-fanout synthesis deletes 481 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 418 new cells. (PSYN-864)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  Total 8 nets to be assigned.
Information: Updating design information... (UID-85)
Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 1.40  TNS: 864.45  Number of Violating Paths: 751

  Nets with DRC Violations: 0
  Total moveable cell area: 41030.5
  Total fixed cell area: 0.0
  Total physical cell area: 41030.5
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   41026.7      1.40     864.5       0.0                          
    0:00:12   41326.9      1.38     854.7       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   41326.9      1.38     854.7       0.0                          
    0:00:13   41550.0      0.64     359.5       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:14   41669.7      0.51     284.9       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:15   41698.7      0.47     263.0       0.0 u_cortexm0ds/u_logic/U9e3z4_reg/D
    0:00:15   41733.0      0.45     252.9       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:16   41781.0      0.44     247.2       0.0 u_cortexm0ds/u_logic/U9e3z4_reg/D
    0:00:17   41857.8      0.43     241.6       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:17   41903.0      0.42     233.2       0.0 u_cortexm0ds/u_logic/Cao2z4_reg/D
    0:00:18   41932.5      0.40     225.3       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:18   41956.9      0.40     222.4       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:19   41985.4      0.39     217.7       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:19   41992.2      0.39     216.5       0.0 u_cortexm0ds/u_logic/Zgr2z4_reg/D
    0:00:20   42005.2      0.38     214.9       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:20   42021.9      0.38     213.5       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:21   42053.5      0.37     208.4       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:21   42056.8      0.37     203.3       0.0 u_cortexm0ds/u_logic/Uku2z4_reg/D
    0:00:21   42061.6      0.36     199.5       0.0 u_cortexm0ds/u_logic/Mcz2z4_reg/D
    0:00:22   42064.1      0.35     197.0       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:22   42065.4      0.35     196.1       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:22   42097.2      0.35     192.8       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:23   42107.8      0.34     191.1       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:23   42113.2      0.34     186.5       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:23   42123.9      0.33     181.5       0.0 u_cortexm0ds/u_logic/Zgr2z4_reg/D
    0:00:24   42157.4      0.33     180.4       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:24   42172.4      0.32     178.7       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:24   42156.4      0.32     175.4       0.0 u_cortexm0ds/u_logic/Zgr2z4_reg/D
    0:00:25   42173.2      0.32     174.3       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:25   42194.0      0.31     173.1       0.0 u_cortexm0ds/u_logic/Ohv2z4_reg/D
    0:00:25   42186.4      0.31     172.4       0.0 u_cortexm0ds/u_logic/A9p2z4_reg/D
    0:00:26   42198.1      0.31     171.1       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:26   42209.3      0.30     168.1       0.0 u_cortexm0ds/u_logic/Y6o2z4_reg/D
    0:00:27   42219.9      0.30     167.0       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:27   42226.0      0.30     166.1       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:27   42241.0      0.30     165.3       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:28   42263.9      0.30     164.4       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:28   42269.2      0.30     163.5       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:28   42295.4      0.29     162.1       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:29   42307.9      0.29     160.9       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:29   42321.1      0.28     158.0       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:29   42331.2      0.28     154.8       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:30   42332.8      0.28     152.6       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:30   42354.6      0.27     151.2       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:31   42366.6      0.27     149.7       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:31   42362.5      0.27     148.4       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:31   42375.5      0.27     145.9       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:32   42380.5      0.26     145.3       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:32   42385.4      0.26     144.5       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:33   42396.8      0.26     143.9       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:33   42424.5      0.26     142.8       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:33   42435.4      0.26     140.2       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:34   42433.4      0.26     139.4       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:34   42460.6      0.25     138.5       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:34   42476.9      0.25     138.0       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:35   42485.5      0.25     136.0       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:35   42490.6      0.25     135.2       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:35   42508.4      0.25     134.8       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:36   42515.2      0.25     133.5       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:36   42537.4      0.24     132.4       0.0 u_cortexm0ds/u_logic/Noo2z4_reg/D
    0:00:36   42552.9      0.24     130.0       0.0 htrans_s[1]              
    0:00:37   42575.0      0.24     129.9       0.0 htrans_s[1]              
    0:00:37   42601.9      0.23     127.6       0.0 u_cortexm0ds/u_logic/Cao2z4_reg/D
    0:00:37   42616.9      0.23     126.8       0.0 u_cortexm0ds/u_logic/Cc53z4_reg/D
    0:00:38   42650.2      0.23     126.1       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:38   42653.5      0.23     125.3       0.0 u_cortexm0ds/u_logic/Wnh3z4_reg/D
    0:00:38   42684.0      0.23     123.6       0.0 u_cortexm0ds/u_logic/Fhx2z4_reg/D
    0:00:39   42720.1      0.22     122.8       0.0 u_cortexm0ds/u_logic/Z7i2z4_reg/D
    0:00:39   42708.1      0.22     121.4       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:39   42704.3      0.22     120.6       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:39   42718.8      0.22     119.6       0.0 u_cortexm0ds/u_logic/Z8s2z4_reg/D
    0:00:40   42716.3      0.22     119.1       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:40   42717.0      0.22     118.7       0.0 u_cortexm0ds/u_logic/Wa03z4_reg/D
    0:00:40   42721.9      0.22     117.7       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:41   42729.2      0.22     117.6       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:41   42733.3      0.21     114.0       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:41   42734.1      0.21     113.2       0.0 u_cortexm0ds/u_logic/Z0g3z4_reg/D
    0:00:41   42747.8      0.21     113.0       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:42   42762.0      0.21     112.1       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:42   42774.7      0.21     111.4       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:42   42790.2      0.20     111.2       0.0 u_cortexm0ds/u_logic/Ug43z4_reg/D
    0:00:43   42796.6      0.20     110.5       0.0 u_cortexm0ds/u_logic/Tse3z4_reg/D
    0:00:43   42799.6      0.20     110.2       0.0 u_cortexm0ds/u_logic/Z8s2z4_reg/D
    0:00:43   42806.0      0.20     110.0       0.0 u_cortexm0ds/u_logic/Ldf3z4_reg/D
    0:00:44   42810.0      0.20     108.9       0.0 u_cortexm0ds/u_logic/Tse3z4_reg/D
    0:00:44   42817.2      0.20     108.5       0.0 u_cortexm0ds/u_logic/Mhn2z4_reg/D
    0:00:44   42837.0      0.20     108.1       0.0 u_cortexm0ds/u_logic/Mhn2z4_reg/D
    0:00:45   42843.9      0.20     107.5       0.0 u_cortexm0ds/u_logic/Mhn2z4_reg/D
    0:00:45   42847.2      0.20     107.3       0.0 u_cortexm0ds/u_logic/Mhn2z4_reg/D
    0:00:45   42850.2      0.20     106.8       0.0 u_cortexm0ds/u_logic/Mhn2z4_reg/D
    0:00:46   42849.9      0.20     106.9       0.0 u_cortexm0ds/u_logic/Mhn2z4_reg/D
    0:00:46   42857.8      0.20     106.5       0.0 u_cortexm0ds/u_logic/Wj83z4_reg/D
    0:00:46   42860.9      0.20     106.3       0.0 u_cortexm0ds/u_logic/Ka93z4_reg/D
    0:00:47   42860.9      0.19     106.0       0.0 u_cortexm0ds/u_logic/Wj83z4_reg/D
    0:00:47   42866.7      0.19     105.7       0.0 u_cortexm0ds/u_logic/Na73z4_reg/D
    0:00:47   42873.1      0.19     105.5       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:48   42899.8      0.19     104.9       0.0 u_cortexm0ds/u_logic/Jw83z4_reg/D
    0:00:48   42906.4      0.19     104.6       0.0 u_cortexm0ds/u_logic/Wj83z4_reg/D
    0:00:48   42911.7      0.19     104.5       0.0 u_cortexm0ds/u_logic/Wj83z4_reg/D
    0:00:49   42910.7      0.19     104.1       0.0 u_cortexm0ds/u_logic/U5q2z4_reg/D
    0:00:50   42915.0      0.19     104.0       0.0                          
    0:00:50   42916.5      0.19     104.0       0.0                          
    0:00:51   42920.3      0.19     103.7       0.0                          
    0:00:51   42914.2      0.19     103.1       0.0                          
    0:00:51   42916.8      0.19     102.8       0.0                          
    0:00:51   42917.0      0.19     102.2       0.0                          
    0:00:51   42918.3      0.19     102.0       0.0                          
    0:00:51   42917.8      0.19     101.8       0.0                          
    0:00:51   42917.3      0.19     101.6       0.0                          
    0:00:52   42912.0      0.19     101.2       0.0                          
    0:00:52   42913.0      0.19     101.1       0.0                          
    0:00:52   42893.7      0.19     100.8       0.0                          
    0:00:52   42895.9      0.19     100.3       0.0                          
    0:00:52   42896.2      0.19     100.1       0.0                          
    0:00:52   42894.9      0.19      99.4       0.0                          
    0:00:53   42908.9      0.19      98.7       0.0                          
    0:00:53   42910.9      0.19      98.6       0.0                          
    0:00:53   42901.0      0.19      98.5       0.0                          
    0:00:53   42905.1      0.19      97.8       0.0                          
    0:00:53   42910.4      0.19      97.2       0.0                          
    0:00:53   42926.7      0.19      96.4       0.0                          
    0:00:54   42928.0      0.19      96.0       0.0                          
    0:00:55   42641.8      0.19      95.8       0.0                          
    0:00:55   42641.8      0.19      95.8       0.0                          
    0:00:55   42641.8      0.19      95.8       0.0                          
    0:00:55   42641.8      0.19      95.8       0.0                          
    0:00:55   42641.8      0.19      95.8       0.0                          
    0:00:56   42161.5      0.19      96.8       0.0                          
    0:00:56   42161.5      0.19      96.8       0.0                          
    0:00:57   42160.5      0.20      99.9       0.0                          
    0:00:57   42160.5      0.20      99.9       0.0                          
    0:00:57   42164.3      0.19      96.4       0.0                          
    0:00:57   42164.3      0.19      96.4       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.19  TNS: 96.42  Number of Violating Paths: 606

  Nets with DRC Violations: 0
  Total moveable cell area: 42165.5
  Total fixed cell area: 0.0
  Total physical cell area: 42165.5
  Core area: (1000 1000 224136 223376)


  No hold constraints



Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:28 2016
****************************************
Std cell utilization: 84.98%  (165912/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.98%  (165912/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165912   sites, (non-fixed:165912 fixed:0)
                      13372    cells, (non-fixed:13372  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       98 
Avg. std cell width:  2.21 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:28 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 13372 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:29 2016
****************************************

avg cell displacement:    0.574 um ( 0.34 row height)
max cell displacement:    2.668 um ( 1.60 row height)
std deviation:            0.318 um ( 0.19 row height)
number of cell moved:     13372 cells (out of 13372 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.04  TNS: 0.32  Number of Violating Paths: 88

  Nets with DRC Violations: 0
  Total moveable cell area: 42165.5
  Total fixed cell area: 0.0
  Total physical cell area: 42165.5
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10   42164.3      0.04       0.3       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:10   42208.5      0.01       0.3       0.0 HTRANS[1]                
    0:01:11   42237.5      0.00       0.0       0.0 HTRANS[1]                
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:11   42247.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11   42247.6      0.00       0.0       0.0                          
    0:01:11   42247.6      0.00       0.0       0.0                          
    0:01:12   42011.8      0.00       0.0       0.0                          
    0:01:13   42011.8      0.00       0.0       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:13   42018.4      0.00       0.0       0.0                          
    0:01:13   42018.4      0.00       0.0       0.0                          
    0:01:13   42018.4      0.00       0.0       0.0                          
    0:01:14   41472.7      0.00       0.0       0.0                          
    0:01:14   41472.7      0.00       0.0       0.0                          
    0:01:14   41471.7      0.02       3.9       0.0                          
    0:01:14   41471.7      0.02       3.9       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:15   41482.1      0.00       0.0       0.0                          
    0:01:15   41482.1      0.00       0.0       0.0                          
    0:01:15   41482.1      0.00       0.0       0.0                          
    0:01:16   41448.6      0.00       0.0       0.0                          
    0:01:16   41448.6      0.00       0.0       0.0                          
    0:01:16   41448.6      0.00       0.0       0.0                          
    0:01:16   41448.6      0.00       0.0       0.0                          
    0:01:16   41448.6      0.00       0.0       0.0                          
    0:01:16   41392.9      0.00       0.0       0.0                          
    0:01:16   41392.9      0.00       0.0       0.0                          
    0:01:16   41392.9      0.00       0.0       0.0                          
    0:01:16   41392.9      0.00       0.0       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:17   41408.7      0.00       0.0       0.0                          
    0:01:17   41408.7      0.00       0.0       0.0                          
    0:01:17   41408.7      0.00       0.0       0.0                          
    0:01:17   41405.6      0.00       0.0       0.0                          
    0:01:17   41405.6      0.00       0.0       0.0                          
    0:01:17   41405.6      0.00       0.0       0.0                          
    0:01:17   41405.6      0.00       0.0       0.0                          
    0:01:17   41405.6      0.00       0.0       0.0                          
    0:01:18   41382.5      0.00       0.0       0.0                          
    0:01:18   41382.5      0.00       0.0       0.0                          
    0:01:18   41382.0      0.00       0.0       0.0                          
    0:01:18   41382.0      0.00       0.0       0.0                          
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
    0:01:18   41387.6      0.00       0.0       0.0                          
    0:01:18   41387.6      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
29%...43%...57%...71%...86%...100% done.
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:48 2016
****************************************
Std cell utilization: 83.42%  (162868/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 83.42%  (162868/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        162868   sites, (non-fixed:162868 fixed:0)
                      13277    cells, (non-fixed:13277  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       91 
Avg. std cell width:  2.19 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:48 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 13277 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:50 2016
****************************************

avg cell displacement:    0.579 um ( 0.35 row height)
max cell displacement:    2.788 um ( 1.67 row height)
std deviation:            0.331 um ( 0.20 row height)
number of cell moved:     13277 cells (out of 13277 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 41391.9
  Total fixed cell area: 0.0
  Total physical cell area: 41391.9
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:30   41387.6      0.01       0.0       0.0                          
    0:01:30   41387.9      0.00       0.0       0.0                          
    0:01:31   41342.1      0.00       0.0       0.0                          
    0:01:32   41294.8      0.00       0.0       0.0                          
    0:01:32   41273.5      0.00       0.0       0.0                          
    0:01:33   41233.1      0.00       0.0       0.0                          
    0:01:35   41208.4      0.00       0.0       0.0                          
    0:01:35   41204.9      0.00       0.0       0.0                          
    0:01:36   41191.9      0.00       0.0       0.0                          
    0:01:36   41191.9      0.00       0.0       0.0                          
    0:01:36   41216.3      0.00       0.0       0.0                          
    0:01:36   41216.3      0.00       0.0       0.0                          
    0:01:36   41216.3      0.00       0.0       0.0                          
    0:01:37   41171.6      0.00       0.0       0.0                          
    0:01:37   41171.6      0.00       0.0       0.0                          
    0:01:37   41170.6      0.02       2.2       0.0                          
    0:01:37   41170.6      0.02       2.2       0.0                          
    0:01:37   41172.3      0.00       0.0       0.0                          
    0:01:37   41172.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:59 2016
****************************************
Std cell utilization: 82.98%  (162021/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.98%  (162021/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        162021   sites, (non-fixed:162021 fixed:0)
                      13222    cells, (non-fixed:13222  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       89 
Avg. std cell width:  2.23 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:59 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 98 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:52:59 2016
****************************************

avg cell displacement:    0.361 um ( 0.22 row height)
max cell displacement:    1.679 um ( 1.00 row height)
std deviation:            0.265 um ( 0.16 row height)
number of cell moved:       133 cells (out of 13222 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 41176.7
  Total fixed cell area: 0.0
  Total physical cell area: 41176.7
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:39   41172.3      0.00       0.0       0.0                          
    0:01:39   41176.7      0.00       0.0       0.0                          
    0:01:40   41162.9      0.00       0.0       0.0                          
    0:01:40   41162.9      0.00       0.0       0.0                          
    0:01:40   41162.9      0.00       0.0       0.0                          
    0:01:40   41162.9      0.00       0.0       0.0                          
    0:01:40   41162.9      0.00       0.0       0.0                          
    0:01:40   41146.4      0.00       0.0       0.0                          
    0:01:40   41146.4      0.00       0.0       0.0                          
    0:01:40   41145.9      0.02       2.0       0.0                          
    0:01:40   41145.9      0.02       2.0       0.0                          
    0:01:40   41147.7      0.00       0.0       0.0                          
    0:01:40   41147.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:40   41147.7      0.00       0.0       0.0                          
    0:01:41   41147.7      0.00       0.0       0.0                          
    0:01:41   41146.7      0.00       0.0       0.0                          
    0:01:41   41146.7      0.00       0.0       0.0                          
    0:01:41   41146.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:03 2016
****************************************
Std cell utilization: 82.93%  (161920/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.93%  (161920/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161920   sites, (non-fixed:161920 fixed:0)
                      13216    cells, (non-fixed:13216  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       88 
Avg. std cell width:  2.19 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:03 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 11 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:03 2016
****************************************

avg cell displacement:    0.358 um ( 0.21 row height)
max cell displacement:    0.984 um ( 0.59 row height)
std deviation:            0.287 um ( 0.17 row height)
number of cell moved:        11 cells (out of 13216 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 11

  Nets with DRC Violations: 0
  Total moveable cell area: 41151.0
  Total fixed cell area: 0.0
  Total physical cell area: 41151.0
  Core area: (1000 1000 224136 223376)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 11

  Nets with DRC Violations: 0
  Total moveable cell area: 41151.0
  Total fixed cell area: 0.0
  Total physical cell area: 41151.0
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:44   41146.7      0.01       0.0       0.0                          
    0:01:44   41185.8      0.00       0.0       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:01:45   41190.9      0.00       0.0       0.0                          
    0:01:45   41188.4      0.00       0.0       0.0                          
    0:01:46   41174.1      0.00       0.0       0.0                          
    0:01:47   41164.0      0.00       0.0       0.0                          
    0:01:48   41146.2      0.00       0.0       0.0                          
    0:01:49   41145.4      0.00       0.0       0.0                          
    0:01:49   41142.4      0.00       0.0       0.0                          
    0:01:49   41142.4      0.00       0.0       0.0                          
    0:01:49   41142.4      0.00       0.0       0.0                          
    0:01:49   41142.4      0.00       0.0       0.0                          
    0:01:49   41142.4      0.00       0.0       0.0                          
    0:01:50   41133.0      0.00       0.0       0.0                          
    0:01:50   41133.0      0.00       0.0       0.0                          
    0:01:50   41133.0      0.00       0.0       0.0                          
    0:01:50   41133.0      0.00       0.0       0.0                          
    0:01:50   41133.0      0.00       0.0       0.0                          
    0:01:50   41133.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Skipping placement due to "placer_skip_cgpl" setting...
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:14 2016
****************************************
Std cell utilization: 82.90%  (161865/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.90%  (161865/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161865   sites, (non-fixed:161865 fixed:0)
                      13218    cells, (non-fixed:13218  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       89 
Avg. std cell width:  2.19 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:14 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 58 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:14 2016
****************************************

avg cell displacement:    0.345 um ( 0.21 row height)
max cell displacement:    1.372 um ( 0.82 row height)
std deviation:            0.295 um ( 0.18 row height)
number of cell moved:        68 cells (out of 13218 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.02  Number of Violating Paths: 16

  Nets with DRC Violations: 0
  Total moveable cell area: 41137.0
  Total fixed cell area: 0.0
  Total physical cell area: 41137.0
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:54   41133.0      0.00       0.0       0.0                          
    0:01:55   41136.3      0.00       0.0       0.0                          
    0:01:55   41134.0      0.00       0.0       0.0                          
    0:01:56   41127.1      0.00       0.0       0.0                          
    0:01:57   41122.3      0.00       0.0       0.0                          
    0:01:58   41122.3      0.00       0.0       0.0                          
    0:01:58   41122.3      0.00       0.0       0.0                          
    0:01:58   41122.3      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
    0:01:58   41121.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:21 2016
****************************************
Std cell utilization: 82.88%  (161818/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.88%  (161818/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161818   sites, (non-fixed:161818 fixed:0)
                      13214    cells, (non-fixed:13214  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       88 
Avg. std cell width:  2.19 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:21 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 14 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:21 2016
****************************************

avg cell displacement:    0.493 um ( 0.29 row height)
max cell displacement:    1.036 um ( 0.62 row height)
std deviation:            0.388 um ( 0.23 row height)
number of cell moved:         8 cells (out of 13214 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 2

  Nets with DRC Violations: 0
  Total moveable cell area: 41125.1
  Total fixed cell area: 0.0
  Total physical cell area: 41125.1
  Core area: (1000 1000 224136 223376)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
legalize_placement -effort high -incremental 

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:26 2016
****************************************
Std cell utilization: 82.88%  (161818/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 82.88%  (161818/(195244-0))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        161818   sites, (non-fixed:161818 fixed:0)
                      13214    cells, (non-fixed:13214  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       88 
Avg. std cell width:  2.19 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:26 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13214) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:53:26 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
preroute_standard_cells -nets VSS -connect horizontal
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
Prerouting standard cells horizontally: 
 [10.90%]  
 [21.60%]  
 [32.81%]  
Warning: wire dropped because obstruction, ((64.992 79.554) (69.248 79.614)) (Net: VSS) (Layer: M1 [11]) is blocked by ((65.752 79.554) (67.272 79.614)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((64.992 79.554) (69.248 79.614)) (Net: VSS) (Layer: M1 [11]) is blocked by ((65.752 79.554) (67.272 79.614)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.200 79.554) (96.304 79.614)) (Net: VSS) (Layer: M1 [11]) is blocked by ((92.808 79.554) (94.176 79.614)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.475 76.190) (77.525 76.290)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 76.215) (77.525 76.265)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.475 76.190) (77.525 76.290)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 76.215) (77.525 76.265)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((52.475 89.566) (52.525 89.666)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((52.475 89.591) (52.525 89.641)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((52.475 89.566) (52.525 89.666)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((52.475 89.591) (52.525 89.641)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
 [42.91%]  
Warning: wire dropped because obstruction, ((208.024 106.306) (214.712 106.366)) (Net: VSS) (Layer: M1 [11]) is blocked by ((211.064 106.306) (212.280 106.366)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.475 106.286) (212.525 106.386)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 106.311) (212.525 106.361)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.475 106.286) (212.525 106.386)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 106.311) (212.525 106.361)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.407 112.974) (187.593 113.074)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.407 112.974) (187.593 113.074)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
 [54.29%]  
Warning: wire dropped because obstruction, ((39.000 133.058) (43.560 133.118)) (Net: VSS) (Layer: M1 [11]) is blocked by ((40.520 133.058) (41.888 133.118)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.475 146.414) (62.525 146.514)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((62.475 146.439) (62.525 146.489)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.475 146.414) (62.525 146.514)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((62.475 146.439) (62.525 146.489)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.450 146.409) (212.560 146.519)) (Net: VSS) (Layer: M1 [11]) is blocked by ((212.490 146.409) (212.600 146.519)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.480 146.439) (212.530 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((212.520 146.439) (212.570 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.480 146.439) (212.530 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((212.520 146.439) (212.570 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
 [65.57%]  
Warning: wire dropped because obstruction, ((37.475 153.102) (37.525 153.202)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 153.127) (37.525 153.177)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((37.475 153.102) (37.525 153.202)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 153.127) (37.525 153.177)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.352 153.122) (62.555 153.182)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.848 153.122) (62.256 153.182)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.415 159.815) (102.585 159.865)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((102.475 159.815) (102.525 159.865)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.415 159.815) (102.585 159.865)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((102.475 159.815) (102.525 159.865)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.415 159.815) (102.585 159.865)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((102.475 159.815) (102.525 159.865)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((128.224 159.810) (133.696 159.870)) (Net: VSS) (Layer: M1 [11]) is blocked by ((131.264 159.810) (132.024 159.870)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.920 163.154) (96.760 163.214)) (Net: VSS) (Layer: M1 [11]) is blocked by ((90.072 163.154) (92.048 163.214)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.920 163.154) (96.760 163.214)) (Net: VSS) (Layer: M1 [11]) is blocked by ((90.072 163.154) (92.048 163.214)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.415 173.191) (57.585 173.241)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.415 173.191) (57.585 173.241)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 173.191) (57.508 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 173.191) (57.508 173.241)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 173.191) (57.508 173.241)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.427 169.842) (142.537 169.902)) (Net: VSS) (Layer: M1 [11]) is blocked by ((142.512 169.842) (143.272 169.902)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.427 169.842) (142.537 169.902)) (Net: VSS) (Layer: M1 [11]) is blocked by ((142.512 169.842) (143.272 169.902)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [76.78%]  
Warning: wire dropped because obstruction, ((67.475 186.542) (67.525 186.642)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 186.567) (67.525 186.617)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.475 186.542) (67.525 186.642)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 186.567) (67.525 186.617)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.008 186.562) (150.112 186.622)) (Net: VSS) (Layer: M1 [11]) is blocked by ((147.832 186.562) (148.592 186.622)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.008 193.250) (98.736 193.310)) (Net: VSS) (Layer: M1 [11]) is blocked by ((94.632 193.250) (96.152 193.310)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((88.248 196.594) (92.529 196.654)) (Net: VSS) (Layer: M1 [11]) is blocked by ((92.504 196.594) (94.024 196.654)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.475 196.574) (92.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((88.248 196.594) (92.529 196.654)) (Net: VSS) (Layer: M1 [11]) is blocked by ((92.504 196.594) (94.024 196.654)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.475 196.574) (92.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.475 196.574) (132.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((132.475 196.599) (132.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.475 196.574) (132.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((132.475 196.599) (132.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.415 196.599) (137.585 196.649)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((137.475 196.599) (137.525 196.649)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.415 196.599) (137.585 196.649)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((137.475 196.599) (137.525 196.649)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((138.560 196.594) (144.032 196.654)) (Net: VSS) (Layer: M1 [11]) is blocked by ((140.992 196.594) (142.208 196.654)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.475 196.574) (142.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 196.599) (142.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.475 196.574) (142.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 196.599) (142.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
 [88.13%]  
Warning: wire dropped because obstruction, ((86.272 199.938) (95.848 199.998)) (Net: VSS) (Layer: M1 [11]) is blocked by ((87.944 199.938) (89.160 199.998)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.475 206.606) (67.525 206.706)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 206.631) (67.525 206.681)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.475 206.606) (67.525 206.706)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 206.631) (67.525 206.681)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.744 206.626) (114.088 206.686)) (Net: VSS) (Layer: M1 [11]) is blocked by ((112.568 206.626) (113.936 206.686)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.415 206.631) (112.585 206.681)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.415 206.631) (112.585 206.681)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((113.986 206.626) (119.256 206.686)) (Net: VSS) (Layer: M1 [11]) is blocked by ((115.456 206.626) (116.672 206.686)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.470 206.631) (112.520 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.470 206.631) (112.520 206.681)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.470 206.631) (112.520 206.681)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.475 203.262) (162.525 203.362)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((162.475 203.287) (162.525 203.337)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.475 203.262) (162.525 203.362)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((162.475 203.287) (162.525 203.337)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.420 203.282) (147.530 203.342)) (Net: VSS) (Layer: M1 [11]) is blocked by ((147.528 203.282) (148.288 203.342)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.450 203.287) (147.500 203.337)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((147.475 203.287) (147.525 203.337)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.450 203.287) (147.500 203.337)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((147.475 203.287) (147.525 203.337)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.415 213.319) (72.585 213.369)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.415 213.319) (72.585 213.369)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.407 213.294) (72.593 213.394)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.415 213.319) (72.585 213.369)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.415 213.319) (72.585 213.369)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.407 213.294) (72.593 213.394)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((118.952 209.970) (124.272 210.030)) (Net: VSS) (Layer: M1 [11]) is blocked by ((120.928 209.970) (122.144 210.030)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [99.41%]  
 [100.00%] [done] 
WARNING: 85 rail segments removed due to DRC errors
WARNING: 898 rail segments curtailed due to DRC errors
WARNING: 265 floating rail segments 

[Prerouter] CPU = 00:00:01, Elapsed = 00:00:01
	Peak Memory =      250M Data =        6M
1
preroute_standard_cells -nets VDD -connect horizontal
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((114.915 24.383) (115.085 24.433)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((114.975 24.383) (115.025 24.433)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.915 24.383) (115.085 24.433)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((114.975 24.383) (115.025 24.433)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
 [10.06%]  
Warning: wire dropped because obstruction, ((23.040 34.410) (25.049 34.470)) (Net: VDD) (Layer: M1 [11]) is blocked by ((24.864 34.410) (25.776 34.470)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((23.040 34.410) (25.049 34.470)) (Net: VDD) (Layer: M1 [11]) is blocked by ((24.864 34.410) (25.776 34.470)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [20.89%]  
Warning: wire dropped because obstruction, ((74.918 71.194) (75.028 71.254)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.024 71.194) (76.544 71.254)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.918 71.194) (75.028 71.254)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.024 71.194) (76.544 71.254)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.918 71.194) (75.028 71.254)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.024 71.194) (76.544 71.254)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [32.15%]  
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 84.550) (90.093 84.650)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 84.550) (90.093 84.650)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.720 81.226) (155.029 81.286)) (Net: VDD) (Layer: M1 [11]) is blocked by ((154.672 81.226) (155.888 81.286)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.720 81.226) (155.029 81.286)) (Net: VDD) (Layer: M1 [11]) is blocked by ((154.672 81.226) (155.888 81.286)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [42.17%]  
 [52.19%]  
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 121.334) (90.093 121.434)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 121.334) (90.093 121.434)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 124.703) (90.085 124.753)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 124.703) (90.025 124.753)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 124.703) (90.085 124.753)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 124.703) (90.025 124.753)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 124.703) (90.085 124.753)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 124.703) (90.025 124.753)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 124.703) (90.085 124.753)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 124.703) (90.025 124.753)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.905 144.697) (100.095 144.887)) (Net: VDD) (Layer: M8 [25]) is blocked by ((99.905 144.905) (100.095 145.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.905 144.697) (100.095 144.887)) (Net: VDD) (Layer: M8 [25]) is blocked by ((99.905 144.905) (100.095 145.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 144.762) (88.248 144.822)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 144.762) (84.904 144.822)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 144.762) (88.248 144.822)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 144.762) (84.904 144.822)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 144.762) (88.248 144.822)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 144.762) (84.904 144.822)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((39.456 141.418) (43.256 141.478)) (Net: VDD) (Layer: M1 [11]) is blocked by ((40.368 141.418) (41.584 141.478)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((123.968 141.418) (129.592 141.478)) (Net: VDD) (Layer: M1 [11]) is blocked by ((126.096 141.418) (127.008 141.478)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [63.22%]  
Warning: wire dropped because obstruction, ((118.040 151.450) (120.041 151.510)) (Net: VDD) (Layer: M1 [11]) is blocked by ((119.256 151.450) (120.472 151.510)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((118.040 151.450) (120.041 151.510)) (Net: VDD) (Layer: M1 [11]) is blocked by ((119.256 151.450) (120.472 151.510)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.088 151.450) (155.280 151.510)) (Net: VDD) (Layer: M1 [11]) is blocked by ((152.392 151.450) (153.304 151.510)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.088 151.450) (155.280 151.510)) (Net: VDD) (Layer: M1 [11]) is blocked by ((152.392 151.450) (153.304 151.510)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((6.168 148.106) (13.008 148.166)) (Net: VDD) (Layer: M1 [11]) is blocked by ((6.472 148.106) (8.448 148.166)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((6.168 148.106) (13.008 148.166)) (Net: VDD) (Layer: M1 [11]) is blocked by ((6.472 148.106) (8.448 148.166)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.912 148.106) (80.055 148.166)) (Net: VDD) (Layer: M1 [11]) is blocked by ((78.824 148.106) (79.584 148.166)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.975 148.086) (170.025 148.186)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((169.975 148.111) (170.025 148.161)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.975 148.086) (170.025 148.186)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((169.975 148.111) (170.025 148.161)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.975 158.118) (30.025 158.218)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((29.975 158.143) (30.025 158.193)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.975 158.118) (30.025 158.218)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((29.975 158.143) (30.025 158.193)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((70.768 164.826) (75.053 164.886)) (Net: VDD) (Layer: M1 [11]) is blocked by ((74.264 164.826) (76.088 164.886)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.905 164.761) (75.095 164.951)) (Net: VDD) (Layer: M8 [25]) is blocked by ((74.905 164.905) (75.095 165.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((70.768 164.826) (75.053 164.886)) (Net: VDD) (Layer: M1 [11]) is blocked by ((74.264 164.826) (76.088 164.886)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.905 164.761) (75.095 164.951)) (Net: VDD) (Layer: M8 [25]) is blocked by ((74.905 164.905) (75.095 165.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
 [74.38%]  
Warning: wire dropped because obstruction, ((34.975 168.150) (35.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((34.975 168.175) (35.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((34.975 168.150) (35.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((34.975 168.175) (35.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.975 168.150) (100.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((99.975 168.175) (100.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.975 168.150) (100.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((99.975 168.175) (100.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.905 174.793) (30.095 174.983)) (Net: VDD) (Layer: M8 [25]) is blocked by ((29.905 174.905) (30.095 175.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.905 174.793) (30.095 174.983)) (Net: VDD) (Layer: M8 [25]) is blocked by ((29.905 174.905) (30.095 175.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.905 184.825) (80.095 185.015)) (Net: VDD) (Layer: M8 [25]) is blocked by ((79.905 184.905) (80.095 185.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.905 184.825) (80.095 185.015)) (Net: VDD) (Layer: M8 [25]) is blocked by ((79.905 184.905) (80.095 185.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.975 188.214) (50.025 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((49.975 188.239) (50.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.975 188.214) (50.025 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((49.975 188.239) (50.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((88.248 188.234) (96.304 188.294)) (Net: VDD) (Layer: M1 [11]) is blocked by ((93.720 188.234) (94.936 188.294)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 188.214) (120.093 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 188.214) (120.093 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 188.234) (93.670 188.294)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 188.234) (84.904 188.294)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 188.234) (93.670 188.294)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 188.234) (84.904 188.294)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 188.234) (93.670 188.294)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 188.234) (84.904 188.294)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 188.239) (95.032 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 188.239) (95.032 188.289)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 188.239) (95.032 188.289)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.264 191.578) (60.128 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((57.544 191.578) (59.520 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [85.59%]  
Warning: wire dropped because obstruction, ((139.905 194.857) (140.095 195.047)) (Net: VDD) (Layer: M8 [25]) is blocked by ((139.905 194.905) (140.095 195.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.905 194.857) (140.095 195.047)) (Net: VDD) (Layer: M8 [25]) is blocked by ((139.905 194.905) (140.095 195.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.768 198.266) (21.976 198.326)) (Net: VDD) (Layer: M1 [11]) is blocked by ((18.176 198.266) (19.088 198.326)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.945 198.266) (80.192 198.326)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.632 198.266) (76.544 198.326)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.975 204.934) (55.025 205.034)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((54.975 204.959) (55.025 205.009)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.975 204.934) (55.025 205.034)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((54.975 204.959) (55.025 205.009)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((64.945 204.929) (65.055 205.039)) (Net: VDD) (Layer: M1 [11]) is blocked by ((64.984 204.929) (65.094 205.039)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((64.950 204.934) (65.050 205.034)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((64.907 204.934) (65.093 205.034)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((64.950 204.934) (65.050 205.034)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((64.907 204.934) (65.093 205.034)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((64.950 204.934) (65.050 205.034)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((64.907 204.934) (65.093 205.034)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.915 201.615) (50.085 201.665)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((49.975 201.615) (50.025 201.665)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.915 201.615) (50.085 201.665)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((49.975 201.615) (50.025 201.665)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.907 201.590) (50.093 201.690)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((49.975 201.615) (50.025 201.665)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.915 201.615) (50.085 201.665)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((49.975 201.615) (50.025 201.665)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.915 201.615) (50.085 201.665)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((49.975 201.615) (50.025 201.665)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.907 201.590) (50.093 201.690)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((49.975 201.615) (50.025 201.665)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((10.272 211.642) (19.392 211.702)) (Net: VDD) (Layer: M1 [11]) is blocked by ((15.744 211.642) (16.656 211.702)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((109.975 208.278) (110.025 208.378)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((109.975 208.303) (110.025 208.353)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((109.975 208.278) (110.025 208.378)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((109.975 208.303) (110.025 208.353)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.994 218.335) (55.044 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.994 218.335) (55.044 218.385)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.994 218.335) (55.044 218.385)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
 [97.12%]  
 [100.00%] [done] 
WARNING: 90 rail segments removed due to DRC errors
WARNING: 876 rail segments curtailed due to DRC errors
WARNING: 250 floating rail segments 

[Prerouter] CPU = 00:00:01, Elapsed = 00:00:02
	Peak Memory =      250M Data =       11M
1
verify_pg_nets  -pad_pin_connection all
Create error cell cortex_soc_init.err ...
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
Checking [VSS]:
	ERROR: There are 174 floating shapes
	ERROR: There are 497 floating pins
Checking [VDD]:
	ERROR: There are 156 floating shapes
	ERROR: There are 441 floating pins
Checked 2 nets, 2 have Errors
Update error cell ...
1
report_timing
Information: Updating graph... (UID-83)
Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:53:32 2016
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32lvt_ss0p95v125c

  Startpoint: u_cortexm0ds/u_logic/Sgj2z4_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0ds/u_logic/Pdi2z4_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_cortexm0ds/u_logic/Sgj2z4_reg/CLK (DFFARX1_LVT)     0.0000 #   0.0000 r
  u_cortexm0ds/u_logic/Sgj2z4_reg/QN (DFFARX1_LVT)      0.0841     0.0841 f
  u_cortexm0ds/u_logic/U113/Y (NBUFFX4_LVT)             0.0551 *   0.1392 f
  u_cortexm0ds/u_logic/U3032/Y (INVX4_LVT)              0.0279 *   0.1671 r
  u_cortexm0ds/u_logic/U1127/Y (OR2X1_LVT)              0.1250 *   0.2921 r
  u_cortexm0ds/u_logic/U2049/Y (NAND2X0_LVT)            0.0450 *   0.3371 f
  u_cortexm0ds/u_logic/U1124/Y (AO22X1_LVT)             0.0808 *   0.4179 f
  u_cortexm0ds/u_logic/U1123/Y (OR3X1_LVT)              0.0539 *   0.4718 f
  u_cortexm0ds/u_logic/U5509/Y (AND2X1_LVT)             0.0481 *   0.5199 f
  u_cortexm0ds/u_logic/U2307/Y (INVX0_LVT)              0.0253 *   0.5452 r
  u_cortexm0ds/u_logic/U2313/Y (AND2X1_LVT)             0.0422 *   0.5873 r
  u_cortexm0ds/u_logic/U581/Y (NOR2X0_LVT)              0.0654 *   0.6527 f
  u_cortexm0ds/u_logic/U841/Y (OR2X1_LVT)               0.0475 *   0.7003 f
  u_cortexm0ds/u_logic/U840/Y (OR2X1_LVT)               0.0427 *   0.7429 f
  u_cortexm0ds/u_logic/U226/Y (XOR2X2_LVT)              0.0868 *   0.8297 r
  u_cortexm0ds/u_logic/U646/Y (OR2X1_LVT)               0.0648 *   0.8945 r
  u_cortexm0ds/u_logic/U1822/Y (NAND2X0_LVT)            0.0414 *   0.9359 f
  u_cortexm0ds/u_logic/U3381/Y (NAND2X0_LVT)            0.0304 *   0.9663 r
  u_cortexm0ds/u_logic/U2421/Y (NAND3X0_LVT)            0.0410 *   1.0073 f
  u_cortexm0ds/u_logic/U2258/Y (AND2X2_LVT)             0.0724 *   1.0797 f
  u_cortexm0ds/u_logic/U3409/Y (OA221X1_LVT)            0.0698 *   1.1496 f
  u_cortexm0ds/u_logic/U618/Y (OAI221X2_LVT)            0.0952 *   1.2448 r
  u_cortexm0ds/u_logic/U1219/Y (AND2X1_LVT)             0.0435 *   1.2883 r
  u_cortexm0ds/u_logic/U877/Y (OR2X2_LVT)               0.0490 *   1.3373 r
  u_cortexm0ds/u_logic/U7551/Y (AO21X1_LVT)             0.0646 *   1.4019 r
  u_cortexm0ds/u_logic/U5418/Y (AND2X1_LVT)             0.0493 *   1.4512 r
  u_cortexm0ds/u_logic/U2487/Y (OA21X1_LVT)             0.0659 *   1.5172 r
  u_cortexm0ds/u_logic/U1586/Y (XOR3X2_LVT)             0.0583 *   1.5755 f
  u_cortexm0ds/u_logic/U1911/Y (AND2X1_LVT)             0.0473 *   1.6228 f
  u_cortexm0ds/u_logic/U1912/Y (AND3X1_LVT)             0.0490 *   1.6718 f
  u_cortexm0ds/u_logic/U2357/Y (NAND2X4_LVT)            0.0754 *   1.7472 r
  u_cortexm0ds/u_logic/U2974/Y (OR2X2_LVT)              0.0552 *   1.8024 r
  u_cortexm0ds/u_logic/U1567/Y (INVX4_LVT)              0.0150 *   1.8174 f
  u_cortexm0ds/u_logic/U1669/Y (AND2X1_LVT)             0.0461 *   1.8635 f
  u_cortexm0ds/u_logic/U2904/Y (NAND2X4_LVT)            0.0725 *   1.9360 r
  u_cortexm0ds/u_logic/U1398/Y (INVX2_LVT)              0.0174 *   1.9534 f
  u_cortexm0ds/u_logic/U1853/Y (XOR2X2_LVT)             0.0889 *   2.0423 r
  u_cortexm0ds/u_logic/U8117/Y (NOR4X1_LVT)             0.0898 *   2.1321 f
  u_cortexm0ds/u_logic/U8120/Y (AO21X1_LVT)             0.0590 *   2.1911 f
  u_cortexm0ds/u_logic/U1390/Y (AND3X1_LVT)             0.0679 *   2.2590 f
  u_cortexm0ds/u_logic/U1633/Y (AND2X2_LVT)             0.0717 *   2.3307 f
  u_cortexm0ds/u_logic/U415/Y (AND2X1_LVT)              0.0594 *   2.3901 f
  u_cortexm0ds/u_logic/U1774/Y (OR3X1_LVT)              0.0515 *   2.4416 f
  u_cortexm0ds/u_logic/U1564/Y (AND2X2_LVT)             0.0657 *   2.5073 f
  u_cortexm0ds/u_logic/U1271/Y (OR3X2_LVT)              0.0707 *   2.5781 f
  u_cortexm0ds/u_logic/U1480/Y (XOR2X2_LVT)             0.0891 *   2.6672 r
  u_cortexm0ds/u_logic/U8293/Y (AO22X1_LVT)             0.0576 *   2.7248 r
  u_cortexm0ds/u_logic/U1200/Y (AND2X1_LVT)             0.0434 *   2.7683 r
  u_cortexm0ds/u_logic/U1198/Y (OR2X2_LVT)              0.0631 *   2.8313 r
  u_cortexm0ds/u_logic/U8298/Y (OA22X1_LVT)             0.0675 *   2.8988 r
  u_cortexm0ds/u_logic/Pdi2z4_reg/D (DFFASX1_LVT)       0.0000 *   2.8989 r
  data arrival time                                                2.8989

  clock HCLK (rise edge)                                3.0000     3.0000
  clock network delay (ideal)                           0.0000     3.0000
  clock uncertainty                                    -0.0500     2.9500
  u_cortexm0ds/u_logic/Pdi2z4_reg/CLK (DFFASX1_LVT)     0.0000     2.9500 r
  library setup time                                   -0.0527     2.8973
  data required time                                               2.8973
  --------------------------------------------------------------------------
  data required time                                               2.8973
  data arrival time                                               -2.8989
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0016


1
save_mw_cel -as ${modname}_placed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_placed. (UIG-5)
1
set endtime [clock seconds]
1481255613
set timestr [timef [expr $endtime-$begintime]]
0h 5m 12s
puts "run_place.tcl completed successfully (elapsed time: $timestr actual)"
run_place.tcl completed successfully (elapsed time: 0h 5m 12s actual)
exit

Thank you...
Exit IC Compiler!
