module MUX_3x1_tb;
	wire [31:0]Out;
	reg [31:0]In1,In2,In3;
	reg [1:0]Sel; 
	MUX_3x1 U0(.In1(In1),.In2(In2),.In3(In3),.Sel(Sel),.Out(Out));
	initial
		begin 
			In1=3'b010;
			In2=3'b001;
			In3=3'b110;
			Sel=2'b00;
			
			#40 In1=3'b110;
			#0 In2=3'b010;
			#0 In3=3'b100;
			#0 Sel=2'b01;
			
			#40 In1=3'b010;
			#0 In2=3'b000;
			#0 In3=3'b010;
			#0 Sel=2'b10;
			
			
			
			#50 $finish;
		end
	endmodule
	
