# //  ModelSim SE-64 10.5b May 20 2016Linux 5.4.0-124-generic
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib -do "/data/public/common/software/opprog/do_files/init_simulator.do" 
# Start time: 14:03:12 on Dec 02,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
# do /data/public/common/software/opprog/do_files/init_simulator.do
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:10:36 on Dec 02,2022, Elapsed time: 0:07:24
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:10:36 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:19:37 on Dec 02,2022, Elapsed time: 0:09:01
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:19:38 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
run
# End time: 14:19:54 on Dec 02,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:19:54 on Dec 02,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:22:34 on Dec 02,2022, Elapsed time: 0:02:40
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:22:34 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:25:52 on Dec 02,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:25:52 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:38:04 on Dec 02,2022, Elapsed time: 0:12:12
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:38:05 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:41:19 on Dec 02,2022, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:41:19 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:43:20 on Dec 02,2022, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:43:21 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
run
# End time: 14:43:36 on Dec 02,2022, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:43:37 on Dec 02,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:49:14 on Dec 02,2022, Elapsed time: 0:05:37
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:49:15 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# End time: 14:50:23 on Dec 02,2022, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:50:23 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
# Causality operation skipped due to absence of debug database file
# End time: 14:54:42 on Dec 02,2022, Elapsed time: 0:04:19
# Errors: 0, Warnings: 1
# reading modelsim.ini
# vsim shiftregister_9bit_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 14:54:43 on Dec 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit_tb_behav_cfg#1
# Loading work.shiftregister_9bit_tb(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
add wave sim:/shiftregister_9bit_tb/test/*
run
