Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e407d7f1d4944cca230b963518838b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_128_ip_v1_0_behav xil_defaultlib.aes_128_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 17. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" Line 59. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.xS
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.aes_128_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.aes_128_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_128_ip_v1_0_behav
