<?xml version="1.0" encoding="UTF-8"?>
<module id="PMUD" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="CTL" width="32" description="Internal. Only to be used through TI provided API." id="CTL" offset="0x0">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="HYST_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CALC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="MEAS_EN" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MEASCFG" width="32" description="Internal. Only to be used through TI provided API." id="MEASCFG" offset="0x4">
      <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="PER" resetval="0x0">
         <bitenum id="_32CYC" value="3" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="_16CYC" value="2" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="_8CYC" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="CONT" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="COMPTEST" width="32" description="Enable BATMON comparator test mode.
Note: This register is write-protected based on global lock signal from SYS0 on production devices.
" id="COMPTEST" offset="0x8">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable test mode." id="EN" resetval="0x0">
         <bitenum id="ENABLE" value="1" token="Enable" description="Enable"/>
         <bitenum id="DISABLE" value="0" token="Disable" description="Disable"/>
      </bitfield>
   </register>
   <register acronym="BAT" width="32" description="Last Measured Battery Voltage

This register may be read while BATUPD.STAT = 1

" id="BAT" offset="0x28">
      <bitfield range="" begin="31" width="21" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="Integer part:

0x0: 0V + fractional part
...
0x3: 3V + fractional part
0x4: 4V + fractional part

" id="INT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Fractional part, standard binary fractional encoding.

0x00: .0V
...
0x20: 1/8 = .125V
0x40: 1/4 = .25V
0x80: 1/2 = .5V
...
0xA0: 1/2 + 1/8 = .625V
...
0xFF: Max

" id="FRAC" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="BATUPD" width="32" description="Battery Update

Indicates BAT Updates

" id="BATUPD" offset="0x2c">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="
0: No update since last clear
1: New battery voltage is present.

Write 1 to clear the status.
" id="STAT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEMP" width="32" description="Temperature

Last Measured Temperature in Degrees Celsius

This register may be read while TEMPUPD.STAT = 1.

" id="TEMP" offset="0x30">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="9" end="8" rwaccess="RO" description="Integer part (signed) of temperature value. 
Total value = INTEGER + FRACTIONAL
2&#39;s complement encoding

0x100: Min value
0x1D8: -40C
0x1FF: -1C
0x00: 0C
0x1B: 27C
0x55: 85C
0xFF: Max value

" id="INT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEMPUPD" width="32" description="Temperature Update

Indicates TEMP Updates

" id="TEMPUPD" offset="0x34">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="
0: No update since last clear
1: New temperature is present.

Write 1 to clear the status.
" id="STAT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="COMPTESTOUT" width="32" description="BATMON comparator test mode output." id="COMPTESTOUT" offset="0x38">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Comparator output in test mode." id="STAT" resetval="0x0">
         <bitenum id="HIGH" value="1" token="High" description="High"/>
         <bitenum id="LOW" value="0" token="Low" description="Low"/>
      </bitfield>
   </register>
   <register acronym="EVENTMASK" width="32" description="Event Mask" id="EVENTMASK" offset="0x48">
      <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="1: EVENT.TEMP_UPDATE contributes to combined event from BATMON
0: EVENT.TEMP_UPDATE does not contribute to combined event from BATMON

" id="TEMP_UPDATE_MASK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="1: EVENT.BATT_UPDATE contributes to combined event from BATMON
0: EVENT.BATT_UPDATE does not contribute to combined event from BATMON

" id="BATT_UPDATE_MASK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="1: EVENT.TEMP_BELOW_LL contributes to combined event from BATMON
0: EVENT.TEMP_BELOW_LL does not contribute to combined event from BATMON

" id="TEMP_BELOW_LL_MASK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="1: EVENT.TEMP_OVER_UL contributes to combined event from BATMON
0: EVENT.TEMP_OVER_UL does not contribute to combined event from BATMON

" id="TEMP_OVER_UL_MASK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="1: EVENT.BATT_BELOW_LL contributes to combined event from BATMON
0: EVENT.BATT_BELOW_LL does not contribute to combined event from BATMON

" id="BATT_BELOW_LL_MASK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1: EVENT.BATT_OVER_UL contributes to combined event from BATMON
0: EVENT.BATT_OVER_UL does not contribute to combined event from BATMON

" id="BATT_OVER_UL_MASK" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVENT" width="32" description="Event" id="EVENT" offset="0x4c">
      <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Alias to TEMPUPD.STAT

" id="TEMP_UPDATE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Alias to BATUPD.STAT

" id="BATT_UPDATE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Read:
1: Temperature level is below the lower limit set by TEMPLL.
0: Temperature level is not below the lower limit set by TEMPLL.
Write:
1: Clears the flag
0: No change in the flag

" id="TEMP_BELOW_LL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Read:
1: Temperature level is above the upper limit set by TEMPUL.
0: Temperature level is not above the upper limit set by TEMPUL.
Write:
1: Clears the flag
0: No change in the flag

" id="TEMP_OVER_UL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Read:
1: Battery level is below the lower limit set by BATTLL.
0: Battery level is not below the lower limit set by BATTLL.
Write:
1: Clears the flag
0: No change in the flag

" id="BATT_BELOW_LL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Read:
1: Battery level is above the upper limit set by BATTUL.
0: Battery level is not above the upper limit set by BATTUL.
Write:
1: Clears the flag
0: No change in the flag

" id="BATT_OVER_UL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="BATTUL" width="32" description="Battery Upper Limit" id="BATTUL" offset="0x50">
      <bitfield range="" begin="31" width="21" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="Integer part:

0x0: 0V + fractional part
...
0x3: 3V + fractional part
0x4: 4V + fractional part

" id="INT" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Fractional part, standard binary fractional encoding.

0x00: .0V
...
0x20: 1/8 = .125V
0x40: 1/4 = .25V
0x80: 1/2 = .5V
...
0xA0: 1/2 + 1/8 = .625V
...
0xFF: Max

" id="FRAC" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="BATTLL" width="32" description="Battery Lower Limit" id="BATTLL" offset="0x54">
      <bitfield range="" begin="31" width="21" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="Integer part:

0x0: 0V + fractional part
...
0x3: 3V + fractional part
0x4: 4V + fractional part

" id="INT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Fractional part, standard binary fractional encoding.

0x00: .0V
...
0x20: 1/8 = .125V
0x40: 1/4 = .25V
0x80: 1/2 = .5V
...
0xA0: 1/2 + 1/8 = .625V
...
0xFF: Max

" id="FRAC" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEMPUL" width="32" description="Temperature Upper Limit" id="TEMPUL" offset="0x58">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="9" end="8" rwaccess="RW" description="Integer part (signed) of temperature upper limit. 
Total value = INTEGER + FRACTIONAL
2&#39;s complement encoding

0x100: Min value
0x1D8: -40C
0x1FF: -1C
0x00: 0C
0x1B: 27C
0x55: 85C
0xFF: Max value

" id="INT" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Fractional part of temperature upper limit.
Total value = INTEGER + FRACTIONAL
The encoding is an extension of the 2&#39;s complement encoding.

00: 0.0C
01: 0.25C
10: 0.5C
11: 0.75C

For example:
000000001,00 = ( 1+0,00) =  1,00
000000000,11 = ( 0+0,75) =  0,75
000000000,10 = ( 0+0,50) =  0,50
000000000,01 = ( 0+0,25) =  0,25
000000000,00 = ( 0+0,00) =  0,00
111111111,11 = (-1+0,75) = -0,25
111111111,10 = (-1+0,50) = -0,50
111111111,01 = (-1+0,25) = -0,75
111111111,00 = (-1+0,00) = -1,00
111111110,11 = (-2+0,75) = -1,25

" id="FRAC" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEMPLL" width="32" description="Temperature Lower Limit" id="TEMPLL" offset="0x5c">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="9" end="8" rwaccess="RW" description="Integer part (signed) of temperature lower limit. 
Total value = INTEGER + FRACTIONAL
2&#39;s complement encoding

0x100: Min value
0x1D8: -40C
0x1FF: -1C
0x00: 0C
0x1B: 27C
0x55: 85C
0xFF: Max value

" id="INT" resetval="0x100">
      </bitfield>
      <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Fractional part of temperature lower limit.
Total value = INTEGER + FRACTIONAL
The encoding is an extension of the 2&#39;s complement encoding.

00: 0.0C
01: 0.25C
10: 0.5C
11: 0.75C

For example:
000000001,00 = ( 1+0,00) =  1,00
000000000,11 = ( 0+0,75) =  0,75
000000000,10 = ( 0+0,50) =  0,50
000000000,01 = ( 0+0,25) =  0,25
000000000,00 = ( 0+0,00) =  0,00
111111111,11 = (-1+0,75) = -0,25
111111111,10 = (-1+0,50) = -0,50
111111111,01 = (-1+0,25) = -0,75
111111111,00 = (-1+0,00) = -1,00
111111110,11 = (-2+0,75) = -1,25

" id="FRAC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PREFSYS" width="32" description="PMU REFSYS test register. These test bits connect to PMU REFSYS analog module directly.
Note: This register is write-protected except for bits [3:1] based on global lock signal from SYS0 on production devices." id="PREFSYS" offset="0x80">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RW" description="Spare bits. BATMON comparator enable in test mode is based on COMPTEST.EN bit." id="SPARE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Connects 1uA IPTAT going to BMON to va_atb_pmurefsys_a" id="TEST10" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Connects BMON comparator input to va_atb_pmurefsys_a" id="TEST9" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Connects BMON comparator output to va_atb_pmurefsys_a" id="TEST8" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Connects 0.8V VREF for pmui2v circuit (IREF) to va_atb_pmurefsys_a" id="TEST7" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Connects 0.8V VREF for LRF and HFXT to va_atb_pmurefsys_a" id="TEST6" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Connects unbuffered bandgap output to va_atb_pmurefsys_a" id="TEST5" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Connects buffered bandgap output to va_atb_pmurefsys_a" id="TEST4" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Connects 20uA IREF to va_atb_pmurefsys_a" id="TEST3" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Connects 1uA IREF to va_atb_pmurefsys_a" id="TEST2" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Connects 4uA IREF to va_atb_pmurefsys_a" id="TEST1" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Connects 2uA IPTAT to va_atb_pmurefsys_a" id="TEST0" resetval="0x0">
         <bitenum id="SET" value="1" token="Connect" description="Connect"/>
         <bitenum id="CLR" value="0" token="No connect" description="No connect"/>
      </bitfield>
   </register>
   <register acronym="PREG0" width="32" description="PMU REG 0 register.
Note: All bits in this register except UDIG_LDO_EN are write-protected based on global lock signal from SYS0 on production devices." id="PREG0" offset="0x90">
      <bitfield range="" begin="31" width="21" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="SOC LDO current test mode enable bit. Needs to be enabled for DIGLDO and UDIGLDO output current testing." id="SOCLDO_ITESTEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="9" width="3" end="7" rwaccess="RW" description="SOC LDO ATB selection bits." id="SOCLDO_ATBSEL" resetval="0x0">
         <bitenum id="VDD_AON" value="4" token="Connect VDD_AON" description="Connect VDD_AON"/>
         <bitenum id="SOCLDO_VREF_AMP_OUT" value="2" token="Connect reference amplifier output in SOC LDO" description="Connect reference amplifier output in SOC LDO"/>
         <bitenum id="SOCLDO_ITEST" value="1" token="Connect selected LDO current output" description="Connect selected LDO current output"/>
         <bitenum id="NC" value="0" token="No test muxes connected" description="No test muxes connected"/>
      </bitfield>
      <bitfield range="" begin="6" width="2" end="5" rwaccess="RW" description="UDIGLDO ATB selection bits. This is used to enable test currents out from UDIGLDO through ATEST." id="UDIGLDO_ATBSEL" resetval="0x0">
         <bitenum id="VAL3" value="3" token="3/10 of output current" description="3/10 of output current"/>
         <bitenum id="VAL2" value="2" token="1/5 of output current" description="1/5 of output current"/>
         <bitenum id="VAL1" value="1" token="1/10 of output current" description="1/10 of output current"/>
         <bitenum id="VAL0" value="0" token="No currents out" description="No currents out"/>
      </bitfield>
      <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="DIGLDO ATB selection bits. This is used to enable test currents out from DIGLDO through ATEST." id="DIGLDO_ATBSEL" resetval="0x0">
         <bitenum id="VAL4" value="4" token="1/60 of output current" description="1/60 of output current"/>
         <bitenum id="VAL2" value="2" token="1/120 of output current" description="1/120 of output current"/>
         <bitenum id="VAL1" value="1" token="1/240 of output current" description="1/240 of output current"/>
         <bitenum id="VAL0" value="0" token="No currents out" description="No currents out"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Spare bit" id="SPARE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable UDIGLDO" id="UDIGLDO_EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
   </register>
   <register acronym="PREG1" width="32" description="PMU REG 1 register.
Note: All bits in this register except DITHER_EN are write-protected based on global lock signal from SYS0 on production devices." id="PREG1" offset="0x94">
      <bitfield range="" begin="31" width="12" end="20" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED20" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="This bit is used to turn on DCDC NMOS switch. TEST_DCDC_PMOS and TEST_DCDC_NMOS bits should not be set together." id="TEST_DCDC_NMOS" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="This bit is used to turn on DCDC PMOS switch. TEST_DCDC_PMOS and TEST_DCDC_NMOS bits should not be set together.
" id="TEST_DCDC_PMOS" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Enable switching frequency randomizer." id="DITHER_EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Keep GLDO always on when enabled. PMUDLC cannot disable GLDO pass gate." id="GLDO_AON" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Enable/Disable ATEST input to VDDR input of recharge comparator. Used for trimming the recharge voltage reference level." id="RCHG_BLK_VTRIG_EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Enable/Disable test outputs to recharge comparator block." id="RCHG_BLK_ATEST_EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Force sample of VREF on sample capacitor." id="RCHG_FORCE_SAMP_VREF" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Enable/Disable the 32 kHz clock to the recharge comparator." id="RCHG_COMP_CLK_DIS" resetval="0x0">
         <bitenum id="DIS" value="1" token="Disable the clock" description="Disable the clock"/>
         <bitenum id="EN" value="0" token="Enable the clock" description="Enable the clock"/>
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Spare bit." id="SPARE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="VDDR ATB selection bit. This is used to connect VDDR to ATEST bus. 
Set GLDO_ATBSEL = 0x0 first before setting this bit." id="VDDR_ATBSEL" resetval="0x0">
         <bitenum id="EN" value="1" token="Connected" description="Connected"/>
         <bitenum id="DIS" value="0" token="Not connected" description="Not connected"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Disable GLDO error amplifier bias current" id="GLDO_EA_BIAS_DIS" resetval="0x0">
         <bitenum id="OFF" value="1" token="Bias current is turned off when GLDO is disabled" description="Bias current is turned off when GLDO is disabled"/>
         <bitenum id="ON" value="0" token="Bias current remains ON" description="Bias current remains ON"/>
      </bitfield>
      <bitfield range="" begin="4" width="4" end="1" rwaccess="RW" description="GLDO ATB selection bits." id="GLDO_ATBSEL" resetval="0x0">
         <bitenum id="VDDROK" value="8" token="VDDR_OK connected to test bus" description="VDDR_OK connected to test bus"/>
         <bitenum id="IB1U" value="4" token="GLDO 1uA bias current connected to test bus" description="GLDO 1uA bias current connected to test bus"/>
         <bitenum id="PASSGATE" value="2" token="GLDO pass transistor gate voltage connected to test bus" description="GLDO pass transistor gate voltage connected to test bus"/>
         <bitenum id="ERRAMP_OUT" value="1" token="GLDO error amp output voltage connected to test bus" description="GLDO error amp output voltage connected to test bus"/>
         <bitenum id="NC" value="0" token="No GLDO signal connected to test bus" description="No GLDO signal connected to test bus"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PREG2" width="32" description="PMU REG 2 register.
Note: This register is write-protected based on global lock signal from SYS0 on production devices." id="PREG2" offset="0x98">
      <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="This bit is used to mask RSTN pin reset during FLTP1 flash test.  " id="RSTNMASK" resetval="0x0">
         <bitenum id="MASK" value="1" token="Reset is masked" description="Reset is masked"/>
         <bitenum id="UNMASK" value="0" token="Reset is unmasked" description="Reset is unmasked"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="ATB selection between DCDC/GLDO and Recharge block.
" id="DCDC_RCHG_ATBSEL" resetval="0x0">
         <bitenum id="RCHG_BLK" value="1" token="Enables input trigger level test signal to the recharge block " description="Enables input trigger level test signal to the recharge block "/>
         <bitenum id="DCDC_GLDO" value="0" token="Enables DCDC/GLDO test signals selected by GLDO_ATBSEL" description="Enables DCDC/GLDO test signals selected by GLDO_ATBSEL"/>
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="PMU REG ATB selection bits." id="PMUREG_ATBSEL" resetval="0x0">
         <bitenum id="DCDC_ATEST0_RCHG_ATEST1" value="8" token="Either DCDC/GLDO or Recharge Block output depending on DCDC_RCHG_ATBSEL bit on ATEST0 and Recharge Block output on ATEST1" description="Either DCDC/GLDO or Recharge Block output depending on DCDC_RCHG_ATBSEL bit on ATEST0 and Recharge Block output on ATEST1"/>
         <bitenum id="SOCLDOI_A0" value="4" token="SOCLDO current on ATEST0" description="SOCLDO current on ATEST0"/>
         <bitenum id="RESERVED" value="2" token="Do not use" description="Do not use"/>
         <bitenum id="SOCLDOV_A1" value="1" token="SOCLDO voltage on ATEST1" description="SOCLDO voltage on ATEST1"/>
         <bitenum id="NC" value="0" token="No signal connected to ATEST outputs" description="No signal connected to ATEST outputs"/>
      </bitfield>
   </register>
   <register acronym="DCDCCFG" width="32" description="Internal. Only to be used through TI provided API." id="DCDCCFG" offset="0x9c">
      <bitfield range="" begin="31" width="9" end="23" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED23" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="7" end="16" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="LM_HIGHTH" resetval="0x0">
         <bitenum id="MAX" value="127" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="MIN" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="7" end="8" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="LM_LOWTH" resetval="0x0">
         <bitenum id="MAX" value="127" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="MIN" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ADP_IPEAK_EN" resetval="0x0">
         <bitenum id="ENABLE" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="DISABLE" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
      <bitfield range="" begin="3" width="3" end="1" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="LMEN" resetval="0x0">
         <bitenum id="ENABLE" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="DISABLE" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="DCDCSTAT" width="32" description="DCDC status register" id="DCDCSTAT" offset="0xa0">
      <bitfield range="" begin="31" width="21" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="DCDC IPEAK value. This value is same as what is programmed in SYS0.TDCDC.IPEAK when adaptive IPEAK adjustment scheme is not enabled and it shows current IPEAK value applied by hardware when adaptive IPEAK adjustment scheme is enabled." id="IPEAK" resetval="0x0">
         <bitenum id="MAX" value="7" token="Maximum value" description="Maximum value"/>
         <bitenum id="MIN" value="0" token="Minimum value" description="Minimum value"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="This indicates DCDC load meter output value in percentage scale. Valid range is 0x1 to 0x64." id="LOAD" resetval="0x0">
         <bitenum id="MAX" value="127" token="Maximum value" description="Maximum value"/>
         <bitenum id="MIN" value="0" token="Minimum value" description="Minimum value"/>
      </bitfield>
   </register>
   <register acronym="DTBBATMON" width="32" description="BATMON DTB MUX selection signal" id="DTBBATMON" offset="0xf8">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="DTB MUX selection signal" id="SEL" resetval="0x0">
         <bitenum id="GRP15" value="15" token="GRP15 DTB outputs" description="GRP15 DTB outputs"/>
         <bitenum id="GRP14" value="14" token="GRP14 DTB outputs" description="GRP14 DTB outputs"/>
         <bitenum id="GRP13" value="13" token="GRP13 DTB outputs" description="GRP13 DTB outputs"/>
         <bitenum id="GRP12" value="12" token="GRP12 DTB outputs" description="GRP12 DTB outputs"/>
         <bitenum id="GRP11" value="11" token="GRP11 DTB outputs" description="GRP11 DTB outputs"/>
         <bitenum id="GRP10" value="10" token="GRP10 DTB outputs" description="GRP10 DTB outputs"/>
         <bitenum id="GRP9" value="9" token="GRP9 DTB outputs" description="GRP9 DTB outputs"/>
         <bitenum id="GRP8" value="8" token="GRP8 DTB outputs" description="GRP8 DTB outputs"/>
         <bitenum id="GRP7" value="7" token="GRP7 DTB outputs" description="GRP7 DTB outputs"/>
         <bitenum id="GRP6" value="6" token="GRP6 DTB outputs" description="GRP6 DTB outputs"/>
         <bitenum id="GRP5" value="5" token="GRP5 DTB outputs" description="GRP5 DTB outputs"/>
         <bitenum id="GRP4" value="4" token="GRP4 DTB outputs" description="GRP4 DTB outputs"/>
         <bitenum id="GRP3" value="3" token="GRP3 DTB outputs" description="GRP3 DTB outputs"/>
         <bitenum id="GRP2" value="2" token="GRP2 DTB outputs" description="GRP2 DTB outputs"/>
         <bitenum id="GRP1" value="1" token="GRP1 DTB outputs" description="GRP1 DTB outputs"/>
         <bitenum id="DISABLE" value="0" token="All DTB outputs driven to zero" description="All DTB outputs driven to zero"/>
      </bitfield>
   </register>
   <register acronym="DTBDCDC" width="32" description="DCDC DTB MUX selection signal" id="DTBDCDC" offset="0xfc">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="DCDC DTB MUX selection signal" id="SEL" resetval="0x0">
         <bitenum id="GRP7" value="7" token="GRP7 DTB outputs" description="GRP7 DTB outputs"/>
         <bitenum id="GRP6" value="6" token="GRP6 DTB outputs" description="GRP6 DTB outputs"/>
         <bitenum id="GRP5" value="5" token="GRP5 DTB outputs" description="GRP5 DTB outputs"/>
         <bitenum id="GRP4" value="4" token="GRP 4 DTB outputs" description="GRP 4 DTB outputs"/>
         <bitenum id="GRP3" value="3" token="GRP3 DTB outputs" description="GRP3 DTB outputs"/>
         <bitenum id="GRP2" value="2" token="GRP2 DTB outputs" description="GRP2 DTB outputs"/>
         <bitenum id="GRP1" value="1" token="GRP1 DTB outputs" description="GRP1 DTB outputs"/>
         <bitenum id="DISABLE" value="0" token="All DTB outputs driven to zero" description="All DTB outputs driven to zero"/>
      </bitfield>
   </register>
</module>
