v 20130925 2
C 0 0 0 0 0 title-B.sym
{
T 10000 700 5 10 1 1 0 0 1
description=GNUCAP tutorial schematic
T 14000 100 5 10 1 1 0 0 1
author=Bert Timmerman
T 14000 400 5 10 1 1 0 0 1
revision=20240717
T 10100 400 5 10 1 1 0 0 1
file=eg12.sch
T 10100 100 5 10 1 1 0 0 1
page=1
T 11600 100 5 10 1 1 0 0 1
pages=1
}
C 10700 3200 1 0 0 gnd-1.sym
N 10800 3500 10800 4000 4
{
T 11200 3900 5 6 1 1 0 4 1
netname=0
}
N 10800 3800 14100 3800 4
L 11200 4000 11100 3900 3 0 0 0 -1 -1
L 11100 3900 11200 3800 3 0 0 0 -1 -1
L 11200 3800 11300 3900 3 0 0 0 -1 -1
L 11300 3900 11200 4000 3 0 0 0 -1 -1
C 10500 4000 1 0 0 idc-1.sym
{
T 11200 4650 5 10 1 1 0 0 1
refdes=Ib
T 11200 4850 5 10 0 0 0 0 1
device=CURRENT_SOURCE
T 11200 5050 5 10 0 0 0 0 1
footprint=none
T 11200 4450 5 10 1 1 0 0 1
value=DC 10 uA
}
C 13800 4700 1 0 0 vdc-1.sym
{
T 14500 5350 5 10 1 1 0 0 1
refdes=Vce
T 14500 5550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 14500 5750 5 10 0 0 0 0 1
footprint=none
T 14500 5150 5 10 1 1 0 0 1
value=DC 0V
}
C 11800 5100 1 0 0 npn-3.sym
{
T 12700 5600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 12700 5600 5 10 1 1 0 0 1
refdes=Q1
}
N 10800 5200 10800 5600 4
N 10800 5600 11800 5600 4
{
T 11000 5700 5 6 1 1 0 4 1
netname=1
}
N 12400 5100 12400 3800 4
N 12400 6100 12400 6300 4
N 12400 6300 12800 6300 4
{
T 12600 6400 5 6 1 1 0 4 1
netname=2
}
N 14100 6300 14100 5900 4
N 14100 4700 14100 3800 4
L 12600 6300 12500 6400 3 0 0 0 -1 -1
L 12500 6400 12600 6500 3 0 0 0 -1 -1
L 12600 6500 12700 6400 3 0 0 0 -1 -1
L 12700 6400 12600 6300 3 0 0 0 -1 -1
L 11000 5600 10900 5700 3 0 0 0 -1 -1
L 10900 5700 11000 5800 3 0 0 0 -1 -1
L 11100 5700 11000 5800 3 0 0 0 -1 -1
L 11100 5700 11000 5600 3 0 0 0 -1 -1
C 12800 6200 1 0 0 resistor-2.sym
{
T 13200 6550 5 10 0 0 0 0 1
device=RESISTOR
T 13000 6500 5 10 1 1 0 0 1
refdes=R1
T 13000 6000 5 10 1 1 0 0 1
value=0.0001
}
N 13700 6300 14100 6300 4
{
T 13900 6400 5 6 1 1 0 4 1
netname=3
}
L 13900 6300 13800 6400 3 0 0 0 -1 -1
L 13900 6500 13800 6400 3 0 0 0 -1 -1
L 13900 6500 14000 6400 3 0 0 0 -1 -1
L 14000 6400 13900 6300 3 0 0 0 -1 -1
T 200 6000 9 10 1 0 0 0 24
* Circuit Description

* transistor model statement
.model BCxxx NPN (Is=1.8104e-15 Bf=100 Vaf=35V)

VCE 3 0 0V
R1 3 2 .0001
IB 0 1 10u

* device under test

Q1 2 1 0 0 BCxxx

* Print analysis results
.PRINT DC V(2) I(R1)

* vary Vce from 0V to 10V in steps of 10mV
.DC VCE 0V 10V 10mV

* vary Vce from 0V to 10V in steps of 10mV,
* vary Ib from 1 uA to 10 uA in stpes of 1 uA
*.DC VCE 0V 10V 100mV IB 1u 10u 1u

.end
