
ubuntu-preinstalled/bsd-write:     file format elf32-littlearm


Disassembly of section .init:

000009a8 <.init>:
 9a8:	push	{r3, lr}
 9ac:	bl	e50 <__snprintf_chk@plt+0x29c>
 9b0:	pop	{r3, pc}

Disassembly of section .plt:

000009b4 <strcmp@plt-0x14>:
 9b4:	push	{lr}		; (str lr, [sp, #-4]!)
 9b8:	ldr	lr, [pc, #4]	; 9c4 <strcmp@plt-0x4>
 9bc:	add	lr, pc, lr
 9c0:	ldr	pc, [lr, #8]!
 9c4:	andeq	r1, r1, r8, asr r5

000009c8 <strcmp@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1368]!	; 0x558

000009d4 <__cxa_finalize@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1360]!	; 0x550

000009e0 <getlogin@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #69632	; 0x11000
 9e8:	ldr	pc, [ip, #1352]!	; 0x548

000009ec <getpwuid@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #69632	; 0x11000
 9f4:	ldr	pc, [ip, #1344]!	; 0x540

000009f8 <getuid@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #69632	; 0x11000
 a00:	ldr	pc, [ip, #1336]!	; 0x538

00000a04 <signal@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #69632	; 0x11000
 a0c:	ldr	pc, [ip, #1328]!	; 0x530

00000a10 <time@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #69632	; 0x11000
 a18:	ldr	pc, [ip, #1320]!	; 0x528

00000a1c <ctime@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #69632	; 0x11000
 a24:	ldr	pc, [ip, #1312]!	; 0x520

00000a28 <setutxent@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #69632	; 0x11000
 a30:	ldr	pc, [ip, #1304]!	; 0x518

00000a34 <__stack_chk_fail@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #69632	; 0x11000
 a3c:	ldr	pc, [ip, #1296]!	; 0x510

00000a40 <fgetws@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #69632	; 0x11000
 a48:	ldr	pc, [ip, #1288]!	; 0x508

00000a4c <__fxstatat@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #69632	; 0x11000
 a54:	ldr	pc, [ip, #1280]!	; 0x500

00000a58 <err@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #69632	; 0x11000
 a60:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a64 <iswprint@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #69632	; 0x11000
 a6c:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a70 <putwchar@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #69632	; 0x11000
 a78:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a7c <fwrite@plt>:
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #69632	; 0x11000
 a84:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a88 <gethostname@plt>:
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #69632	; 0x11000
 a90:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a94 <puts@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #69632	; 0x11000
 a9c:	ldr	pc, [ip, #1232]!	; 0x4d0

00000aa0 <__libc_start_main@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #69632	; 0x11000
 aa8:	ldr	pc, [ip, #1224]!	; 0x4c8

00000aac <__gmon_start__@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #69632	; 0x11000
 ab4:	ldr	pc, [ip, #1216]!	; 0x4c0

00000ab8 <open@plt>:
 ab8:	add	ip, pc, #0, 12
 abc:	add	ip, ip, #69632	; 0x11000
 ac0:	ldr	pc, [ip, #1208]!	; 0x4b8

00000ac4 <exit@plt>:
 ac4:	add	ip, pc, #0, 12
 ac8:	add	ip, ip, #69632	; 0x11000
 acc:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ad0 <strlcpy@plt>:
 ad0:	add	ip, pc, #0, 12
 ad4:	add	ip, ip, #69632	; 0x11000
 ad8:	ldr	pc, [ip, #1192]!	; 0x4a8

00000adc <iswspace@plt>:
 adc:	add	ip, pc, #0, 12
 ae0:	add	ip, ip, #69632	; 0x11000
 ae4:	ldr	pc, [ip, #1184]!	; 0x4a0

00000ae8 <ttyname@plt>:
 ae8:	add	ip, pc, #0, 12
 aec:	add	ip, ip, #69632	; 0x11000
 af0:	ldr	pc, [ip, #1176]!	; 0x498

00000af4 <warnx@plt>:
 af4:	add	ip, pc, #0, 12
 af8:	add	ip, ip, #69632	; 0x11000
 afc:	ldr	pc, [ip, #1168]!	; 0x490

00000b00 <getopt@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #69632	; 0x11000
 b08:	ldr	pc, [ip, #1160]!	; 0x488

00000b0c <strncpy@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #69632	; 0x11000
 b14:	ldr	pc, [ip, #1152]!	; 0x480

00000b18 <__printf_chk@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #69632	; 0x11000
 b20:	ldr	pc, [ip, #1144]!	; 0x478

00000b24 <fileno@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #69632	; 0x11000
 b2c:	ldr	pc, [ip, #1136]!	; 0x470

00000b30 <getutxline@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #69632	; 0x11000
 b38:	ldr	pc, [ip, #1128]!	; 0x468

00000b3c <endutxent@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #69632	; 0x11000
 b44:	ldr	pc, [ip, #1120]!	; 0x460

00000b48 <setlocale@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #69632	; 0x11000
 b50:	ldr	pc, [ip, #1112]!	; 0x458

00000b54 <errx@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #69632	; 0x11000
 b5c:	ldr	pc, [ip, #1104]!	; 0x450

00000b60 <warn@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #69632	; 0x11000
 b68:	ldr	pc, [ip, #1096]!	; 0x448

00000b6c <__wprintf_chk@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #69632	; 0x11000
 b74:	ldr	pc, [ip, #1088]!	; 0x440

00000b78 <isatty@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #69632	; 0x11000
 b80:	ldr	pc, [ip, #1080]!	; 0x438

00000b84 <freopen@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #69632	; 0x11000
 b8c:	ldr	pc, [ip, #1072]!	; 0x430

00000b90 <strncmp@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #69632	; 0x11000
 b98:	ldr	pc, [ip, #1064]!	; 0x428

00000b9c <abort@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #69632	; 0x11000
 ba4:	ldr	pc, [ip, #1056]!	; 0x420

00000ba8 <getutxent@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #69632	; 0x11000
 bb0:	ldr	pc, [ip, #1048]!	; 0x418

00000bb4 <__snprintf_chk@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #69632	; 0x11000
 bbc:	ldr	pc, [ip, #1040]!	; 0x410

Disassembly of section .text:

00000bc0 <.text>:
     bc0:	svcmi	0x00f0e92d
     bc4:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
     bc8:	addlt	r4, r1, ip, ror ip
     bcc:			; <UNDEFINED> instruction: 0x460e4a7c
     bd0:	ldmdbmi	ip!, {r2, r3, r4, r5, r6, sl, lr}^
     bd4:	orrpl	pc, r0, #54525952	; 0x3400000
     bd8:	stmiapl	r2!, {r0, r2, r9, sl, lr}
     bdc:	andcs	r4, r0, r9, ror r4
     be0:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
     be4:			; <UNDEFINED> instruction: 0xf04f601a
     be8:			; <UNDEFINED> instruction: 0xf7ff0200
     bec:	ldmdami	r6!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
     bf0:	svcmi	0x00762100
     bf4:			; <UNDEFINED> instruction: 0xf7ff4478
     bf8:	ldrbtmi	lr, [pc], #-3936	; c00 <__snprintf_chk@plt+0x4c>
     bfc:	blle	1a48414 <__snprintf_chk@plt+0x1a47860>
     c00:	svc	0x0012f7ff
     c04:	mrc	7, 7, APSR_nzcv, cr8, cr15, {7}
     c08:			; <UNDEFINED> instruction: 0xf7ff4681
     c0c:	strmi	lr, [r0], sl, ror #29
     c10:	rsble	r2, r4, r0, lsl #16
     c14:	ldrtmi	r4, [r1], -lr, ror #20
     c18:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
     c1c:	svc	0x0070f7ff
     c20:	andle	r3, r1, r1
     c24:			; <UNDEFINED> instruction: 0xf978f000
     c28:	blmi	1ad35d8 <__snprintf_chk@plt+0x1ad2a24>
     c2c:	andlt	pc, r2, r7, asr r8	; <UNPREDICTABLE>
     c30:			; <UNDEFINED> instruction: 0xf8db58fb
     c34:			; <UNDEFINED> instruction: 0xf8d30000
     c38:			; <UNDEFINED> instruction: 0xf7ffa000
     c3c:			; <UNDEFINED> instruction: 0xf7ffef74
     c40:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
     c44:			; <UNDEFINED> instruction: 0xf8dbd053
     c48:			; <UNDEFINED> instruction: 0xf7ff0000
     c4c:			; <UNDEFINED> instruction: 0xf7ffef6c
     c50:	strmi	lr, [r7], -ip, asr #30
     c54:			; <UNDEFINED> instruction: 0xf0002800
     c58:	stmdbmi	r0!, {r3, r7, pc}^
     c5c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c60:	svc	0x0096f7ff
     c64:	strcc	fp, [r5, -r0, lsl #18]
     c68:	bleq	83d0a4 <__snprintf_chk@plt+0x83c4f0>
     c6c:			; <UNDEFINED> instruction: 0xf1ab2101
     c70:	tstls	r0, ip, lsl #6
     c74:	andeq	pc, r8, #-1073741782	; 0xc000002a
     c78:			; <UNDEFINED> instruction: 0x46204639
     c7c:			; <UNDEFINED> instruction: 0xf9a8f000
     c80:	cmple	pc, r0, lsl #16
     c84:	stccc	8, cr15, [r8], {91}	; 0x5b
     c88:	ldmdami	r5, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
     c8c:			; <UNDEFINED> instruction: 0xf7ff4478
     c90:	bl	fe97c960 <__snprintf_chk@plt+0xfe97bdac>
     c94:	bl	1818c4 <__snprintf_chk@plt+0x180d10>
     c98:	blcs	422c8 <__snprintf_chk@plt+0x41714>
     c9c:	blcs	b4dd8 <__snprintf_chk@plt+0xb4224>
     ca0:	stmdavs	fp!, {r6, r7, r8, ip, lr, pc}^
     ca4:	stmdbmi	pc, {r0, r2, r9, sp}^	; <UNPREDICTABLE>
     ca8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
     cac:			; <UNDEFINED> instruction: 0xf7ff9303
     cb0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     cb4:	stmdavs	r9!, {r0, r3, r4, r5, ip, lr, pc}^
     cb8:	eoreq	pc, sl, r6, asr r8	; <UNPREDICTABLE>
     cbc:			; <UNDEFINED> instruction: 0xf94cf000
     cc0:	subsle	r2, r7, r0, lsl #16
     cc4:	andcs	r4, r1, r8, asr #18
     cc8:			; <UNDEFINED> instruction: 0xf856686b
     ccc:	ldrbtmi	r2, [r9], #-42	; 0xffffffd6
     cd0:	svc	0x0040f7ff
     cd4:	andcs	r4, r1, r5, asr #18
     cd8:			; <UNDEFINED> instruction: 0xf7ff4479
     cdc:			; <UNDEFINED> instruction: 0x4648eebe
     ce0:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ce4:	eorsle	r2, ip, r0, lsl #16
     ce8:	ldrdhi	pc, [r0], -r0
     cec:	blmi	103ab3c <__snprintf_chk@plt+0x1039f88>
     cf0:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     cf4:	ldrdeq	pc, [r0], -fp
     cf8:	svc	0x0014f7ff
     cfc:	svc	0x003cf7ff
     d00:	lslle	r2, r0, #16
     d04:	ldmpl	pc!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
     d08:			; <UNDEFINED> instruction: 0xf7ff6838
     d0c:			; <UNDEFINED> instruction: 0xf7ffef0c
     d10:	ldmdblt	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
     d14:			; <UNDEFINED> instruction: 0xf10d4f38
     d18:	movwcs	r0, #6944	; 0x1b20
     d1c:			; <UNDEFINED> instruction: 0xf84b447f
     d20:	ldr	r3, [r6, r8, lsl #24]!
     d24:			; <UNDEFINED> instruction: 0xf7ff2001
     d28:	blls	fc868 <__snprintf_chk@plt+0xfbcb4>
     d2c:	rsbvs	r3, fp, r5, lsl #6
     d30:	ldmdavs	r8!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
     d34:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
     d38:			; <UNDEFINED> instruction: 0xf1abe789
     d3c:	ldrtmi	r0, [fp], -r4, lsl #22
     d40:			; <UNDEFINED> instruction: 0xf8cd4620
     d44:	ldrbmi	r9, [sl], -r0
     d48:	eorne	pc, sl, r6, asr r8	; <UNPREDICTABLE>
     d4c:			; <UNDEFINED> instruction: 0xf986f000
     d50:	ldrtmi	r4, [sl], -r3, asr #12
     d54:			; <UNDEFINED> instruction: 0x46204659
     d58:	blx	103cd60 <__snprintf_chk@plt+0x103c1ac>
     d5c:			; <UNDEFINED> instruction: 0xf0002000
     d60:			; <UNDEFINED> instruction: 0xf8dff8f1
     d64:	ldrbtmi	r8, [r8], #152	; 0x98
     d68:	stmdbmi	r5!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
     d6c:	ldrbtmi	r2, [r9], #-1
     d70:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
     d74:	andeq	pc, r8, #-1073741782	; 0xc000002a
     d78:			; <UNDEFINED> instruction: 0xf1ab6869
     d7c:	strtmi	r0, [r0], -ip, lsl #6
     d80:	bleq	7cec4 <__snprintf_chk@plt+0x7c310>
     d84:	andlt	pc, r0, sp, asr #17
     d88:			; <UNDEFINED> instruction: 0xf0009203
     d8c:	stmdacs	r0, {r0, r5, r8, fp, ip, sp, lr, pc}
     d90:	stmdavs	r9!, {r3, r6, r7, r8, ip, lr, pc}^
     d94:	svceq	0x0000f1b9
     d98:	bls	f4da8 <__snprintf_chk@plt+0xf41f4>
     d9c:			; <UNDEFINED> instruction: 0xb12b6813
     da0:	ldrtmi	r4, [sl], -r3, asr #12
     da4:			; <UNDEFINED> instruction: 0xf0004620
     da8:	bfi	pc, r9, #20, #4	; <UNPREDICTABLE>
     dac:	ldmdbmi	r5, {r0, r1, r3, r9, sl, lr}
     db0:	eorcs	pc, sl, r6, asr r8	; <UNPREDICTABLE>
     db4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
     db8:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     dbc:	andeq	r1, r1, r8, asr #6
     dc0:	andeq	r0, r0, r0, asr #1
     dc4:	muleq	r0, ip, r7
     dc8:	muleq	r0, r0, r7
     dcc:	andeq	r1, r1, lr, lsl r3
     dd0:	andeq	r0, r0, lr, asr r7
     dd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     dd8:	andeq	r0, r0, r4, asr #1
     ddc:	andeq	r0, r0, r6, lsr #14
     de0:	andeq	r0, r0, ip, asr #15
     de4:	ldrdeq	r0, [r0], -sl
     de8:			; <UNDEFINED> instruction: 0x000007ba
     dec:	andeq	r0, r0, r8, asr r7
     df0:	ldrdeq	r0, [r0], -r8
     df4:	andeq	r0, r0, r8, asr #1
     df8:	andeq	r0, r0, ip, lsl #14
     dfc:			; <UNDEFINED> instruction: 0x000006be
     e00:	andeq	r0, r0, lr, asr #13
     e04:	andeq	r0, r0, lr, ror #13
     e08:	bleq	3cf4c <__snprintf_chk@plt+0x3c398>
     e0c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     e10:	strbtmi	fp, [sl], -r2, lsl #24
     e14:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     e18:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     e1c:	ldrmi	sl, [sl], #776	; 0x308
     e20:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     e24:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     e28:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     e2c:			; <UNDEFINED> instruction: 0xf85a4b06
     e30:	stmdami	r6, {r0, r1, ip, sp}
     e34:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     e38:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     e3c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e40:	ldrdeq	r1, [r1], -ip
     e44:	strheq	r0, [r0], -r4
     e48:	ldrdeq	r0, [r0], -r4
     e4c:	ldrdeq	r0, [r0], -ip
     e50:	ldr	r3, [pc, #20]	; e6c <__snprintf_chk@plt+0x2b8>
     e54:	ldr	r2, [pc, #20]	; e70 <__snprintf_chk@plt+0x2bc>
     e58:	add	r3, pc, r3
     e5c:	ldr	r2, [r3, r2]
     e60:	cmp	r2, #0
     e64:	bxeq	lr
     e68:	b	aac <__gmon_start__@plt>
     e6c:	strheq	r1, [r1], -ip
     e70:	andeq	r0, r0, ip, asr #1
     e74:	blmi	1d2e94 <__snprintf_chk@plt+0x1d22e0>
     e78:	bmi	1d2060 <__snprintf_chk@plt+0x1d14ac>
     e7c:	addmi	r4, r3, #2063597568	; 0x7b000000
     e80:	andle	r4, r3, sl, ror r4
     e84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e88:	ldrmi	fp, [r8, -r3, lsl #2]
     e8c:	svclt	0x00004770
     e90:	andeq	r1, r1, ip, lsl #3
     e94:	andeq	r1, r1, r8, lsl #3
     e98:	muleq	r1, r8, r0
     e9c:	strheq	r0, [r0], -ip
     ea0:	stmdbmi	r9, {r3, fp, lr}
     ea4:	bmi	25208c <__snprintf_chk@plt+0x2514d8>
     ea8:	bne	252094 <__snprintf_chk@plt+0x2514e0>
     eac:	svceq	0x00cb447a
     eb0:			; <UNDEFINED> instruction: 0x01a1eb03
     eb4:	andle	r1, r3, r9, asr #32
     eb8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     ebc:	ldrmi	fp, [r8, -r3, lsl #2]
     ec0:	svclt	0x00004770
     ec4:	andeq	r1, r1, r0, ror #2
     ec8:	andeq	r1, r1, ip, asr r1
     ecc:	andeq	r1, r1, ip, rrx
     ed0:	andeq	r0, r0, r0, ror #1
     ed4:	blmi	2ae2fc <__snprintf_chk@plt+0x2ad748>
     ed8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     edc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     ee0:	blmi	26f494 <__snprintf_chk@plt+0x26e8e0>
     ee4:	ldrdlt	r5, [r3, -r3]!
     ee8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     eec:			; <UNDEFINED> instruction: 0xf7ff6818
     ef0:			; <UNDEFINED> instruction: 0xf7ffed72
     ef4:	blmi	1c0df8 <__snprintf_chk@plt+0x1c0244>
     ef8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     efc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     f00:	andeq	r1, r1, sl, lsr #2
     f04:	andeq	r1, r1, ip, lsr r0
     f08:	strheq	r0, [r0], -r8
     f0c:	andeq	r1, r1, r6, lsl r1
     f10:	andeq	r1, r1, sl, lsl #2
     f14:	svclt	0x0000e7c4
     f18:	andscs	fp, r8, #8, 10	; 0x2000000
     f1c:	tstcs	r1, r6, lsl #22
     f20:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
     f24:	ldmdbpl	fp, {r1, r2, fp, lr}
     f28:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
     f2c:	stc	7, cr15, [r6, #1020]!	; 0x3fc
     f30:			; <UNDEFINED> instruction: 0xf7ff2001
     f34:	svclt	0x0000edc8
     f38:	strdeq	r0, [r1], -r6
     f3c:	andeq	r0, r0, r8, asr #1
     f40:	andeq	r0, r0, r8, lsr r4
     f44:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
     f48:			; <UNDEFINED> instruction: 0xf7ff4478
     f4c:	andcs	lr, r0, r4, lsr #27
     f50:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
     f54:	andeq	r0, r0, r4, lsr r4
     f58:	rsclt	fp, r5, r0, lsr r5
     f5c:			; <UNDEFINED> instruction: 0x46054c19
     f60:	eorcs	r4, r0, #25600	; 0x6400
     f64:	stmdage	r5, {r2, r3, r4, r5, r6, sl, lr}
     f68:	stcge	8, cr5, [r3], {227}	; 0xe3
     f6c:	cmnls	r3, #1769472	; 0x1b0000
     f70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f74:	stcl	7, cr15, [sl, #1020]	; 0x3fc
     f78:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     f7c:			; <UNDEFINED> instruction: 0xf7ff4620
     f80:	ldrsblt	lr, [r8, #-216]!	; 0xffffff28
     f84:			; <UNDEFINED> instruction: 0x3000f9b0
     f88:	mvnsle	r2, r7, lsl #22
     f8c:	msreq	CPSR_fs, r0, lsl #2
     f90:			; <UNDEFINED> instruction: 0xf7ff4628
     f94:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
     f98:	strdls	sp, [r1], -r0
     f9c:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     fa0:	and	r9, r2, r1, lsl #16
     fa4:	stcl	7, cr15, [sl, #1020]	; 0x3fc
     fa8:	bmi	208fb4 <__snprintf_chk@plt+0x208400>
     fac:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
     fb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     fb4:	subsmi	r9, sl, r3, ror #22
     fb8:	rsblt	sp, r5, r1, lsl #2
     fbc:			; <UNDEFINED> instruction: 0xf7ffbd30
     fc0:	svclt	0x0000ed3a
     fc4:			; <UNDEFINED> instruction: 0x00010fb4
     fc8:	andeq	r0, r0, r0, asr #1
     fcc:	andeq	r0, r1, sl, ror #30
     fd0:			; <UNDEFINED> instruction: 0xb09bb5f0
     fd4:	ldrsbt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
     fd8:			; <UNDEFINED> instruction: 0xf8df460d
     fdc:	strcs	ip, [r0], #-112	; 0xffffff90
     fe0:	strls	r4, [r0], #-1278	; 0xfffffb02
     fe4:	ldrmi	r4, [r7], -r1, lsl #12
     fe8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
     fec:			; <UNDEFINED> instruction: 0x462a461e
     ff0:	andcs	sl, r3, r2, lsl #22
     ff4:	ldrdgt	pc, [r0], -ip
     ff8:	rsbgt	pc, r4, sp, asr #17
     ffc:	stceq	0, cr15, [r0], {79}	; 0x4f
    1000:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1004:	blle	411a8c <__snprintf_chk@plt+0x410ed8>
    1008:			; <UNDEFINED> instruction: 0x46209b10
    100c:			; <UNDEFINED> instruction: 0xf3c19906
    1010:	eorsvs	r1, r9, r0, lsl #2
    1014:	bmi	3990e8 <__snprintf_chk@plt+0x398534>
    1018:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    101c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1020:	subsmi	r9, sl, r9, lsl fp
    1024:	andslt	sp, fp, lr, lsl #2
    1028:	blls	8307f0 <__snprintf_chk@plt+0x82fc3c>
    102c:	blcs	9038 <__snprintf_chk@plt+0x8484>
    1030:	stmdbmi	r8, {r0, r4, r5, r6, r7, ip, lr, pc}
    1034:	stmdami	r8, {r1, r3, r5, r9, sl, lr}
    1038:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    103c:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1040:	strb	r2, [r8, r1]!
    1044:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1048:	andeq	r0, r1, r8, lsr pc
    104c:	andeq	r0, r0, r0, asr #1
    1050:	strdeq	r0, [r1], -lr
    1054:	andeq	r0, r0, ip, asr #6
    1058:	andeq	r0, r0, r2, asr r3
    105c:	svcmi	0x00f0e92d
    1060:	ldrmi	fp, [pc], -fp, lsl #1
    1064:	andls	r4, r4, #64, 22	; 0x10000
    1068:	bmi	100a870 <__snprintf_chk@plt+0x1009cbc>
    106c:	bleq	73d4a8 <__snprintf_chk@plt+0x73c8f4>
    1070:			; <UNDEFINED> instruction: 0xf10d9003
    1074:	ldrbtmi	r0, [sl], #-2592	; 0xfffff5e0
    1078:			; <UNDEFINED> instruction: 0x46b046b1
    107c:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    1080:	movwls	r6, #38939	; 0x981b
    1084:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1088:	stcl	7, cr15, [lr], {255}	; 0xff
    108c:			; <UNDEFINED> instruction: 0xf7ff9605
    1090:	strmi	lr, [r4], -ip, lsl #27
    1094:	eorsle	r2, r3, r0, lsl #16
    1098:			; <UNDEFINED> instruction: 0x3000f9b4
    109c:	mvnsle	r2, r7, lsl #22
    10a0:	msreq	CPSR_fs, r4, lsl #2
    10a4:			; <UNDEFINED> instruction: 0xf7ff4628
    10a8:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
    10ac:	strcc	sp, [r8], #-495	; 0xfffffe11
    10b0:	ldrbmi	r9, [fp], -r0
    10b4:	ldrbmi	r9, [r2], -r3, lsl #16
    10b8:			; <UNDEFINED> instruction: 0xf7ff4621
    10bc:			; <UNDEFINED> instruction: 0xf108ff89
    10c0:	stmdacs	r0, {r0, fp}
    10c4:	blls	535858 <__snprintf_chk@plt+0x534ca4>
    10c8:	blls	22d51c <__snprintf_chk@plt+0x22c968>
    10cc:	sbcsle	r2, lr, r0, lsl #22
    10d0:			; <UNDEFINED> instruction: 0x46204639
    10d4:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    10d8:	eorsle	r2, r5, r0, lsl #16
    10dc:			; <UNDEFINED> instruction: 0xf1099b07
    10e0:	bls	1434ec <__snprintf_chk@plt+0x142938>
    10e4:	lfmle	f4, 2, [r2, #588]	; 0x24c
    10e8:	vst1.8	{d20-d22}, [pc :128], r1
    10ec:	stmdals	r4, {r7, r9, ip, lr}
    10f0:			; <UNDEFINED> instruction: 0xf7ff9305
    10f4:			; <UNDEFINED> instruction: 0xf7ffecee
    10f8:			; <UNDEFINED> instruction: 0x4604ed58
    10fc:	bicle	r2, fp, r0, lsl #16
    1100:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1104:	svceq	0x0000f1b8
    1108:			; <UNDEFINED> instruction: 0xf1b9d026
    110c:	andsle	r0, r3, r0, lsl #30
    1110:	svceq	0x0001f1b9
    1114:	ldmdami	r6, {r0, r2, ip, lr, pc}
    1118:	bls	1129c4 <__snprintf_chk@plt+0x111e10>
    111c:			; <UNDEFINED> instruction: 0xf7ff4478
    1120:	bmi	53c4d0 <__snprintf_chk@plt+0x53b91c>
    1124:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    1128:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    112c:	subsmi	r9, sl, r9, lsl #22
    1130:	andlt	sp, fp, r8, lsl r1
    1134:	svchi	0x00f0e8bd
    1138:	stmdals	r4, {r1, r2, r6, r8, ip, sp, pc}
    113c:	vst1.8	{d20-d22}, [pc :256], r9
    1140:			; <UNDEFINED> instruction: 0xf7ff5280
    1144:	strb	lr, [ip, r6, asr #25]!
    1148:	str	r2, [r0, r1, lsl #12]!
    114c:	strtmi	r4, [sl], -sl, lsl #18
    1150:	ldrbtmi	r2, [r9], #-1
    1154:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    1158:	strtmi	r4, [sl], -r8, lsl #18
    115c:	ldrbtmi	r2, [r9], #-1
    1160:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    1164:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1168:	andeq	r0, r0, r0, asr #1
    116c:	andeq	r0, r1, r2, lsr #29
    1170:	andeq	r0, r0, r8, lsr #5
    1174:	strdeq	r0, [r1], -r2
    1178:	andeq	r0, r0, r6, asr r2
    117c:	andeq	r0, r0, r6, lsr r2
    1180:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
    1184:	mrcmi	3, 0, fp, cr4, cr12, {1}
    1188:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    118c:	strtmi	lr, [r0], -pc
    1190:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1194:			; <UNDEFINED> instruction: 0x4620b918
    1198:	stc	7, cr15, [r0], #1020	; 0x3fc
    119c:			; <UNDEFINED> instruction: 0x4620b190
    11a0:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    11a4:	andle	r3, r9, r1
    11a8:	svcmi	0x0004f855
    11ac:	stfcsd	f3, [sl], {156}	; 0x9c
    11b0:	andcs	sp, sp, sp, ror #3
    11b4:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    11b8:	mvnsle	r3, r1
    11bc:	andcs	r2, r1, r0, lsl #2
    11c0:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    11c4:	ldrtmi	r4, [r1], -r2, lsr #12
    11c8:			; <UNDEFINED> instruction: 0xf7ff2001
    11cc:			; <UNDEFINED> instruction: 0xf855ecd0
    11d0:	stccs	15, cr4, [r0], {4}
    11d4:	ldfltp	f5, [r0, #-940]!	; 0xfffffc54
    11d8:	andeq	r0, r0, sl, lsr r3
    11dc:	ldrdgt	pc, [r4, -pc]
    11e0:	mvnsmi	lr, sp, lsr #18
    11e4:	cfstrdmi	mvd4, [r0, #-1008]	; 0xfffffc10
    11e8:	cfstr64pl	mvdx15, [r3, #692]	; 0x2b4
    11ec:			; <UNDEFINED> instruction: 0xf60d483f
    11f0:	ldcmi	8, cr0, [pc], #-368	; 1088 <__snprintf_chk@plt+0x4d4>
    11f4:	ldrbtmi	r4, [r8], #-1567	; 0xfffff9e1
    11f8:	smlabteq	r1, sp, r9, lr
    11fc:	strls	r4, [r0], #-1148	; 0xfffffb84
    1200:	strbpl	pc, [r2], #1293	; 0x50d	; <UNPREDICTABLE>
    1204:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    1208:	orrpl	pc, r0, #1325400064	; 0x4f000000
    120c:			; <UNDEFINED> instruction: 0x46194616
    1210:	stmdavs	sp!, {r0, r9, sp}
    1214:			; <UNDEFINED> instruction: 0xf04f61e5
    1218:	strbmi	r0, [r0], -r0, lsl #10
    121c:			; <UNDEFINED> instruction: 0xf7ff4d35
    1220:	blmi	d7c550 <__snprintf_chk@plt+0xd7b99c>
    1224:	ldrbtmi	r4, [sp], #-1600	; 0xfffff9c0
    1228:	ldrcc	r4, [ip], #-2356	; 0xfffff6cc
    122c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1230:			; <UNDEFINED> instruction: 0xf7ff681a
    1234:	stmdacs	r0, {r3, r5, r7, sl, fp, sp, lr, pc}
    1238:	ldmdbmi	r1!, {r2, r3, r6, ip, lr, pc}
    123c:	ldmdaeq	ip, {r0, r2, r3, r9, sl, ip, sp, lr, pc}
    1240:			; <UNDEFINED> instruction: 0xf50d2002
    1244:	ldrbtmi	r6, [r9], #-1026	; 0xfffffbfe
    1248:			; <UNDEFINED> instruction: 0xf7ff9105
    124c:	stmdbls	r5, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1250:			; <UNDEFINED> instruction: 0xf7ff2001
    1254:	ldrdcs	lr, [r0, #-184]	; 0xffffff48
    1258:			; <UNDEFINED> instruction: 0xf7ff4640
    125c:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    1260:	andeq	pc, r0, pc, asr #32
    1264:			; <UNDEFINED> instruction: 0xf643bfbe
    1268:	vbic.i32	d23, #3840	; 0x00000f00
    126c:			; <UNDEFINED> instruction: 0xf844033f
    1270:	stcge	12, cr3, [r7], {4}
    1274:	bl	ff33f278 <__snprintf_chk@plt+0xff33e6c4>
    1278:	stmdage	r6, {r1, r9, sl, lr}
    127c:			; <UNDEFINED> instruction: 0xf7ff9206
    1280:	smlabtcs	r0, lr, fp, lr
    1284:	ldrtmi	r4, [sl], -r3, asr #12
    1288:	andcc	r7, fp, r1, lsl #8
    128c:	stmib	sp, {r0, r2, r3, r4, r8, fp, lr}^
    1290:	andcs	r6, r1, r0
    1294:			; <UNDEFINED> instruction: 0xf7ff4479
    1298:	blmi	6fc3a0 <__snprintf_chk@plt+0x6fb7ec>
    129c:	and	r5, r2, sp, ror #17
    12a0:			; <UNDEFINED> instruction: 0xf7ff4620
    12a4:	stmdavs	sl!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    12a8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    12ac:			; <UNDEFINED> instruction: 0xf7ff4620
    12b0:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    12b4:	ldmdbmi	r5, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12b8:	bicpl	pc, r2, #54525952	; 0x3400000
    12bc:	tstcc	ip, #40960	; 0xa000
    12c0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    12c4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    12c8:	qaddle	r4, r1, r9
    12cc:	cfstr64pl	mvdx15, [r3, #52]	; 0x34
    12d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    12d4:	strbmi	r4, [r2], -lr, lsl #18
    12d8:	ldrbtmi	r2, [r9], #-1
    12dc:	bl	fef3f2e0 <__snprintf_chk@plt+0xfef3e72c>
    12e0:	bl	fea3f2e4 <__snprintf_chk@plt+0xfea3e730>
    12e4:	andeq	r0, r1, r4, lsr sp
    12e8:	andeq	r0, r0, r0, asr #1
    12ec:	andeq	r0, r0, lr, lsl #3
    12f0:	muleq	r0, r0, r1
    12f4:	strdeq	r0, [r1], -r2
    12f8:	ldrdeq	r0, [r0], -r8
    12fc:	andeq	r0, r0, r6, asr #3
    1300:			; <UNDEFINED> instruction: 0xfffffcfb
    1304:	andeq	r0, r0, r4, ror #2
    1308:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    130c:	andeq	r0, r1, r8, asr ip
    1310:	andeq	r0, r0, r6, ror #3
    1314:	mvnsmi	lr, #737280	; 0xb4000
    1318:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    131c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1320:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1324:	bl	103f328 <__snprintf_chk@plt+0x103e774>
    1328:	blne	1d92524 <__snprintf_chk@plt+0x1d91970>
    132c:	strhle	r1, [sl], -r6
    1330:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1334:	svccc	0x0004f855
    1338:	strbmi	r3, [sl], -r1, lsl #8
    133c:	ldrtmi	r4, [r8], -r1, asr #12
    1340:	adcmi	r4, r6, #152, 14	; 0x2600000
    1344:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1348:	svclt	0x000083f8
    134c:	andeq	r0, r1, sl, ror #21
    1350:	andeq	r0, r1, r0, ror #21
    1354:	svclt	0x00004770

Disassembly of section .fini:

00001358 <.fini>:
    1358:	push	{r3, lr}
    135c:	pop	{r3, pc}
