// Seed: 2397647504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_4 = 1 ? 1'b0 : 1;
  reg id_4, id_5;
  assign id_5 = id_5;
  initial begin
    id_4 = id_4;
    id_5 <= id_3;
    id_4 = id_2;
  end
endmodule
