
---------- Begin Simulation Statistics ----------
final_tick                                 3782737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732780                       # Number of bytes of host memory used
host_op_rate                                   345080                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.75                       # Real time elapsed on the host
host_tick_rate                               56667889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753889                       # Number of instructions simulated
sim_ops                                      23035036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003783                       # Number of seconds simulated
sim_ticks                                  3782737000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12219224                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9780219                       # number of cc regfile writes
system.cpu.committedInsts                    11753889                       # Number of Instructions Simulated
system.cpu.committedOps                      23035036                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.643657                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.643657                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463525                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4331871                       # number of floating regfile writes
system.cpu.idleCycles                          132047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121905                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434658                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.358280                       # Inst execution rate
system.cpu.iew.exec_refs                      4904618                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533566                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  487280                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4695823                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14152                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               715539                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27265123                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371052                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279937                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25406983                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1795                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                112273                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116614                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                116660                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            295                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80555                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33869212                       # num instructions consuming a value
system.cpu.iew.wb_count                      25241653                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627600                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21256319                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.336427                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25283558                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31860761                       # number of integer regfile reads
system.cpu.int_regfile_writes                19218367                       # number of integer regfile writes
system.cpu.ipc                               1.553622                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.553622                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165812      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17447198     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18919      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630595      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197991      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324038      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11160      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55497      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98688      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49207      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552717      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369477      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866179      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178884      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25686920                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4662968                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9185824                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510163                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5040172                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      297078                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011565                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  129186     43.49%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    363      0.12%     43.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     84      0.03%     43.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   128      0.04%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               160      0.05%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  25292      8.51%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1328      0.45%     52.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            136926     46.09%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3611      1.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21155218                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49931141                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20731490                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26455290                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27262894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25686920                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2229                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4230081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12619                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2030                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6354867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7433428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.455595                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.397915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1475265     19.85%     19.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              408302      5.49%     25.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              548570      7.38%     32.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1213044     16.32%     49.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1269103     17.07%     66.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              852185     11.46%     77.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              825052     11.10%     88.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480559      6.46%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              361348      4.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7433428                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.395282                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282855                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           232787                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4695823                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              715539                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9774050                       # number of misc regfile reads
system.cpu.numCycles                          7565475                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       135694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       272413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2030                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       299968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       299968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  299968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4687                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4687    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4687                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5691500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24827000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            124569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       127685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4880                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       119177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15663                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       393466                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                409129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       657280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16576704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17233984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136719                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136713    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136719                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          268771500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         196989998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8096483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3612                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               128416                       # number of demand (read+write) hits
system.l2.demand_hits::total                   132028                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3612                       # number of overall hits
system.l2.overall_hits::.cpu.data              128416                       # number of overall hits
system.l2.overall_hits::total                  132028                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4689                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1779                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4689                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    138807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224236500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        363043500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    138807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224236500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       363043500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           131326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136717                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          131326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136717                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.329994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034297                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.329994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034297                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78025.295110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77057.216495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77424.504159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78025.295110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77057.216495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77424.504159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    121027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    316114000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    121027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    316114000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.329994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.329994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68030.916245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67063.251977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67430.460751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68030.916245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67063.251977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67430.460751                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       127685                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           127685                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       127685                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       127685                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4876                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4876                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4876                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4876                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              9492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    201554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     201554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         12149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.218701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.218701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75857.922469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75857.922469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    174984500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    174984500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.218701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65857.922469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65857.922469                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    138807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.329994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.329994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78025.295110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78025.295110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    121027000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121027000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.329994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.329994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68030.916245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68030.916245                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        118924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            118924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       119177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        119177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89652.173913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89652.173913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79771.825397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79771.825397                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4113.941951                       # Cycle average of tags in use
system.l2.tags.total_refs                      272404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     58.119053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1596.656307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2517.285644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.076821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.125548                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4603                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.143036                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2183935                       # Number of tag accesses
system.l2.tags.data_accesses                  2183935                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000617750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4687                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4687                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4687                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  299968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     79.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3782648000                       # Total gap between requests
system.mem_ctrls.avgGap                     807050.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       113792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 30081922.163766607642                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 49217273.101460665464                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1778                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47930750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     75793750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26957.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26054.92                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       113792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        299968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1778                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4687                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     30081922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     49217273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         79299195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     30081922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     30081922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     30081922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     49217273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        79299195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4687                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35843250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23435000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          123724500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7647.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26397.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3831                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   352.909953                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   227.222684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   313.881855                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          227     26.90%     26.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          182     21.56%     48.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          110     13.03%     61.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           90     10.66%     72.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           70      8.29%     80.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           34      4.03%     84.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           28      3.32%     87.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      2.49%     90.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           82      9.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                299968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               79.299195                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2598960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1354815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14094360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 298100400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    291063660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1207464960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1814677155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.725964                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3136396750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    126100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    520240250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3512880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1848165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19370820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 298100400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    307985250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1193215200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1824032715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.199189                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3099186000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    126100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    557451000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116614                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1190966                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  643479                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            682                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4234874                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1246813                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28280916                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1535                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 479328                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 233015                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 331393                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27303                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37075129                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68946000                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36606342                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6944662                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398702                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6676421                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2813827                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       745037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           745037                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       745037                       # number of overall hits
system.cpu.icache.overall_hits::total          745037                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6600                       # number of overall misses
system.cpu.icache.overall_misses::total          6600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    241279000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241279000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    241279000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241279000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       751637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       751637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       751637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       751637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008781                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008781                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008781                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008781                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36557.424242                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36557.424242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36557.424242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36557.424242                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          778                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.764706                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4880                       # number of writebacks
system.cpu.icache.writebacks::total              4880                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1207                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1207                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1207                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1207                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    185305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    185305000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185305000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007175                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007175                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007175                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007175                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34360.281847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34360.281847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34360.281847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34360.281847                       # average overall mshr miss latency
system.cpu.icache.replacements                   4880                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       745037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          745037                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    241279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       751637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       751637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36557.424242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36557.424242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1207                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1207                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    185305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34360.281847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34360.281847                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.938080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              750429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            139.174518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.938080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1508666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1508666                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       77566                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  610741                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  513                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 295                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260968                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  364                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464063                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      534237                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           241                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752019                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   855827                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1834857                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4008501                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                617629                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116614                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389117                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2782                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28863800                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11333                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31742880                       # The number of ROB reads
system.cpu.rob.writes                        55014312                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3744929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3744929                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3747031                       # number of overall hits
system.cpu.dcache.overall_hits::total         3747031                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1093410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1093410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1094012                       # number of overall misses
system.cpu.dcache.overall_misses::total       1094012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9728936498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9728936498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9728936498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9728936498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4838339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4838339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4841043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4841043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.225989                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.225987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8897.793598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8897.793598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8892.897425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8892.897425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               701                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.400856                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       127685                       # number of writebacks
system.cpu.dcache.writebacks::total            127685                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       962499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       962499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       962499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       962499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       130911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       130911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       131326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       131326                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1771301998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1771301998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1776373998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1776373998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13530.581830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13530.581830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13526.445624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13526.445624                       # average overall mshr miss latency
system.cpu.dcache.replacements                 130814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3301843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3301843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1081257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1081257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9395592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9395592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4383100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4383100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.246688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8689.508600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8689.508600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       962494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       962494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       118763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       118763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1450210500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1450210500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12210.962168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12210.962168                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       443086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         443086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    333344498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    333344498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27428.988562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27428.988562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    321091498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    321091498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26431.634672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26431.634672                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2102                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2102                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          602                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          602                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.222633                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.222633                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          415                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          415                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5072000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5072000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153476                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153476                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12221.686747                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12221.686747                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.786516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3878357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            131326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.532286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.786516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9813412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9813412                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3782737000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3088328                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2926309                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117282                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545891                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542160                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.853450                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36877                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11813                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8726                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3087                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          464                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4176636                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114897                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6845498                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.364991                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.542695                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2598606     37.96%     37.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          827280     12.09%     50.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          411627      6.01%     56.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          253515      3.70%     59.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          257576      3.76%     63.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           57196      0.84%     64.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           64925      0.95%     65.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80061      1.17%     66.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2294712     33.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6845498                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753889                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035036                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539653                       # Number of memory references committed
system.cpu.commit.loads                       4085082                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257283                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468138                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134212      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318817     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245180      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286820      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035036                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2294712                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753889                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035036                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             908361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15946801                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3088328                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587763                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6403155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  352                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2205                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    751640                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21494                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7433428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.090565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.408296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1915104     25.76%     25.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67173      0.90%     26.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1841227     24.77%     51.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128551      1.73%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   164495      2.21%     55.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114123      1.54%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183169      2.46%     59.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212657      2.86%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2806929     37.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7433428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.408213                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.107839                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
