#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 20 16:12:42 2022
# Process ID: 7288
# Current directory: F:/MastersProgram/LUSIDVIP/UltraSonic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11660 F:\MastersProgram\LUSIDVIP\UltraSonic\UltraSonic.xpr
# Log file: F:/MastersProgram/LUSIDVIP/UltraSonic/vivado.log
# Journal file: F:/MastersProgram/LUSIDVIP/UltraSonic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.xpr
INFO: [Project 1-313] Project file moved from 'F:/MastersProgram/ECE5710/Project/UltraSonic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Nov 20 16:13:43 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 16:15:04 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 16:34:20 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 946.789 ; gain = 1.562
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61E1FA
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Nov 20 16:37:30 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 16:39:00 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Nov 20 16:41:22 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/imports/new/clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clkDiv
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/comp4o1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp4to1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/subReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subreg
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trigger
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sim_1/new/Us_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "us_tb_behav -key {Behavioral:sim_1:Functional:us_tb} -tclbatch {us_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source us_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'us_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1645.508 ; gain = 13.137
launch_runs impl_1 -jobs 4
[Sun Nov 20 16:41:58 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
run 180 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1651.723 ; gain = 0.914
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 16:43:07 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Nov 20 16:50:40 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 16:51:13 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_wave_config {F:/MastersProgram/ECE5710/Project/UltraSonic/us_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trigger
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/imports/Lab2/x7segb8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity x7segb8
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sim_1/new/Us_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 180 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1668.785 ; gain = 0.746
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 16:55:58 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 16:56:33 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 16:57:42 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 16:59:15 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Nov 20 16:59:49 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
[Sun Nov 20 16:59:49 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B61E1FA
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
ERROR: [VRFC 10-1471] type error near current_state ; current type state_type; expected type std_logic_vector [F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd:56]
INFO: [VRFC 10-240] VHDL file F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
save_wave_config {F:/MastersProgram/ECE5710/Project/UltraSonic/us_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "us_tb_behav -key {Behavioral:sim_1:Functional:us_tb} -tclbatch {us_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source us_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'us_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {F:/MastersProgram/ECE5710/Project/UltraSonic/us_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 180 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.410 ; gain = 0.457
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 60 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.000 ; gain = 0.449
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:11:42 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 17:12:16 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 17:13:40 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61E1FA
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
run 60 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B61E1FA
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
save_wave_config {F:/MastersProgram/ECE5710/Project/UltraSonic/us_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "us_tb_behav -key {Behavioral:sim_1:Functional:us_tb} -tclbatch {us_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source us_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'us_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {F:/MastersProgram/ECE5710/Project/UltraSonic/us_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 60 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1696.758 ; gain = 1.727
run 60 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.223 ; gain = 0.465
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 60 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.617 ; gain = 0.055
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:21:16 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 17:21:54 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2533.391 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2533.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2606.090 ; gain = 903.824
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 17:23:31 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys A7 -100T-210292B61E1FA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys A7 -100T-210292B61E1FA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61E1FA
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:29:38 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 17:31:38 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 17:32:46 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:36:57 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 17:37:34 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 17:38:44 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:43:56 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/usControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usTop
INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.srcs/sources_1/new/us_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity us_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkDiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.trigger [trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.us_control [us_control_default]
Compiling architecture behavioral of entity xil_defaultlib.subreg [subreg_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.comp4to1 [comp4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.x7segb8 [x7segb8_default]
Compiling architecture behavioral of entity xil_defaultlib.usTop [ustop_default]
Compiling architecture behavioral of entity xil_defaultlib.us_tb
Built simulation snapshot us_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "us_tb_behav -key {Behavioral:sim_1:Functional:us_tb} -tclbatch {us_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source us_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'us_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {F:/MastersProgram/ECE5710/Project/UltraSonic/us_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'us_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj us_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/MastersProgram/ECE5710Hardware/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba35bbb6f394400992f76d1204ab0698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot us_tb_behav xil_defaultlib.us_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run 60 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2771.344 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:45:01 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 17:45:35 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 17:46:51 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 17:50:22 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 17:51:02 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 17:52:12 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 18:08:07 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 18:09:15 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2782.969 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2782.969 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 18:10:34 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 18:12:02 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 18:12:29 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 18:13:04 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 18:14:24 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 18:17:57 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 18:20:00 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 18:21:15 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
run 15 s
run: Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2792.520 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 20 18:40:37 2022] Launched synth_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 20 18:41:11 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 20 18:43:01 2022] Launched impl_1...
Run output will be captured here: F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/MastersProgram/LUSIDVIP/UltraSonic/UltraSonic.runs/impl_1/usTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
