{
	"route__net": 3307,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 993,
	"route__wirelength__iter:1": 135599,
	"route__drc_errors__iter:2": 492,
	"route__wirelength__iter:2": 135247,
	"route__drc_errors__iter:3": 318,
	"route__wirelength__iter:3": 135134,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 135127,
	"route__drc_errors": 0,
	"route__wirelength": 135127,
	"route__vias": 22793,
	"route__vias__singlecut": 22793,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 490000,
	"design__core__area": 466389,
	"design__instance__count": 9994,
	"design__instance__area": 33080.5,
	"design__instance__count__stdcell": 9994,
	"design__instance__area__stdcell": 33080.5,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.070929,
	"design__instance__utilization__stdcell": 0.070929,
	"design__instance__count__class:fill_cell": 498,
	"design__instance__count__class:tap_cell": 6651,
	"design__instance__count__class:antenna_cell": 69,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 276,
	"design__instance__count__class:inverter": 62,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2916,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}