Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  9 12:27:45 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   226 |
|    Minimum number of control sets                        |   226 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   582 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   226 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |   163 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           53 |
| No           | No                    | Yes                    |             215 |           79 |
| No           | Yes                   | No                     |              53 |           15 |
| Yes          | No                    | No                     |            3718 |         2101 |
| Yes          | No                    | Yes                    |            1372 |          807 |
| Yes          | Yes                   | No                     |             862 |          261 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal             |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp    | BTN_SCAN/p_0_in                        |                                      |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[233][6]_i_1_n_0     |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[86][6]_i_1_n_0      |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[77][6]_i_1_n_0      |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[172][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[238][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[108][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[54][6]_i_1_n_0      |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[200][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[185][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[235][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[187][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[174][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[181][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[214][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[218][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[167][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[166][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[175][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[162][6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                        |                                      |                3 |              4 |         1.33 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[237][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[239][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[186][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[184][7]_i_1_n_0     |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[188][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[191][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[189][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[192][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[190][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[196][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[193][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[194][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[195][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[197][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[199][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[19][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[1][7]_i_1_n_0       |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[202][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[201][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[205][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[203][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[204][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[209][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[20][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[213][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[212][7]_i_1_n_0     |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[211][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[210][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[216][7]_i_1_n_0     |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[215][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[217][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[220][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[221][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[219][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[222][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[224][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[223][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[225][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[226][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[227][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[230][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[231][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[229][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[228][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[232][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[234][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[103][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[0][7]_i_1_n_0       |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[101][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[102][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[109][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[10][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[111][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[124][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[120][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[12][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[126][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[133][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[132][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[137][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[139][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[136][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[13][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[142][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[148][7]_i_1_n_0     |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[152][7]_i_1_n_0     |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[150][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[155][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[158][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[156][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[15][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[161][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[160][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[159][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[163][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[170][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[168][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[169][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[171][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[16][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[173][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[179][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[177][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[180][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[17][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[183][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[182][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[241][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[242][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[243][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[244][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[247][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[248][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[246][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[250][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[249][7]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[24][7]_i_1_n_0      |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[255][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[254][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[252][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[253][7]_i_1_n_0     |                5 |              5 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[28][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[27][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[25][7]_i_1_n_0      |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[34][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[30][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[2][7]_i_1_n_0       |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[32][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[35][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[40][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[4][7]_i_1_n_0       |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[48][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[53][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[52][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[50][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[59][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[60][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[5][7]_i_1_n_0       |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[57][7]_i_1_n_0      |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[62][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[65][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[64][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[67][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[6][7]_i_1_n_0       |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[66][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[71][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[72][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[73][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[76][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[80][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[84][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[87][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[85][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[89][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[8][7]_i_1_n_0       |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[90][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[92][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[93][7]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[96][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[94][7]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[9][7]_i_1_n_0       |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | core/data_ram/uart_char_reg[4]_rep_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     | UART_BUFF/buffer[236][7]_i_1_n_0     |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | UART_BUFF/datao[7]_i_1_n_0             |                                      |                8 |              8 |         1.00 |
|  CLK_GEN/clk_cpu     | UART_BUFF/head0                        | rst_all                              |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/send_reg_0[0]                |                                      |                1 |              8 |         8.00 |
|  led_clk_BUFG        |                                        | DISPLAY/rst_all_reg                  |                3 |              8 |         2.67 |
|  debug_clk           | core/reg_IF_ID/E[0]                    | rst_all                              |                3 |             10 |         3.33 |
|  CLK_GEN/clk_cpu     | core/data_ram/sim_uart_char_valid      | rst_all                              |                4 |             11 |         2.75 |
|  debug_clk           | core/reg_MEM_WB/E[0]                   | rst_all                              |                8 |             11 |         1.38 |
|  CLK100MHZ_IBUF_BUFG |                                        | uart_tx_ctrl/bitTmr                  |                4 |             14 |         3.50 |
|  CLK_GEN/clk_cpu     |                                        |                                      |                5 |             18 |         3.60 |
|  CLK_GEN/clk_disp    |                                        |                                      |                6 |             19 |         3.17 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg             | core/reg_IF_ID/rst_all_reg_0         |               14 |             20 |         1.43 |
|  CLK100MHZ_IBUF_BUFG |                                        | CLK_GEN/led_clk_1                    |                8 |             31 |         3.88 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[8]_0[0]      | rst_all                              |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/txState__0[1]             | uart_tx_ctrl/uart_ready              |                9 |             32 |         3.56 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_10[0]    | rst_all                              |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_11[0]    | rst_all                              |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_3[0]      | rst_all                              |               22 |             32 |         1.45 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[22]_0[0]   | rst_all                              |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[22]_1[0]   | rst_all                              |               22 |             32 |         1.45 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_3[0]   | rst_all                              |               22 |             32 |         1.45 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[26]_4[0]   | rst_all                              |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[21]_0[0]   | rst_all                              |               23 |             32 |         1.39 |
|  debug_clk           | core/reg_EXE_MEM/IR_MEM_reg[21]_1[0]   | rst_all                              |               25 |             32 |         1.28 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg_5[0]      | rst_all                              |               19 |             32 |         1.68 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg_4[0]      | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_9[0]     | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[10]_2[0]     | rst_all                              |               20 |             32 |         1.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0 | rst_all                              |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[7]_1[0]      | rst_all                              |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_3[0]     | rst_all                              |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_1[0]      | rst_all                              |               22 |             32 |         1.45 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_12[0]    | rst_all                              |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_4[0]     | rst_all                              |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[7]_0[0]      | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_8[0]     | rst_all                              |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_13[0]    | rst_all                              |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_4[0]      | rst_all                              |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_0[0]      | rst_all                              |               26 |             32 |         1.23 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[10]_1[0]     | rst_all                              |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[10]_5[0]     | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_0[0]     | rst_all                              |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_1[0]     | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[10]_4[0]     | rst_all                              |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[8]_1[0]      | rst_all                              |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_5[0]      | rst_all                              |               30 |             32 |         1.07 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_7[0]     | rst_all                              |               27 |             32 |         1.19 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[7]_2[0]      | rst_all                              |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[9]_2[0]      | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[10]_3[0]     | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_6[0]     | rst_all                              |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[10]_0[0]     | rst_all                              |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_2[0]     | rst_all                              |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/IR_WB_reg[11]_5[0]     | rst_all                              |               19 |             32 |         1.68 |
|  debug_clk           |                                        |                                      |               21 |             33 |         1.57 |
|  led_clk_BUFG        |                                        |                                      |               18 |             60 |         3.33 |
|  debug_clk           | core/reg_MEM_WB/ALUO_WB[31]_i_1_n_0    |                                      |               16 |             65 |         4.06 |
|  debug_clk           | core/reg_IF_ID/PC_EN_IF                | rst_all                              |               31 |             71 |         2.29 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg             |                                      |               40 |             88 |         2.20 |
|  debug_clk           |                                        | rst_all                              |               79 |            215 |         2.72 |
|  debug_clk           | core/reg_ID_EX/rst_all_reg             |                                      |              120 |            243 |         2.03 |
|  CLK_GEN/clk_cpu     | core/data_ram/E[0]                     |                                      |              631 |           1257 |         1.99 |
| ~debug_clk           | core/reg_EXE_MEM/WR_MEM_reg_0[0]       |                                      |             1284 |           2048 |         1.60 |
+----------------------+----------------------------------------+--------------------------------------+------------------+----------------+--------------+


