```verilog
module edge_detect (
    input wire clk,
    input wire rst_n,
    input wire a,
    output reg rise,
    output reg down
);

reg a_prev;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rise <= 1'b0;
        down <= 1'b0;
        a_prev <= 1'b0;
    end else begin
        rise <= (a && !a_prev);  // Rising edge detected
        down <= (!a && a_prev);  // Falling edge detected
        a_prev <= a;             // Store the previous state of 'a'
    end
end

endmodule
```