name: LPDMA
description: LPDMA1
groupName: LPDMA
registers:
  - name: LPDMA_SECCFGR
    displayName: LPDMA_SECCFGR
    description: LPDMA secure configuration register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEC0
        description: SEC0
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SEC1
        description: SEC1
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SEC2
        description: SEC2
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: SEC3
        description: SEC3
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: LPDMA_PRIVCFGR
    displayName: LPDMA_PRIVCFGR
    description: LPDMA privileged configuration register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PRIV0
        description: PRIV0
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PRIV1
        description: PRIV1
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PRIV2
        description: PRIV2
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PRIV3
        description: PRIV3
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: LPDMA_RCFGLOCKR
    displayName: LPDMA_RCFGLOCKR
    description: LPDMA configuration lock register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LOCK0
        description: LOCK0
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LOCK1
        description: LOCK1
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: LOCK2
        description: LOCK2
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: LOCK3
        description: LOCK3
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: LPDMA_MISR
    displayName: LPDMA_MISR
    description: LPDMA non-secure masked interrupt status register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIS0
        description: MIS0
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: MIS1
        description: MIS1
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MIS2
        description: MIS2
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: MIS3
        description: MIS3
        bitOffset: 3
        bitWidth: 1
        access: read-only
  - name: LPDMA_SMISR
    displayName: LPDMA_SMISR
    description: LPDMA secure masked interrupt status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIS0
        description: MIS0
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: MIS1
        description: MIS1
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MIS2
        description: MIS2
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: MIS3
        description: MIS3
        bitOffset: 3
        bitWidth: 1
        access: read-only
  - name: LPDMA_C0LBAR
    displayName: LPDMA_C0LBAR
    description: LPDMA channel 0 linked-list base address register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of LPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: LPDMA_C0FCR
    displayName: LPDMA_C0FCR
    description: LPDMA channel 0 flag clear register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C0SR
    displayName: LPDMA_C0SR
    description: LPDMA channel 0 status register
    addressOffset: 96
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\nThis idle flag is de-asserted by hardware when the channel is enabled (LPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF to be immediately reported).\nThis idle flag is asserted after hard reset or by hardware when the channel is back in idle state (in suspended or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\nA transfer complete event is a block transfer complete or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode LPDMA_CxTR2.TCEM[1:0]."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\nAn half transfer event is an half block transfer that occurs when half of the bytes of the source block size (rounded-up integer of LPDMA_CxBR1.BNDT[15:0] / 2) has been transferred to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C0CR
    displayName: LPDMA_C0CR
    description: LPDMA channel 0 control register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\nThis bit is write only. Writing 0 has no impact. Writing 1 implies the reset of the following: the channel internal state, SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe reset is effective when the channel is in steady state, meaning one of the following:\n- active channel in suspended state (LPDMA_CxSR.SUSPF = 1 and LPDMA_CxSR.IDLEF = LPDMA_CxCR.EN = 1)\n- channel in disabled state (LPDMA_CxSR.IDLEF = 1 and LPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this channel, the user must explicitly reconfigure the channel including the hardware-modified configuration registers (LPDMA_CxBR1, LPDMA_CxSAR and LPDMA_CxDAR) before enabling again the channel (see the programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports.\nThe software must write 0 in order to resume a suspended channel, following the programming sequence detailed in sequence."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\nFirst the block transfer is executed as defined by the current internal register file until LPDMA_CxBR1.BNDT[15:0 ] =0). Secondly the next linked-list data structure is conditionally uploaded from memory as defined by LPDMA_CxLLR. Then channel execution is completed.\nNote: This bit must be written when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: PRIO
        description: "priority level of the channel x LPDMA transfer versus others\nNote: This bit must be written when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: LPDMA_C0TR1
    displayName: LPDMA_C0TR1
    description: LPDMA channel 0 transfer register 1
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\na source block size must be a multiple of the source data width (LPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and no transfer is issued.\nA source single transfer must have an aligned address with its data width (start address LPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing single\nThe source address, pointed by LPDMA_CxSAR, is kept constant after a single transfer or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: PAM
        description: "padding/alignment mode\nIf DDW_LOG2[1:0]=SDW_LOG2[1:0]: if the data width of a single destination transfer is equal to the data width of a single source transfer, this bit is ignored.\nElse:\nCase 1: If destination data width > source data width\nCase 2: If destination data width < source data width"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated down to the destination data width
            value: 1
      - name: SSEC
        description: "security attribute of the LPDMA transfer from the source\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx =1 . A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\nA destination single transfer must have an aligned address with its data width (start address LPDMA_CxDAR[2:0] versus DDW_LOG2[1:0]). Otherwise a user setting error is reported and none transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing single\nThe destination address, pointed by LPDMA_CxDAR, is kept constant after a single transfer, or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: DSEC
        description: "security attribute of the LPDMA transfer to the destination\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx = 1. A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
  - name: LPDMA_C0TR2
    displayName: LPDMA_C0TR2
    description: LPDMA channel 0 transfer register 2
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "DMA hardware request selection\nThese bits are ignored if channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer). Else, the selected hardware request is internally taken into account as per request.\nNote: The user must not assign a same input hardware request (same REQSEL[4:0] value) to different active DMA channels (LPDMA_CxCR.EN = 1 and LPDMA_CxTR2.SWREQ = 0 for these channels). DMA is not intended to hardware support the case of simultaneous enabled channels incorrectly configured with a same hardware peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SWREQ
        description: "software request\nThis bit is internally taken into account when LPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[4:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored.
            value: 1
      - name: BREQ
        description: "block hardware request\nIf the channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer), this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).
            value: 1
      - name: TRIGM
        description: "trigger mode\nThese bits define the transfer granularity for its conditioning by the trigger.\nIf the channel x is enabled (LPDMA_CxCR.EN asserted) with TRIGPOL[1:0] = 0b00 or 0b11, these TRIGM[1:0] bits are ignored.\nElse, a DMA transfer is conditioned by at least one trigger hit:\nThe LPDMA monitoring of a trigger for channel x is started when the channel is enabled/loaded with a new active trigger configuration: rising or falling edge on a selected trigger (TRIGPOL[1:0] = 0b01 or respectively TRIGPOL[1:0] = 0b10).\nThe monitoring of this trigger is kept active during the triggered and uncompleted (data or link) transfer; and if a new trigger is detected then, this hit is internally memorized to grant the next transfer, as long as the defined rising or falling edge is not modified, and the TRIGSEL[4:0] is not modified, and the channel is enabled.\nTransferring a next LLIn+1 that updates the LPDMA_CxTR2 with a new value for any of TRIGSEL[4:0] or TRIGPOL[1:0], resets the monitoring, trashing the memorized hit of the formerly defined LLIn trigger.\nAfter a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, hitn+2 is lost and not memorized, and a trigger overrun flag is reported (LPDMA_CxSR.TOF = 1), an interrupt is generated if enabled (LPDMA_CxCR.TOIE = 1). The channel is not automatically disabled by hardware due to a trigger overrun."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first single read of each block transfer is conditioned by one hit trigger.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed single level: each programmed single read is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\nThese bits select the trigger event input of the LPDMA transfer (as per Programmed LPDMA1 trigger), with an active trigger event if TRIGPOL[1:0] = 00."
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\nThese bits define the polarity of the selected trigger event input defined by TRIGSEL[4:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\nThese bits define the transfer granularity for the transfer complete and half transfer complete events generation.\nNote: If the initial LLI0 data transfer is null/void (directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] = 0), then neither the complete transfer event nor the half transfer event is generated.\nNote: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: LPDMA_C0BR1
    displayName: LPDMA_C0BR1
    description: LPDMA channel 0 block register 1
    addressOffset: 152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\nBlock size transferred from the source. When the channel is enabled, this field becomes read-only and is decremented, indicating the remaining number of data items in the current source block to be transferred. BNDT[15:0] is programmed in number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last data transfer is completed (BNDT[15:0] = 0):\n- if LPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n- if LPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update bit, this field is internally restored to the programmed value.\n- if all LPDMA_CxLLR.Uxx = 0 and if LPDMA_CxLLR.LA[15:0] = 0, this field is internally restored to the programmed value (infinite/continuous last LLI).\n- if LPDMA_CxLLR = 0, this field is kept as zero following the last LLI data transfer.\nNote: A non-null source block size must be a multiple of the source data width (BNDT[2:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPDMA_C0SAR
    displayName: LPDMA_C0SAR
    description: LPDMA channel 0 source address register
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\nThis field is the pointer to the address from which the next data is read.\nDuring the channel activity, depending on the source addressing mode (LPDMA_CxTR1.SINC), this field is either kept fixed or incremented by the data width (LPDMA_CxTR1.SDW_LOG2[1:0]) after each single source data, reflecting the next address from which data is read.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by LPDMA from the memory, provided the LLI is set with LPDMA_CxLLR.USA = 1.\nNote: A source address must be aligned with the programmed data width of a source single (SA[32:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C0DAR
    displayName: LPDMA_C0DAR
    description: LPDMA channel 0 destination address register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\nThis field is the pointer to the address from which the next data is written.\nDuring the channel activity, depending on the destination addressing mode (LPDMA_CxTR1.DINC), this field is kept fixed or incremented by the data width (LPDMA_CxTR1.DDW_LOG2[21:0]) after each single destination data, reflecting the next address from which data is written.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by DMA from the memory, provided the LLI is set with LPDMA_CxLLR.UDA = 1.\nNote: A destination address must be aligned with the programmed data width of a destination single (DA[2:0] versus LPDMA_CxTR1.DDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C0LLR
    displayName: LPDMA_C0LLR
    description: LPDMA channel 0 linked-list address register
    addressOffset: 204
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0, the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file.\nElse, this field is the pointer to the memory address offset from which the next linked-list data structure is automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file (LPDMA_CxCTR1, LPDMA_CxTR2, LPDMA_CxBR1, LPDMA_CxSAR, LPDMA_CxDAR and LPDMA_CxLLR).\nNote: The user must program the pointer to be 32-bit aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update LPDMA_CxLLR register from memory\nThis bit is used to control the update of the LPDMA_CxLLR register from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update LPDMA_CxDAR register from memory\nThis bit is used to control the update of the LPDMA_CxDAR register from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update LPDMA_CxSAR from memory\nThis bit controls the update of the LPDMA_CxSAR register from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update LPDMA_CxBR1 from memory\nThis bit controls the update of the LPDMA_CxBR1 register from the memory during the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value
            value: 0
          - name: B_0x1
            description: LPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update LPDMA_CxTR2 from memory\nThis bit controls the update of the LPDMA_CxTR2 register from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update LPDMA_CxTR1 from memory\nThis bit controls the update of the LPDMA_CxTR1 register from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR1 update
            value: 1
  - name: LPDMA_C1LBAR
    displayName: LPDMA_C1LBAR
    description: LPDMA channel 1 linked-list base address register
    addressOffset: 208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of LPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: LPDMA_C1FCR
    displayName: LPDMA_C1FCR
    description: LPDMA channel 1 flag clear register
    addressOffset: 220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C1SR
    displayName: LPDMA_C1SR
    description: LPDMA channel 1 status register
    addressOffset: 224
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\nThis idle flag is de-asserted by hardware when the channel is enabled (LPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF to be immediately reported).\nThis idle flag is asserted after hard reset or by hardware when the channel is back in idle state (in suspended or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\nA transfer complete event is a block transfer complete or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode LPDMA_CxTR2.TCEM[1:0]."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\nAn half transfer event is an half block transfer that occurs when half of the bytes of the source block size (rounded-up integer of LPDMA_CxBR1.BNDT[15:0] / 2) has been transferred to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C1CR
    displayName: LPDMA_C1CR
    description: LPDMA channel 1 control register
    addressOffset: 228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\nThis bit is write only. Writing 0 has no impact. Writing 1 implies the reset of the following: the channel internal state, SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe reset is effective when the channel is in steady state, meaning one of the following:\n- active channel in suspended state (LPDMA_CxSR.SUSPF = 1 and LPDMA_CxSR.IDLEF = LPDMA_CxCR.EN = 1)\n- channel in disabled state (LPDMA_CxSR.IDLEF = 1 and LPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this channel, the user must explicitly reconfigure the channel including the hardware-modified configuration registers (LPDMA_CxBR1, LPDMA_CxSAR and LPDMA_CxDAR) before enabling again the channel (see the programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports.\nThe software must write 0 in order to resume a suspended channel, following the programming sequence detailed in sequence."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\nFirst the block transfer is executed as defined by the current internal register file until LPDMA_CxBR1.BNDT[15:0 ] =0). Secondly the next linked-list data structure is conditionally uploaded from memory as defined by LPDMA_CxLLR. Then channel execution is completed.\nNote: This bit must be written when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: PRIO
        description: "priority level of the channel x LPDMA transfer versus others\nNote: This bit must be written when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: LPDMA_C1TR1
    displayName: LPDMA_C1TR1
    description: LPDMA channel 1 transfer register 1
    addressOffset: 272
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\na source block size must be a multiple of the source data width (LPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and no transfer is issued.\nA source single transfer must have an aligned address with its data width (start address LPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing single\nThe source address, pointed by LPDMA_CxSAR, is kept constant after a single transfer or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: PAM
        description: "padding/alignment mode\nIf DDW_LOG2[1:0]=SDW_LOG2[1:0]: if the data width of a single destination transfer is equal to the data width of a single source transfer, this bit is ignored.\nElse:\nCase 1: If destination data width > source data width\nCase 2: If destination data width < source data width"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated down to the destination data width
            value: 1
      - name: SSEC
        description: "security attribute of the LPDMA transfer from the source\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx =1 . A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\nA destination single transfer must have an aligned address with its data width (start address LPDMA_CxDAR[2:0] versus DDW_LOG2[1:0]). Otherwise a user setting error is reported and none transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing single\nThe destination address, pointed by LPDMA_CxDAR, is kept constant after a single transfer, or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: DSEC
        description: "security attribute of the LPDMA transfer to the destination\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx = 1. A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
  - name: LPDMA_C1TR2
    displayName: LPDMA_C1TR2
    description: LPDMA channel 1 transfer register 2
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "DMA hardware request selection\nThese bits are ignored if channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer). Else, the selected hardware request is internally taken into account as per request.\nNote: The user must not assign a same input hardware request (same REQSEL[4:0] value) to different active DMA channels (LPDMA_CxCR.EN = 1 and LPDMA_CxTR2.SWREQ = 0 for these channels). DMA is not intended to hardware support the case of simultaneous enabled channels incorrectly configured with a same hardware peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SWREQ
        description: "software request\nThis bit is internally taken into account when LPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[4:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored.
            value: 1
      - name: BREQ
        description: "block hardware request\nIf the channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer), this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).
            value: 1
      - name: TRIGM
        description: "trigger mode\nThese bits define the transfer granularity for its conditioning by the trigger.\nIf the channel x is enabled (LPDMA_CxCR.EN asserted) with TRIGPOL[1:0] = 0b00 or 0b11, these TRIGM[1:0] bits are ignored.\nElse, a DMA transfer is conditioned by at least one trigger hit:\nThe LPDMA monitoring of a trigger for channel x is started when the channel is enabled/loaded with a new active trigger configuration: rising or falling edge on a selected trigger (TRIGPOL[1:0] = 0b01 or respectively TRIGPOL[1:0] = 0b10).\nThe monitoring of this trigger is kept active during the triggered and uncompleted (data or link) transfer; and if a new trigger is detected then, this hit is internally memorized to grant the next transfer, as long as the defined rising or falling edge is not modified, and the TRIGSEL[4:0] is not modified, and the channel is enabled.\nTransferring a next LLIn+1 that updates the LPDMA_CxTR2 with a new value for any of TRIGSEL[4:0] or TRIGPOL[1:0], resets the monitoring, trashing the memorized hit of the formerly defined LLIn trigger.\nAfter a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, hitn+2 is lost and not memorized, and a trigger overrun flag is reported (LPDMA_CxSR.TOF = 1), an interrupt is generated if enabled (LPDMA_CxCR.TOIE = 1). The channel is not automatically disabled by hardware due to a trigger overrun."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first single read of each block transfer is conditioned by one hit trigger.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed single level: each programmed single read is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\nThese bits select the trigger event input of the LPDMA transfer (as per Programmed LPDMA1 trigger), with an active trigger event if TRIGPOL[1:0] = 00."
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\nThese bits define the polarity of the selected trigger event input defined by TRIGSEL[4:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\nThese bits define the transfer granularity for the transfer complete and half transfer complete events generation.\nNote: If the initial LLI0 data transfer is null/void (directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] = 0), then neither the complete transfer event nor the half transfer event is generated.\nNote: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: LPDMA_C1BR1
    displayName: LPDMA_C1BR1
    description: LPDMA channel 1 block register 1
    addressOffset: 280
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\nBlock size transferred from the source. When the channel is enabled, this field becomes read-only and is decremented, indicating the remaining number of data items in the current source block to be transferred. BNDT[15:0] is programmed in number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last data transfer is completed (BNDT[15:0] = 0):\n- if LPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n- if LPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update bit, this field is internally restored to the programmed value.\n- if all LPDMA_CxLLR.Uxx = 0 and if LPDMA_CxLLR.LA[15:0] = 0, this field is internally restored to the programmed value (infinite/continuous last LLI).\n- if LPDMA_CxLLR = 0, this field is kept as zero following the last LLI data transfer.\nNote: A non-null source block size must be a multiple of the source data width (BNDT[2:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPDMA_C1SAR
    displayName: LPDMA_C1SAR
    description: LPDMA channel 1 source address register
    addressOffset: 284
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\nThis field is the pointer to the address from which the next data is read.\nDuring the channel activity, depending on the source addressing mode (LPDMA_CxTR1.SINC), this field is either kept fixed or incremented by the data width (LPDMA_CxTR1.SDW_LOG2[1:0]) after each single source data, reflecting the next address from which data is read.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by LPDMA from the memory, provided the LLI is set with LPDMA_CxLLR.USA = 1.\nNote: A source address must be aligned with the programmed data width of a source single (SA[32:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C1DAR
    displayName: LPDMA_C1DAR
    description: LPDMA channel 1 destination address register
    addressOffset: 288
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\nThis field is the pointer to the address from which the next data is written.\nDuring the channel activity, depending on the destination addressing mode (LPDMA_CxTR1.DINC), this field is kept fixed or incremented by the data width (LPDMA_CxTR1.DDW_LOG2[21:0]) after each single destination data, reflecting the next address from which data is written.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by DMA from the memory, provided the LLI is set with LPDMA_CxLLR.UDA = 1.\nNote: A destination address must be aligned with the programmed data width of a destination single (DA[2:0] versus LPDMA_CxTR1.DDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C1LLR
    displayName: LPDMA_C1LLR
    description: LPDMA channel 1 linked-list address register
    addressOffset: 332
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0, the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file.\nElse, this field is the pointer to the memory address offset from which the next linked-list data structure is automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file (LPDMA_CxCTR1, LPDMA_CxTR2, LPDMA_CxBR1, LPDMA_CxSAR, LPDMA_CxDAR and LPDMA_CxLLR).\nNote: The user must program the pointer to be 32-bit aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update LPDMA_CxLLR register from memory\nThis bit is used to control the update of the LPDMA_CxLLR register from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update LPDMA_CxDAR register from memory\nThis bit is used to control the update of the LPDMA_CxDAR register from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update LPDMA_CxSAR from memory\nThis bit controls the update of the LPDMA_CxSAR register from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update LPDMA_CxBR1 from memory\nThis bit controls the update of the LPDMA_CxBR1 register from the memory during the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value
            value: 0
          - name: B_0x1
            description: LPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update LPDMA_CxTR2 from memory\nThis bit controls the update of the LPDMA_CxTR2 register from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update LPDMA_CxTR1 from memory\nThis bit controls the update of the LPDMA_CxTR1 register from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR1 update
            value: 1
  - name: LPDMA_C2LBAR
    displayName: LPDMA_C2LBAR
    description: LPDMA channel 2 linked-list base address register
    addressOffset: 336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of LPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: LPDMA_C2FCR
    displayName: LPDMA_C2FCR
    description: LPDMA channel 2 flag clear register
    addressOffset: 348
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C2SR
    displayName: LPDMA_C2SR
    description: LPDMA channel 2 status register
    addressOffset: 352
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\nThis idle flag is de-asserted by hardware when the channel is enabled (LPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF to be immediately reported).\nThis idle flag is asserted after hard reset or by hardware when the channel is back in idle state (in suspended or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\nA transfer complete event is a block transfer complete or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode LPDMA_CxTR2.TCEM[1:0]."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\nAn half transfer event is an half block transfer that occurs when half of the bytes of the source block size (rounded-up integer of LPDMA_CxBR1.BNDT[15:0] / 2) has been transferred to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C2CR
    displayName: LPDMA_C2CR
    description: LPDMA channel 2 control register
    addressOffset: 356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\nThis bit is write only. Writing 0 has no impact. Writing 1 implies the reset of the following: the channel internal state, SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe reset is effective when the channel is in steady state, meaning one of the following:\n- active channel in suspended state (LPDMA_CxSR.SUSPF = 1 and LPDMA_CxSR.IDLEF = LPDMA_CxCR.EN = 1)\n- channel in disabled state (LPDMA_CxSR.IDLEF = 1 and LPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this channel, the user must explicitly reconfigure the channel including the hardware-modified configuration registers (LPDMA_CxBR1, LPDMA_CxSAR and LPDMA_CxDAR) before enabling again the channel (see the programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports.\nThe software must write 0 in order to resume a suspended channel, following the programming sequence detailed in sequence."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\nFirst the block transfer is executed as defined by the current internal register file until LPDMA_CxBR1.BNDT[15:0 ] =0). Secondly the next linked-list data structure is conditionally uploaded from memory as defined by LPDMA_CxLLR. Then channel execution is completed.\nNote: This bit must be written when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: PRIO
        description: "priority level of the channel x LPDMA transfer versus others\nNote: This bit must be written when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: LPDMA_C2TR1
    displayName: LPDMA_C2TR1
    description: LPDMA channel 2 transfer register 1
    addressOffset: 400
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\na source block size must be a multiple of the source data width (LPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and no transfer is issued.\nA source single transfer must have an aligned address with its data width (start address LPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing single\nThe source address, pointed by LPDMA_CxSAR, is kept constant after a single transfer or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: PAM
        description: "padding/alignment mode\nIf DDW_LOG2[1:0]=SDW_LOG2[1:0]: if the data width of a single destination transfer is equal to the data width of a single source transfer, this bit is ignored.\nElse:\nCase 1: If destination data width > source data width\nCase 2: If destination data width < source data width"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated down to the destination data width
            value: 1
      - name: SSEC
        description: "security attribute of the LPDMA transfer from the source\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx =1 . A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\nA destination single transfer must have an aligned address with its data width (start address LPDMA_CxDAR[2:0] versus DDW_LOG2[1:0]). Otherwise a user setting error is reported and none transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing single\nThe destination address, pointed by LPDMA_CxDAR, is kept constant after a single transfer, or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: DSEC
        description: "security attribute of the LPDMA transfer to the destination\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx = 1. A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
  - name: LPDMA_C2TR2
    displayName: LPDMA_C2TR2
    description: LPDMA channel 2 transfer register 2
    addressOffset: 404
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "DMA hardware request selection\nThese bits are ignored if channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer). Else, the selected hardware request is internally taken into account as per request.\nNote: The user must not assign a same input hardware request (same REQSEL[4:0] value) to different active DMA channels (LPDMA_CxCR.EN = 1 and LPDMA_CxTR2.SWREQ = 0 for these channels). DMA is not intended to hardware support the case of simultaneous enabled channels incorrectly configured with a same hardware peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SWREQ
        description: "software request\nThis bit is internally taken into account when LPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[4:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored.
            value: 1
      - name: BREQ
        description: "block hardware request\nIf the channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer), this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).
            value: 1
      - name: TRIGM
        description: "trigger mode\nThese bits define the transfer granularity for its conditioning by the trigger.\nIf the channel x is enabled (LPDMA_CxCR.EN asserted) with TRIGPOL[1:0] = 0b00 or 0b11, these TRIGM[1:0] bits are ignored.\nElse, a DMA transfer is conditioned by at least one trigger hit:\nThe LPDMA monitoring of a trigger for channel x is started when the channel is enabled/loaded with a new active trigger configuration: rising or falling edge on a selected trigger (TRIGPOL[1:0] = 0b01 or respectively TRIGPOL[1:0] = 0b10).\nThe monitoring of this trigger is kept active during the triggered and uncompleted (data or link) transfer; and if a new trigger is detected then, this hit is internally memorized to grant the next transfer, as long as the defined rising or falling edge is not modified, and the TRIGSEL[4:0] is not modified, and the channel is enabled.\nTransferring a next LLIn+1 that updates the LPDMA_CxTR2 with a new value for any of TRIGSEL[4:0] or TRIGPOL[1:0], resets the monitoring, trashing the memorized hit of the formerly defined LLIn trigger.\nAfter a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, hitn+2 is lost and not memorized, and a trigger overrun flag is reported (LPDMA_CxSR.TOF = 1), an interrupt is generated if enabled (LPDMA_CxCR.TOIE = 1). The channel is not automatically disabled by hardware due to a trigger overrun."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first single read of each block transfer is conditioned by one hit trigger.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed single level: each programmed single read is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\nThese bits select the trigger event input of the LPDMA transfer (as per Programmed LPDMA1 trigger), with an active trigger event if TRIGPOL[1:0] = 00."
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\nThese bits define the polarity of the selected trigger event input defined by TRIGSEL[4:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\nThese bits define the transfer granularity for the transfer complete and half transfer complete events generation.\nNote: If the initial LLI0 data transfer is null/void (directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] = 0), then neither the complete transfer event nor the half transfer event is generated.\nNote: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: LPDMA_C2BR1
    displayName: LPDMA_C2BR1
    description: LPDMA channel 2 block register 1
    addressOffset: 408
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\nBlock size transferred from the source. When the channel is enabled, this field becomes read-only and is decremented, indicating the remaining number of data items in the current source block to be transferred. BNDT[15:0] is programmed in number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last data transfer is completed (BNDT[15:0] = 0):\n- if LPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n- if LPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update bit, this field is internally restored to the programmed value.\n- if all LPDMA_CxLLR.Uxx = 0 and if LPDMA_CxLLR.LA[15:0] = 0, this field is internally restored to the programmed value (infinite/continuous last LLI).\n- if LPDMA_CxLLR = 0, this field is kept as zero following the last LLI data transfer.\nNote: A non-null source block size must be a multiple of the source data width (BNDT[2:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPDMA_C2SAR
    displayName: LPDMA_C2SAR
    description: LPDMA channel 2 source address register
    addressOffset: 412
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\nThis field is the pointer to the address from which the next data is read.\nDuring the channel activity, depending on the source addressing mode (LPDMA_CxTR1.SINC), this field is either kept fixed or incremented by the data width (LPDMA_CxTR1.SDW_LOG2[1:0]) after each single source data, reflecting the next address from which data is read.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by LPDMA from the memory, provided the LLI is set with LPDMA_CxLLR.USA = 1.\nNote: A source address must be aligned with the programmed data width of a source single (SA[32:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C2DAR
    displayName: LPDMA_C2DAR
    description: LPDMA channel 2 destination address register
    addressOffset: 416
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\nThis field is the pointer to the address from which the next data is written.\nDuring the channel activity, depending on the destination addressing mode (LPDMA_CxTR1.DINC), this field is kept fixed or incremented by the data width (LPDMA_CxTR1.DDW_LOG2[21:0]) after each single destination data, reflecting the next address from which data is written.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by DMA from the memory, provided the LLI is set with LPDMA_CxLLR.UDA = 1.\nNote: A destination address must be aligned with the programmed data width of a destination single (DA[2:0] versus LPDMA_CxTR1.DDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C2LLR
    displayName: LPDMA_C2LLR
    description: LPDMA channel 2 linked-list address register
    addressOffset: 460
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0, the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file.\nElse, this field is the pointer to the memory address offset from which the next linked-list data structure is automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file (LPDMA_CxCTR1, LPDMA_CxTR2, LPDMA_CxBR1, LPDMA_CxSAR, LPDMA_CxDAR and LPDMA_CxLLR).\nNote: The user must program the pointer to be 32-bit aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update LPDMA_CxLLR register from memory\nThis bit is used to control the update of the LPDMA_CxLLR register from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update LPDMA_CxDAR register from memory\nThis bit is used to control the update of the LPDMA_CxDAR register from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update LPDMA_CxSAR from memory\nThis bit controls the update of the LPDMA_CxSAR register from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update LPDMA_CxBR1 from memory\nThis bit controls the update of the LPDMA_CxBR1 register from the memory during the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value
            value: 0
          - name: B_0x1
            description: LPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update LPDMA_CxTR2 from memory\nThis bit controls the update of the LPDMA_CxTR2 register from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update LPDMA_CxTR1 from memory\nThis bit controls the update of the LPDMA_CxTR1 register from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR1 update
            value: 1
  - name: LPDMA_C3LBAR
    displayName: LPDMA_C3LBAR
    description: LPDMA channel 3 linked-list base address register
    addressOffset: 464
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of LPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: LPDMA_C3FCR
    displayName: LPDMA_C3FCR
    description: LPDMA channel 3 flag clear register
    addressOffset: 476
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C3SR
    displayName: LPDMA_C3SR
    description: LPDMA channel 3 status register
    addressOffset: 480
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\nThis idle flag is de-asserted by hardware when the channel is enabled (LPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF to be immediately reported).\nThis idle flag is asserted after hard reset or by hardware when the channel is back in idle state (in suspended or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\nA transfer complete event is a block transfer complete or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode LPDMA_CxTR2.TCEM[1:0]."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\nAn half transfer event is an half block transfer that occurs when half of the bytes of the source block size (rounded-up integer of LPDMA_CxBR1.BNDT[15:0] / 2) has been transferred to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the corresponding TOF flag
            value: 1
  - name: LPDMA_C3CR
    displayName: LPDMA_C3CR
    description: LPDMA channel 3 control register
    addressOffset: 484
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\nThis bit is write only. Writing 0 has no impact. Writing 1 implies the reset of the following: the channel internal state, SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe reset is effective when the channel is in steady state, meaning one of the following:\n- active channel in suspended state (LPDMA_CxSR.SUSPF = 1 and LPDMA_CxSR.IDLEF = LPDMA_CxCR.EN = 1)\n- channel in disabled state (LPDMA_CxSR.IDLEF = 1 and LPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this channel, the user must explicitly reconfigure the channel including the hardware-modified configuration registers (LPDMA_CxBR1, LPDMA_CxSAR and LPDMA_CxDAR) before enabling again the channel (see the programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports.\nThe software must write 0 in order to resume a suspended channel, following the programming sequence detailed in sequence."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\nFirst the block transfer is executed as defined by the current internal register file until LPDMA_CxBR1.BNDT[15:0 ] =0). Secondly the next linked-list data structure is conditionally uploaded from memory as defined by LPDMA_CxLLR. Then channel execution is completed.\nNote: This bit must be written when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: PRIO
        description: "priority level of the channel x LPDMA transfer versus others\nNote: This bit must be written when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: LPDMA_C3TR1
    displayName: LPDMA_C3TR1
    description: LPDMA channel 3 transfer register 1
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\na source block size must be a multiple of the source data width (LPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and no transfer is issued.\nA source single transfer must have an aligned address with its data width (start address LPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing single\nThe source address, pointed by LPDMA_CxSAR, is kept constant after a single transfer or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: PAM
        description: "padding/alignment mode\nIf DDW_LOG2[1:0]=SDW_LOG2[1:0]: if the data width of a single destination transfer is equal to the data width of a single source transfer, this bit is ignored.\nElse:\nCase 1: If destination data width > source data width\nCase 2: If destination data width < source data width"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated down to the destination data width
            value: 1
      - name: SSEC
        description: "security attribute of the LPDMA transfer from the source\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx =1 . A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a single in bytes\nNote: Setting a 8-byte data width causes a user setting error to be reported and none transfer is issued.\nA destination single transfer must have an aligned address with its data width (start address LPDMA_CxDAR[2:0] versus DDW_LOG2[1:0]). Otherwise a user setting error is reported and none transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing single\nThe destination address, pointed by LPDMA_CxDAR, is kept constant after a single transfer, or is incremented by the offset value corresponding to a contiguous data after a single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed single
            value: 0
          - name: B_0x1
            description: contiguously incremented single
            value: 1
      - name: DSEC
        description: "security attribute of the LPDMA transfer to the destination\nIf LPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register bit. This bit can only be read by a secure software. This bit must be written by a secure software when LPDMA_SECCFGR.SECx = 1. A secure write is ignored when LPDMA_SECCFGR.SECx = 0.\nWhen LPDMA_SECCFGR.SECx is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the LPDMA transfer to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: LPDMA transfer secure
            value: 1
  - name: LPDMA_C3TR2
    displayName: LPDMA_C3TR2
    description: LPDMA channel 3 transfer register 2
    addressOffset: 532
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "DMA hardware request selection\nThese bits are ignored if channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer). Else, the selected hardware request is internally taken into account as per request.\nNote: The user must not assign a same input hardware request (same REQSEL[4:0] value) to different active DMA channels (LPDMA_CxCR.EN = 1 and LPDMA_CxTR2.SWREQ = 0 for these channels). DMA is not intended to hardware support the case of simultaneous enabled channels incorrectly configured with a same hardware peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: SWREQ
        description: "software request\nThis bit is internally taken into account when LPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[4:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored.
            value: 1
      - name: BREQ
        description: "block hardware request\nIf the channel x is activated (LPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a memory-to-memory transfer), this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).
            value: 1
      - name: TRIGM
        description: "trigger mode\nThese bits define the transfer granularity for its conditioning by the trigger.\nIf the channel x is enabled (LPDMA_CxCR.EN asserted) with TRIGPOL[1:0] = 0b00 or 0b11, these TRIGM[1:0] bits are ignored.\nElse, a DMA transfer is conditioned by at least one trigger hit:\nThe LPDMA monitoring of a trigger for channel x is started when the channel is enabled/loaded with a new active trigger configuration: rising or falling edge on a selected trigger (TRIGPOL[1:0] = 0b01 or respectively TRIGPOL[1:0] = 0b10).\nThe monitoring of this trigger is kept active during the triggered and uncompleted (data or link) transfer; and if a new trigger is detected then, this hit is internally memorized to grant the next transfer, as long as the defined rising or falling edge is not modified, and the TRIGSEL[4:0] is not modified, and the channel is enabled.\nTransferring a next LLIn+1 that updates the LPDMA_CxTR2 with a new value for any of TRIGSEL[4:0] or TRIGPOL[1:0], resets the monitoring, trashing the memorized hit of the formerly defined LLIn trigger.\nAfter a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, hitn+2 is lost and not memorized, and a trigger overrun flag is reported (LPDMA_CxSR.TOF = 1), an interrupt is generated if enabled (LPDMA_CxCR.TOIE = 1). The channel is not automatically disabled by hardware due to a trigger overrun."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first single read of each block transfer is conditioned by one hit trigger.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed single level: each programmed single read is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\nThese bits select the trigger event input of the LPDMA transfer (as per Programmed LPDMA1 trigger), with an active trigger event if TRIGPOL[1:0] = 00."
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\nThese bits define the polarity of the selected trigger event input defined by TRIGSEL[4:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\nThese bits define the transfer granularity for the transfer complete and half transfer complete events generation.\nNote: If the initial LLI0 data transfer is null/void (directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] = 0), then neither the complete transfer event nor the half transfer event is generated.\nNote: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with LPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: same as 00
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: LPDMA_C3BR1
    displayName: LPDMA_C3BR1
    description: LPDMA channel 3 block register 1
    addressOffset: 536
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\nBlock size transferred from the source. When the channel is enabled, this field becomes read-only and is decremented, indicating the remaining number of data items in the current source block to be transferred. BNDT[15:0] is programmed in number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last data transfer is completed (BNDT[15:0] = 0):\n- if LPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n- if LPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update bit, this field is internally restored to the programmed value.\n- if all LPDMA_CxLLR.Uxx = 0 and if LPDMA_CxLLR.LA[15:0] = 0, this field is internally restored to the programmed value (infinite/continuous last LLI).\n- if LPDMA_CxLLR = 0, this field is kept as zero following the last LLI data transfer.\nNote: A non-null source block size must be a multiple of the source data width (BNDT[2:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPDMA_C3SAR
    displayName: LPDMA_C3SAR
    description: LPDMA channel 3 source address register
    addressOffset: 540
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\nThis field is the pointer to the address from which the next data is read.\nDuring the channel activity, depending on the source addressing mode (LPDMA_CxTR1.SINC), this field is either kept fixed or incremented by the data width (LPDMA_CxTR1.SDW_LOG2[1:0]) after each single source data, reflecting the next address from which data is read.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by LPDMA from the memory, provided the LLI is set with LPDMA_CxLLR.USA = 1.\nNote: A source address must be aligned with the programmed data width of a source single (SA[32:0] versus LPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C3DAR
    displayName: LPDMA_C3DAR
    description: LPDMA channel 3 destination address register
    addressOffset: 544
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\nThis field is the pointer to the address from which the next data is written.\nDuring the channel activity, depending on the destination addressing mode (LPDMA_CxTR1.DINC), this field is kept fixed or incremented by the data width (LPDMA_CxTR1.DDW_LOG2[21:0]) after each single destination data, reflecting the next address from which data is written.\nIn linked-list mode, after a LLI data transfer is completed, this register is automatically updated by DMA from the memory, provided the LLI is set with LPDMA_CxLLR.UDA = 1.\nNote: A destination address must be aligned with the programmed data width of a destination single (DA[2:0] versus LPDMA_CxTR1.DDW_LOG2[1:0]). Else, a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LPDMA_C3LLR
    displayName: LPDMA_C3LLR
    description: LPDMA channel 3 linked-list address register
    addressOffset: 588
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0, the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file.\nElse, this field is the pointer to the memory address offset from which the next linked-list data structure is automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file (LPDMA_CxCTR1, LPDMA_CxTR2, LPDMA_CxBR1, LPDMA_CxSAR, LPDMA_CxDAR and LPDMA_CxLLR).\nNote: The user must program the pointer to be 32-bit aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update LPDMA_CxLLR register from memory\nThis bit is used to control the update of the LPDMA_CxLLR register from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update LPDMA_CxDAR register from memory\nThis bit is used to control the update of the LPDMA_CxDAR register from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update LPDMA_CxSAR from memory\nThis bit controls the update of the LPDMA_CxSAR register from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: LPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update LPDMA_CxBR1 from memory\nThis bit controls the update of the LPDMA_CxBR1 register from the memory during the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value
            value: 0
          - name: B_0x1
            description: LPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update LPDMA_CxTR2 from memory\nThis bit controls the update of the LPDMA_CxTR2 register from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update LPDMA_CxTR1 from memory\nThis bit controls the update of the LPDMA_CxTR1 register from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no LPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: LPDMA_CxTR1 update
            value: 1
interrupts:
  - name: CH0
    description: LPDMA1 SmartRun channel 0 global interrupt
  - name: CH1
    description: LPDMA1 SmartRun channel 1 global interrupt
  - name: CH2
    description: LPDMA1 SmartRun channel 2 global interrupt
  - name: CH3
    description: LPDMA1 SmartRun channel 3 global interrupt
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
