###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID ug251.eecg)
#  Generated on:      Thu Mar 26 11:14:26 2015
#  Command:           defOut -floorplan -netlist -routing control.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN control ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 188.917 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 53.200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 191417 55700 ) ;

ROW CORE_ROW_0 CORE 2800 2800 FS DO 132 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_1 CORE 2800 15400 N DO 132 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_2 CORE 2800 28000 FS DO 132 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_3 CORE 2800 40600 N DO 132 BY 1 STEP 1400 0
 ;

TRACKS X 700 DO 137 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 137 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 137 STEP 1400 LAYER met1 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met1 ;

GCELLGRID Y 55701 DO 1 STEP 30626 ;
GCELLGRID Y -1 DO 2 STEP 25076 ;
GCELLGRID X 191418 DO 1 STEP 16343 ;
GCELLGRID X 50075 DO 6 STEP 25000 ;
GCELLGRID X -1 DO 2 STEP 25076 ;

COMPONENTS 76 ;
- aaddr_reg\[0\] latsp2 + PLACED ( 56000 40600 ) FN
 ;
- aaddr_reg\[1\] latsp2 + PLACED ( 51800 15400 ) FN
 ;
- opsel_reg\[0\] latsp2 + PLACED ( 77000 2800 ) S
 ;
- opsel_reg\[1\] latsp2 + PLACED ( 93800 2800 ) S
 ;
- baddr_reg\[0\] latsp2 + PLACED ( 89600 28000 ) S
 ;
- baddr_reg\[1\] latsp2 + PLACED ( 95200 15400 ) FN
 ;
- U16 invp3 + PLACED ( 50400 2800 ) FS
 ;
- U17 invp3 + PLACED ( 47600 15400 ) FN
 ;
- U18 invp3 + PLACED ( 30800 2800 ) FS
 ;
- U19 invp3 + PLACED ( 19600 2800 ) S
 ;
- U21 an2p3 + PLACED ( 110600 2800 ) S
 ;
- U22 invp3 + PLACED ( 117600 2800 ) S
 ;
- U53 an2p3 + PLACED ( 162400 15400 ) N
 ;
- U54 an2p3 + PLACED ( 180600 2800 ) FS
 ;
- U55 or2p1 + PLACED ( 82600 15400 ) FN
 ;
- U56 or2p1 + PLACED ( 71400 2800 ) S
 ;
- U57 or2p1 + PLACED ( 40600 28000 ) S
 ;
- U58 or2p1 + PLACED ( 71400 28000 ) FS
 ;
- U59 or2p1 + PLACED ( 84000 28000 ) S
 ;
- U60 or2p1 + PLACED ( 46200 28000 ) FS
 ;
- U61 or2p1 + PLACED ( 106400 28000 ) FS
 ;
- U62 or2p1 + PLACED ( 65800 28000 ) FS
 ;
- opcode_reg\[0\] latrp1 + PLACED ( 128800 28000 ) FS
 ;
- opcode_reg\[1\] latrp1 + PLACED ( 121800 40600 ) N
 ;
- shctl_reg\[0\] latrp1 + PLACED ( 2800 2800 ) S
 ;
- shctl_reg\[1\] latrp1 + PLACED ( 2800 15400 ) FN
 ;
- waddr_reg\[0\] latrp1 + PLACED ( 2800 40600 ) N
 ;
- waddr_reg\[1\] latrp1 + PLACED ( 16800 28000 ) FS
 ;
- opcode_reg\[2\] latrp1 + PLACED ( 140000 40600 ) N
 ;
- U70 no2p2 + PLACED ( 23800 2800 ) S
 ;
- U71 invp6 + PLACED ( 33600 28000 ) S
 ;
- U72 no2p2 + PLACED ( 40600 15400 ) FN
 ;
- U73 invp6 + PLACED ( 33600 15400 ) N
 ;
- U74 no2p2 + PLACED ( 64400 2800 ) S
 ;
- U75 invp6 + PLACED ( 57400 2800 ) FS
 ;
- U76 no2p2 + PLACED ( 113400 15400 ) N
 ;
- U77 invp6 + PLACED ( 112000 28000 ) FS
 ;
- U78 no2p2 + PLACED ( 36400 2800 ) S
 ;
- U79 invp6 + PLACED ( 43400 2800 ) S
 ;
- U80 no2p2 + PLACED ( 51800 28000 ) FS
 ;
- U81 invp6 + PLACED ( 58800 28000 ) S
 ;
- U82 no2p2 + PLACED ( 75600 15400 ) FN
 ;
- U83 invp6 + PLACED ( 77000 28000 ) S
 ;
- U84 no2p2 + PLACED ( 68600 15400 ) N
 ;
- U85 invp6 + PLACED ( 88200 15400 ) FN
 ;
- U86 na3p3 + PLACED ( 2800 28000 ) FS
 ;
- U87 na3p3 + PLACED ( 19600 15400 ) N
 ;
- U88 na3p3 + PLACED ( 19600 40600 ) N
 ;
- U89 na2p3 + PLACED ( 120400 15400 ) FN
 ;
- U90 na2p3 + PLACED ( 120400 28000 ) S
 ;
- U91 na2p3 + PLACED ( 121800 2800 ) S
 ;
- U92 na3p2 + PLACED ( 163800 2800 ) S
 ;
- U93 na3p2 + PLACED ( 128800 15400 ) FN
 ;
- U94 na3p2 + PLACED ( 140000 15400 ) FN
 ;
- U95 na3p2 + PLACED ( 151200 15400 ) FN
 ;
- U96 no3p1 + PLACED ( 179200 15400 ) FN
 ;
- U97 na2p1 + PLACED ( 177800 28000 ) S
 ;
- U98 invp1 + PLACED ( 154000 2800 ) FS
 ;
- U99 na2p1 + PLACED ( 169400 15400 ) N
 ;
- U100 invp1 + PLACED ( 137200 2800 ) S
 ;
- U101 invp1 + PLACED ( 134400 2800 ) S
 ;
- U102 na3p1 + PLACED ( 173600 15400 ) N
 ;
- U103 na3p1 + PLACED ( 145600 28000 ) FS
 ;
- U104 na3p1 + PLACED ( 151200 28000 ) FS
 ;
- U105 na2p1 + PLACED ( 173600 28000 ) S
 ;
- U106 invp1 + PLACED ( 166600 28000 ) FS
 ;
- U107 or2p1 + PLACED ( 182000 28000 ) FS
 ;
- U108 invp1 + PLACED ( 161000 2800 ) S
 ;
- U109 na3p3 + PLACED ( 33600 40600 ) N
 ;
- U110 na2p1 + PLACED ( 141400 2800 ) S
 ;
- U111 na2p1 + PLACED ( 130200 2800 ) S
 ;
- U112 na2p1 + PLACED ( 149800 2800 ) S
 ;
- U113 no2p1 + PLACED ( 169400 28000 ) S
 ;
- U114 na3p1 + PLACED ( 161000 28000 ) S
 ;
- U115 na3p1 + PLACED ( 175000 2800 ) S
 ;
- U116 no2p1 + PLACED ( 156800 28000 ) FS
 ;
END COMPONENTS

PINS 55 ;
- phi1 + NET phi1 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 22600 ) E ;
- phi2 + NET phi2 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 25400 ) E ;
- ctrl[6] + NET ctrl[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 19800 ) E ;
- ctrl[5] + NET ctrl[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 17000 ) E ;
- ctrl[4] + NET ctrl[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 14200 ) E ;
- ctrl[3] + NET ctrl[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 11400 ) E ;
- ctrl[2] + NET ctrl[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 8600 ) E ;
- ctrl[1] + NET ctrl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 5800 ) E ;
- ctrl[0] + NET ctrl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 3000 ) E ;
- L[3] + NET L[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 106600 0 ) N ;
- L[2] + NET L[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 109400 0 ) N ;
- L[1] + NET L[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 112200 0 ) N ;
- L[0] + NET VDD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 115000 0 ) N ;
- M[3] + NET M[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 95400 0 ) N ;
- M[2] + NET M[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 98200 0 ) N ;
- M[1] + NET M[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 101000 0 ) N ;
- M[0] + NET M[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 103800 0 ) N ;
- N[3] + NET N[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 120600 0 ) N ;
- N[2] + NET N[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 123400 0 ) N ;
- N[1] + NET N[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 126200 0 ) N ;
- N[0] + NET N[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 129000 0 ) N ;
- ARdEn[3] + NET ARdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 70200 0 ) N ;
- ARdEn[2] + NET ARdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 56200 0 ) N ;
- ARdEn[1] + NET ARdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 42200 0 ) N ;
- ARdEn[0] + NET ARdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 28200 0 ) N ;
- BRdEn[3] + NET BRdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 67400 0 ) N ;
- BRdEn[2] + NET BRdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 53400 0 ) N ;
- BRdEn[1] + NET BRdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 39400 0 ) N ;
- BRdEn[0] + NET BRdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 25400 0 ) N ;
- WriteEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 64600 0 ) N ;
- WriteEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 50600 0 ) N ;
- WriteEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 36600 0 ) N ;
- WriteEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 22600 0 ) N ;
- FBEn[3] + NET FBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 61800 0 ) N ;
- FBEn[2] + NET FBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 47800 0 ) N ;
- FBEn[1] + NET FBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 33800 0 ) N ;
- FBEn[0] + NET FBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 19800 0 ) N ;
- notFBEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 59000 0 ) N ;
- notFBEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 45000 0 ) N ;
- notFBEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 31000 0 ) N ;
- notFBEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 17000 0 ) N ;
- ASelect + NET ASelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 92600 0 ) N ;
- BSelect + NET BSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 81400 0 ) N ;
- DSelect + NET DSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 78600 0 ) N ;
- zeroSelect + NET zeroSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 89800 0 ) N ;
- shl + NET shl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 3000 0 ) N ;
- notshl + NET notshl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 8600 0 ) N ;
- shr + NET shr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 5800 0 ) N ;
- notshr + NET notshr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 11400 0 ) N ;
- phi1_1 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 14200 0 ) N ;
- phi1_2 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 87000 0 ) N ;
- phi1_3 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 75800 0 ) N ;
- notphi1_1 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 73000 0 ) N ;
- notphi1_2 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 84200 0 ) N ;
- phi2_1 + NET phi2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 117800 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + ROUTED met1 2300 + SHAPE FOLLOWPIN ( 2800 15400 ) ( 187600 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 40600 ) ( 187600 * )
  + USE GROUND
 ;
- VDD  ( * VDD )
  + ROUTED met1 1150 + SHAPE FOLLOWPIN ( 2800 3375 ) ( 187600 * )
    NEW met1 1150 + SHAPE FOLLOWPIN ( 2800 52625 ) ( 187600 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 28000 ) ( 187600 * )
  + USE POWER
 ;
END SPECIALNETS

NETS 99 ;
- ctrl[6]
  ( PIN ctrl[6] ) ( opcode_reg\[2\] D )
  + ROUTED met3 ( 300 19800 0 ) ( 14700 * )
    NEW met3 ( 14700 19800 ) ( * 21700 )
    NEW met3 ( 14700 21700 ) ( 53900 * ) M2_M3
    NEW met2 ( 53900 21700 ) ( * 44100 ) M2_M3
    NEW met3 ( 53900 44100 ) ( 146300 * ) M2_M3
    NEW met2 ( 146300 44100 ) ( * 46200 ) M2_M1
 ;
- ctrl[5]
  ( PIN ctrl[5] ) ( opcode_reg\[1\] D ) ( opsel_reg\[1\] D )
  + ROUTED met2 ( 105700 20300 ) ( * 25900 ) M2_M3
    NEW met3 ( 105700 25900 ) ( 128100 * ) M2_M3
    NEW met2 ( 128100 25900 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 17000 0 ) ( 4900 * )
    NEW met3 ( 4900 17000 ) ( * 17500 )
    NEW met3 ( 4900 17500 ) ( 11900 * )
    NEW met3 ( 11900 16100 ) ( * 17500 )
    NEW met3 ( 11900 16100 ) ( 53900 * ) M2_M3
    NEW met2 ( 53900 16100 ) ( * 20300 ) M2_M3
    NEW met3 ( 53900 20300 ) ( 105700 * ) M2_M3
    NEW met2 ( 105700 9800 ) ( * 20300 )
    NEW met2 ( 105700 9800 ) M2_M1
 ;
- ctrl[4]
  ( PIN ctrl[4] ) ( opcode_reg\[0\] D ) ( opsel_reg\[0\] D )
  + ROUTED met2 ( 88900 14700 ) ( * 16100 )
    NEW met2 ( 88900 16100 ) ( 90300 * )
    NEW met2 ( 90300 16100 ) ( * 21700 ) M2_M3
    NEW met3 ( 90300 21700 ) ( 135100 * ) M2_M3
    NEW met2 ( 135100 21700 ) ( * 35000 ) M2_M1
    NEW met3 ( 300 14200 0 ) ( 28700 * )
    NEW met3 ( 28700 14200 ) ( * 14700 )
    NEW met3 ( 28700 14700 ) ( 88900 * ) M2_M3
    NEW met2 ( 88900 9800 ) ( * 14700 )
    NEW met2 ( 88900 9800 ) M2_M1
 ;
- ctrl[3]
  ( PIN ctrl[3] ) ( waddr_reg\[1\] D ) ( baddr_reg\[1\] D )
  + ROUTED met3 ( 23100 27300 ) ( 107100 * ) M2_M3
    NEW met2 ( 107100 21000 ) ( * 27300 )
    NEW met3 ( 300 11400 0 ) ( 700 * ) M2_M3
    NEW met2 ( 700 11400 ) ( * 27300 ) M2_M3
    NEW met3 ( 700 27300 ) ( 23100 * ) M2_M3
    NEW met2 ( 23100 27300 ) ( * 35000 ) M2_M1
    NEW met2 ( 107100 21000 ) M2_M1
 ;
- ctrl[2]
  ( PIN ctrl[2] ) ( waddr_reg\[0\] D ) ( baddr_reg\[0\] D )
  + ROUTED met3 ( 9100 30100 ) ( 101500 * ) M2_M3
    NEW met2 ( 101500 30100 ) ( * 35000 ) M2_M1
    NEW met3 ( 300 8600 0 ) ( 4900 * )
    NEW met3 ( 4900 8600 ) ( * 10500 ) M2_M3
    NEW met2 ( 4900 10500 ) ( * 28700 ) M2_M3
    NEW met3 ( 4900 28700 ) ( 9100 * ) M2_M3
    NEW met2 ( 9100 28700 ) ( * 30100 ) M2_M3
    NEW met2 ( 9100 30100 ) ( * 46200 ) M2_M1
 ;
- ctrl[1]
  ( PIN ctrl[1] ) ( shctl_reg\[1\] D ) ( aaddr_reg\[1\] D )
  + ROUTED met3 ( 13300 17500 ) ( 63700 * ) M2_M3
    NEW met2 ( 63700 17500 ) ( * 21000 ) M2_M1
    NEW met3 ( 300 5800 0 ) ( 7700 * )
    NEW met3 ( 7700 5800 ) ( * 7700 ) M2_M3
    NEW met2 ( 7700 7700 ) ( * 11900 ) M2_M3
    NEW met3 ( 7700 11900 ) ( 13300 * ) M2_M3
    NEW met2 ( 13300 11900 ) ( * 17500 ) M2_M3
    NEW met2 ( 13300 17500 ) ( * 21000 ) M2_M1
 ;
- ctrl[0]
  ( PIN ctrl[0] ) ( shctl_reg\[0\] D ) ( aaddr_reg\[0\] D )
  + ROUTED met3 ( 13300 9100 ) ( 28700 * ) M2_M3
    NEW met2 ( 28700 9100 ) ( * 42700 ) M2_M3
    NEW met3 ( 28700 42700 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 42700 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 3000 0 ) ( 13300 * )
    NEW met3 ( 13300 3000 ) ( * 6300 ) M2_M3
    NEW met2 ( 13300 6300 ) ( * 9100 ) M2_M3
    NEW met2 ( 13300 9100 ) ( * 9800 ) M2_M1
 ;
- L[3]
  ( PIN L[3] ) ( U91 NQ )
  + ROUTED met2 ( 122500 5600 ) ( 123900 * ) M2_M1
    NEW met2 ( 122500 5600 ) ( * 7700 ) M2_M3
    NEW met3 ( 121100 7700 ) ( 122500 * )
    NEW met3 ( 121100 6300 ) ( * 7700 )
    NEW met3 ( 106600 6300 ) ( 121100 * )
    NEW met2 ( 106600 300 0 ) ( * 6300 ) M2_M3
 ;
- L[2]
  ( PIN L[2] ) ( U95 NQ )
  + ROUTED met2 ( 154700 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 109900 20300 ) ( 154700 * ) M2_M3
    NEW met2 ( 109900 4900 ) ( * 20300 ) M2_M3
    NEW met2 ( 109400 4900 ) ( 109900 * )
    NEW met2 ( 109400 300 0 ) ( * 4900 )
 ;
- L[1]
  ( PIN L[1] ) ( U94 NQ )
  + ROUTED met2 ( 142100 17500 ) ( * 19600 ) M2_M1
    NEW met3 ( 114100 17500 ) ( 142100 * ) M2_M3
    NEW met2 ( 114100 10500 ) ( * 17500 ) M2_M3
    NEW met2 ( 112200 10500 ) ( 114100 * )
    NEW met2 ( 112200 300 0 ) ( * 10500 )
 ;
- M[3]
  ( PIN M[3] ) ( U93 NQ )
  + ROUTED met2 ( 130900 10500 ) ( * 19600 ) M2_M1
    NEW met3 ( 95400 10500 ) ( 130900 * ) M2_M3
    NEW met2 ( 95400 300 0 ) ( * 10500 ) M2_M3
 ;
- M[2]
  ( PIN M[2] ) ( U90 NQ )
  + ROUTED met2 ( 122500 23100 ) ( * 30800 ) M2_M1
    NEW met3 ( 102900 23100 ) ( 122500 * ) M2_M3
    NEW met2 ( 102900 6300 ) ( * 23100 ) M2_M3
    NEW met3 ( 98200 6300 ) ( 102900 * ) M2_M3
    NEW met2 ( 98200 300 0 ) ( * 6300 ) M2_M3
 ;
- M[1]
  ( PIN M[1] ) ( U89 NQ )
  + ROUTED met2 ( 122500 9100 ) ( * 19600 ) M2_M1
    NEW met3 ( 104300 9100 ) ( 122500 * ) M2_M3
    NEW met3 ( 104300 7700 ) ( * 9100 )
    NEW met3 ( 101000 7700 ) ( 104300 * )
    NEW met2 ( 101000 300 0 ) ( * 7700 ) M2_M3
 ;
- M[0]
  ( PIN M[0] ) ( U92 NQ )
  + ROUTED met2 ( 165900 3500 ) ( * 5600 ) M2_M1
    NEW met3 ( 122500 3500 ) ( 165900 * ) M2_M3
    NEW met3 ( 115500 700 ) ( 122500 * )
    NEW met3 ( 122500 700 ) ( * 3500 )
    NEW met3 ( 115500 700 ) ( * 2100 )
    NEW met3 ( 103800 2100 ) ( 115500 * )
    NEW met2 ( 103800 300 0 ) ( * 2100 ) M2_M3
 ;
- N[3]
  ( PIN N[3] ) ( U114 NQ )
  + ROUTED met2 ( 161700 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 119700 28700 ) ( 161700 * ) M2_M3
    NEW met2 ( 119700 7700 ) ( * 28700 ) M2_M3
    NEW met2 ( 119700 7700 ) ( 120600 * )
    NEW met2 ( 120600 300 0 ) ( * 7700 )
 ;
- N[2]
  ( PIN N[2] ) ( U112 NQ )
  + ROUTED met2 ( 151900 2100 ) ( * 5600 ) M2_M1
    NEW met3 ( 125300 2100 ) ( 151900 * ) M2_M3
    NEW met2 ( 123400 2100 ) ( 125300 * ) M2_M3
    NEW met2 ( 123400 300 0 ) ( * 2100 )
 ;
- N[1]
  ( PIN N[1] ) ( U111 NQ )
  + ROUTED met2 ( 132300 700 ) ( * 5600 ) M2_M1
    NEW met1 ( 126200 700 ) ( 132300 * ) M2_M1
    NEW met2 ( 126200 300 0 ) ( * 700 ) M2_M1
 ;
- N[0]
  ( PIN N[0] ) ( U110 NQ )
  + ROUTED met2 ( 142100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 129000 6300 ) ( 142100 * ) M2_M3
    NEW met2 ( 129000 300 0 ) ( * 6300 ) M2_M3
 ;
- ARdEn[3]
  ( PIN ARdEn[3] ) ( U84 NQ )
  + ROUTED met2 ( 70700 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 70200 10500 ) ( 70700 * )
    NEW met2 ( 70200 300 0 ) ( * 10500 )
 ;
- ARdEn[2]
  ( PIN ARdEn[2] ) ( U82 NQ )
  + ROUTED met2 ( 77700 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 55300 10500 ) ( 77700 * ) M2_M3
    NEW met2 ( 55300 4900 ) ( * 10500 ) M2_M3
    NEW met2 ( 55300 4900 ) ( 56200 * )
    NEW met2 ( 56200 300 0 ) ( * 4900 )
 ;
- ARdEn[1]
  ( PIN ARdEn[1] ) ( U80 NQ )
  + ROUTED met2 ( 56700 9100 ) ( * 33600 ) M2_M1
    NEW met3 ( 42700 9100 ) ( 56700 * ) M2_M3
    NEW met2 ( 42700 6300 ) ( * 9100 ) M2_M3
    NEW met2 ( 42200 6300 ) ( 42700 * )
    NEW met2 ( 42200 300 0 ) ( * 6300 )
 ;
- ARdEn[0]
  ( PIN ARdEn[0] ) ( U78 NQ )
  + ROUTED met2 ( 37100 3500 ) ( * 8400 ) M2_M1
    NEW met3 ( 30100 3500 ) ( 37100 * ) M2_M3
    NEW met2 ( 28200 3500 ) ( 30100 * ) M2_M3
    NEW met2 ( 28200 300 0 ) ( * 3500 )
 ;
- BRdEn[3]
  ( PIN BRdEn[3] ) ( U76 NQ )
  + ROUTED met2 ( 115500 11900 ) ( * 18200 ) M2_M1
    NEW met3 ( 93100 11900 ) ( 115500 * ) M2_M3
    NEW met2 ( 93100 9100 ) ( * 11900 ) M2_M3
    NEW met3 ( 67900 9100 ) ( 93100 * ) M2_M3
    NEW met2 ( 67900 7700 ) ( * 9100 ) M2_M3
    NEW met2 ( 67400 7700 ) ( 67900 * )
    NEW met2 ( 67400 300 0 ) ( * 7700 )
 ;
- BRdEn[2]
  ( PIN BRdEn[2] ) ( U74 NQ )
  + ROUTED met2 ( 65100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 63700 6300 ) ( 65100 * ) M2_M3
    NEW met3 ( 63700 6300 ) ( * 7700 )
    NEW met3 ( 52500 7700 ) ( 63700 * )
    NEW met2 ( 52500 4900 ) ( * 7700 ) M2_M3
    NEW met2 ( 52500 4900 ) ( 53400 * )
    NEW met2 ( 53400 300 0 ) ( * 4900 )
 ;
- BRdEn[1]
  ( PIN BRdEn[1] ) ( U72 NQ )
  + ROUTED met2 ( 41300 7700 ) ( * 19600 ) M2_M1
    NEW met3 ( 38500 7700 ) ( 41300 * ) M2_M3
    NEW met2 ( 38500 4900 ) ( * 7700 ) M2_M3
    NEW met2 ( 38500 4900 ) ( 39400 * )
    NEW met2 ( 39400 300 0 ) ( * 4900 )
 ;
- BRdEn[0]
  ( PIN BRdEn[0] ) ( U70 NQ )
  + ROUTED met2 ( 25900 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 25400 6300 ) ( 25900 * )
    NEW met2 ( 25400 300 0 ) ( * 6300 )
 ;
- FBEn[3]
  ( PIN FBEn[3] ) ( U109 NQ ) ( U16 A )
  + ROUTED met3 ( 52500 11900 ) ( 59500 * ) M2_M3
    NEW met2 ( 59500 11900 ) ( 61800 * )
    NEW met2 ( 61800 300 0 ) ( * 11900 )
    NEW met2 ( 46900 38500 ) ( * 44800 ) M2_M1
    NEW met3 ( 46900 38500 ) ( 49700 * ) M2_M3
    NEW met2 ( 49700 20300 ) ( * 38500 )
    NEW met3 ( 49700 20300 ) ( 52500 * ) M2_M3
    NEW met2 ( 52500 11900 ) ( * 20300 )
    NEW met2 ( 52500 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 46900 38500 ) M2_M3
    NEW met3 ( 49700 20300 ) M2_M3
    NEW met2 ( 52500 9800 ) M2_M1
 ;
- FBEn[2]
  ( PIN FBEn[2] ) ( U88 NQ ) ( U17 A )
  + ROUTED met2 ( 51100 10500 ) ( * 21000 ) M2_M1
    NEW met3 ( 46900 10500 ) ( 51100 * ) M2_M3
    NEW met2 ( 46900 7700 ) ( * 10500 ) M2_M3
    NEW met2 ( 46900 7700 ) ( 47800 * )
    NEW met2 ( 47800 300 0 ) ( * 7700 )
    NEW met2 ( 30100 41300 ) ( * 44800 ) M2_M1
    NEW met3 ( 30100 41300 ) ( 51100 * ) M2_M3
    NEW met2 ( 51100 21000 ) ( * 41300 )
    NEW met3 ( 30100 41300 ) M2_M3
 ;
- FBEn[1]
  ( PIN FBEn[1] ) ( U87 NQ ) ( U18 A )
  + ROUTED met2 ( 32900 4900 ) ( * 9800 ) M2_M1
    NEW met2 ( 32900 4900 ) ( 33800 * )
    NEW met2 ( 33800 300 0 ) ( * 4900 )
    NEW met2 ( 32900 9800 ) ( * 18200 ) M2_M1
 ;
- FBEn[0]
  ( PIN FBEn[0] ) ( U86 NQ ) ( U19 A )
  + ROUTED met2 ( 21700 7700 ) ( * 9800 ) M2_M1
    NEW met2 ( 19800 7700 ) ( 21700 * )
    NEW met2 ( 19800 300 0 ) ( * 7700 )
    NEW met2 ( 16100 18900 ) ( * 30800 ) M2_M1
    NEW met3 ( 16100 18900 ) ( 21700 * ) M2_M3
    NEW met2 ( 21700 9800 ) ( * 18900 )
    NEW met3 ( 16100 18900 ) M2_M3
 ;
- notFBEn[3]
  ( PIN notFBEn[3] ) ( PIN WriteEn[3] ) ( U16 NQ )
  + ROUTED met1 ( 59000 700 ) ( 64600 * ) M2_M1
    NEW met2 ( 64600 300 0 ) ( * 700 )
    NEW met2 ( 53900 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 53900 6300 ) ( 56700 * ) M2_M3
    NEW met2 ( 56700 6300 ) ( 59000 * )
    NEW met2 ( 59000 700 ) ( * 6300 )
    NEW met2 ( 59000 300 0 ) ( * 700 ) M2_M1
    NEW met3 ( 53900 6300 ) M2_M3
 ;
- notFBEn[2]
  ( PIN notFBEn[2] ) ( PIN WriteEn[2] ) ( U17 NQ )
  + ROUTED met2 ( 50600 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 49700 2100 ) ( * 18200 ) M2_M1
    NEW met2 ( 49700 2100 ) ( 50600 * )
    NEW met2 ( 50600 700 ) ( * 2100 )
    NEW met1 ( 45000 700 ) ( 50600 * )
    NEW met2 ( 45000 300 0 ) ( * 700 ) M2_M1
 ;
- notFBEn[1]
  ( PIN notFBEn[1] ) ( PIN WriteEn[1] ) ( U18 NQ )
  + ROUTED met2 ( 36600 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 34300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 34300 6300 ) ( 35700 * )
    NEW met2 ( 35700 2100 ) ( * 6300 )
    NEW met2 ( 35700 2100 ) ( 36600 * )
    NEW met2 ( 36600 700 ) ( * 2100 )
    NEW met1 ( 31000 700 ) ( 36600 * )
    NEW met2 ( 31000 300 0 ) ( * 700 ) M2_M1
 ;
- notFBEn[0]
  ( PIN notFBEn[0] ) ( PIN WriteEn[0] ) ( U19 NQ )
  + ROUTED met2 ( 22600 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 21700 2100 ) ( * 5600 ) M2_M1
    NEW met2 ( 21700 2100 ) ( 22600 * )
    NEW met2 ( 22600 700 ) ( * 2100 )
    NEW met1 ( 17000 700 ) ( 22600 * )
    NEW met2 ( 17000 300 0 ) ( * 700 ) M2_M1
 ;
- phi1
  ( PIN phi1_3 ) ( PIN phi1_2 ) ( PIN phi1_1 ) ( PIN phi1 ) ( U85 A ) ( U83 A )
  ( U81 A ) ( U79 A ) ( U77 A ) ( U75 A ) ( U73 A ) ( U71 A )
  ( opcode_reg\[2\] G ) ( waddr_reg\[1\] G ) ( waddr_reg\[0\] G )
  ( shctl_reg\[1\] G ) ( shctl_reg\[0\] G ) ( opcode_reg\[1\] G )
  ( opcode_reg\[0\] G ) ( U22 A )
  + ROUTED met2 ( 17500 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 14700 6300 ) ( 17500 * ) M2_M3
    NEW met2 ( 14700 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 14200 4900 ) ( 14700 * )
    NEW met2 ( 14200 300 0 ) ( * 4900 )
    NEW met3 ( 73500 3500 ) ( 87000 * ) M2_M3
    NEW met2 ( 87000 300 0 ) ( * 3500 )
    NEW met3 ( 58100 16100 ) ( 73500 * ) M2_M3
    NEW met2 ( 73500 3500 ) ( * 16100 )
    NEW met2 ( 73500 3500 ) ( 75800 * )
    NEW met2 ( 75800 300 0 ) ( * 3500 )
    NEW met2 ( 118300 13300 ) ( * 28700 ) M2_M3
    NEW met3 ( 118300 13300 ) ( 121100 * ) M2_M3
    NEW met2 ( 121100 9800 ) ( * 13300 )
    NEW met2 ( 35700 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 60900 18900 ) ( * 31500 ) M2_M3
    NEW met3 ( 58100 18900 ) ( 60900 * ) M2_M3
    NEW met2 ( 58100 16100 ) ( * 18900 ) M2_M3
    NEW met2 ( 58100 9800 ) ( * 16100 ) M2_M3
    NEW met2 ( 37100 11900 ) ( * 21000 ) M2_M1
    NEW met2 ( 37100 21000 ) ( * 31500 ) M2_M3
    NEW met3 ( 37100 11900 ) ( 45500 * ) M2_M3
    NEW met2 ( 45500 9800 ) ( * 11900 )
    NEW met2 ( 60900 31500 ) ( * 35000 ) M2_M1
    NEW met2 ( 80500 31500 ) ( * 35000 ) M2_M1
    NEW met2 ( 91700 21000 ) ( * 25900 ) M2_M3
    NEW met2 ( 130900 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 123900 37100 ) ( * 46200 ) M2_M1
    NEW met3 ( 18900 32900 ) ( 35700 * ) M2_M3
    NEW met3 ( 35700 32900 ) ( 37100 * ) M2_M3
    NEW met2 ( 37100 31500 ) ( * 32900 )
    NEW met3 ( 37100 31500 ) ( 60900 * )
    NEW met3 ( 60900 31500 ) ( 80500 * ) M2_M3
    NEW met2 ( 80500 25900 ) ( * 31500 )
    NEW met3 ( 80500 25900 ) ( 91700 * )
    NEW met2 ( 91700 25900 ) ( * 28700 ) M2_M3
    NEW met3 ( 91700 28700 ) ( 118300 * )
    NEW met2 ( 118300 28700 ) ( * 32900 )
    NEW met2 ( 116900 32900 ) ( 118300 * )
    NEW met2 ( 116900 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 116900 35000 ) ( * 37100 ) M2_M3
    NEW met3 ( 116900 37100 ) ( 123900 * ) M2_M3
    NEW met3 ( 123900 37100 ) ( 130900 * )
    NEW met3 ( 130900 37100 ) ( 140700 * ) M2_M3
    NEW met2 ( 140700 37100 ) ( * 41300 )
    NEW met2 ( 140700 41300 ) ( 142100 * )
    NEW met2 ( 142100 41300 ) ( * 46200 ) M2_M1
    NEW met2 ( 17500 8400 ) ( * 22400 ) M2_M1
    NEW met2 ( 17500 22400 ) ( * 24500 ) M2_M3
    NEW met2 ( 6300 24500 ) ( * 39900 )
    NEW met2 ( 4900 39900 ) ( 6300 * )
    NEW met2 ( 4900 39900 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 22600 0 ) ( 6300 * )
    NEW met3 ( 6300 22600 ) ( * 24500 ) M2_M3
    NEW met3 ( 6300 24500 ) ( 17500 * )
    NEW met3 ( 17500 24500 ) ( 18900 * ) M2_M3
    NEW met2 ( 18900 24500 ) ( * 32900 ) M2_M3
    NEW met2 ( 18900 32900 ) ( * 33600 ) M2_M1
    NEW met3 ( 73500 3500 ) M2_M3
    NEW met3 ( 118300 13300 ) M2_M3
    NEW met2 ( 121100 9800 ) M2_M1
    NEW met2 ( 58100 9800 ) M2_M1
    NEW met3 ( 37100 11900 ) M2_M3
    NEW met2 ( 45500 9800 ) M2_M1
    NEW met2 ( 91700 21000 ) M2_M1
    NEW met2 ( 130900 35000 ) M2_M1
    NEW met3 ( 80500 25900 ) M2_M3
 ;
- phi2
  ( PIN phi2_1 ) ( PIN phi2 ) ( U112 A ) ( U111 A ) ( U110 A ) ( U109 B )
  ( U106 A ) ( U95 C ) ( U94 C ) ( U93 C ) ( U92 C ) ( U91 A ) ( U90 A )
  ( U89 A ) ( U88 A ) ( U87 A ) ( U86 C ) ( U21 B )
  + ROUTED met2 ( 126700 4900 ) ( * 9100 ) M2_M3
    NEW met3 ( 121100 4900 ) ( 126700 * ) M2_M3
    NEW met3 ( 121100 2100 ) ( * 4900 )
    NEW met3 ( 117800 2100 ) ( 121100 * )
    NEW met2 ( 117800 300 0 ) ( * 2100 ) M2_M3
    NEW met2 ( 167300 11900 ) ( * 33600 ) M2_M1
    NEW met2 ( 39900 46200 ) ( * 46900 ) M2_M3
    NEW met2 ( 143500 9100 ) ( * 11200 ) M2_M1
    NEW met2 ( 133700 9100 ) ( * 11200 ) M2_M1
    NEW met3 ( 116900 16100 ) ( 125300 * ) M2_M3
    NEW met2 ( 116900 11200 ) ( * 16100 ) M2_M3
    NEW met2 ( 11900 25900 ) ( * 35000 ) M2_M1
    NEW met2 ( 20300 21000 ) ( * 25900 ) M2_M3
    NEW met3 ( 151900 11900 ) ( 164500 * ) M2_M3
    NEW met3 ( 164500 11900 ) ( 167300 * ) M2_M3
    NEW met2 ( 164500 9800 ) ( * 11900 )
    NEW met1 ( 128100 21000 0 ) ( 129500 * 0 )
    NEW met2 ( 140700 9100 ) ( * 21000 ) M2_M1
    NEW met3 ( 300 25400 0 ) ( 4900 * )
    NEW met3 ( 4900 25400 ) ( * 25900 )
    NEW met3 ( 4900 25900 ) ( 11900 * ) M2_M3
    NEW met3 ( 11900 25900 ) ( 20300 * )
    NEW met2 ( 20300 25900 ) ( * 46200 ) M2_M1
    NEW met2 ( 20300 46200 ) ( * 48300 ) M2_M3
    NEW met3 ( 20300 48300 ) ( 39900 * ) M2_M3
    NEW met2 ( 39900 46900 ) ( * 48300 )
    NEW met3 ( 39900 46900 ) ( 125300 * ) M2_M3
    NEW met2 ( 125300 44100 ) ( * 46900 )
    NEW met2 ( 125300 44100 ) ( 126700 * )
    NEW met2 ( 126700 35000 ) ( * 44100 )
    NEW met2 ( 126700 30100 ) ( * 35000 ) M2_M1
    NEW met2 ( 125300 30100 ) ( 126700 * )
    NEW met2 ( 125300 21000 ) ( * 30100 )
    NEW met2 ( 125300 11900 ) ( * 16100 )
    NEW met2 ( 125300 16100 ) ( * 21000 ) M2_M1
    NEW met2 ( 125300 11900 ) ( 126700 * )
    NEW met2 ( 126700 9100 ) ( * 9800 ) M2_M1
    NEW met2 ( 126700 9800 ) ( * 11900 )
    NEW met3 ( 126700 9100 ) ( 133700 * ) M2_M3
    NEW met3 ( 133700 9100 ) ( 140700 * ) M2_M3
    NEW met3 ( 140700 9100 ) ( 143500 * ) M2_M3
    NEW met3 ( 143500 9100 ) ( 151900 * ) M2_M3
    NEW met2 ( 151900 9100 ) ( * 11200 ) M2_M1
    NEW met2 ( 151900 11200 ) ( * 11900 ) M2_M3
    NEW met2 ( 151900 11900 ) ( * 21000 ) M2_M1
    NEW met2 ( 39900 46200 ) M2_M1
    NEW met2 ( 116900 11200 ) M2_M1
    NEW met2 ( 20300 21000 ) M2_M1
    NEW met2 ( 164500 9800 ) M2_M1
 ;
- ASelect
  ( PIN ASelect ) ( opsel_reg\[1\] NQ )
  + ROUTED met2 ( 97300 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 92600 7700 ) ( 97300 * ) M2_M3
    NEW met2 ( 92600 300 0 ) ( * 7700 ) M2_M3
 ;
- BSelect
  ( PIN BSelect ) ( opsel_reg\[0\] NQ )
  + ROUTED met2 ( 80500 7700 ) ( * 9800 ) M2_M1
    NEW met2 ( 80500 7700 ) ( 81400 * )
    NEW met2 ( 81400 300 0 ) ( * 7700 )
 ;
- DSelect
  ( PIN DSelect ) ( opsel_reg\[0\] Q )
  + ROUTED met2 ( 77700 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 77700 6300 ) ( 78600 * )
    NEW met2 ( 78600 300 0 ) ( * 6300 )
 ;
- zeroSelect
  ( PIN zeroSelect ) ( opsel_reg\[1\] Q )
  + ROUTED met2 ( 94500 12600 ) ( * 14700 ) M2_M3
    NEW met3 ( 90300 14700 ) ( 94500 * )
    NEW met2 ( 90300 7700 ) ( * 14700 ) M2_M3
    NEW met2 ( 89800 7700 ) ( 90300 * )
    NEW met2 ( 89800 300 0 ) ( * 7700 )
    NEW met2 ( 94500 12600 ) M2_M1
 ;
- shl
  ( PIN shl ) ( shctl_reg\[0\] Q )
  + ROUTED met2 ( 3500 3500 ) ( * 5600 ) M2_M1
    NEW met2 ( 3000 3500 ) ( 3500 * )
    NEW met2 ( 3000 300 0 ) ( * 3500 )
 ;
- notshl
  ( PIN notshl ) ( shctl_reg\[0\] NQ )
  + ROUTED met2 ( 6300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 6300 6300 ) ( 8600 * )
    NEW met2 ( 8600 300 0 ) ( * 6300 )
 ;
- shr
  ( PIN shr ) ( shctl_reg\[1\] Q )
  + ROUTED met2 ( 3500 7700 ) ( * 18200 ) M2_M1
    NEW met2 ( 3500 7700 ) ( 4900 * )
    NEW met2 ( 4900 4900 ) ( * 7700 )
    NEW met2 ( 4900 4900 ) ( 5800 * )
    NEW met2 ( 5800 300 0 ) ( * 4900 )
 ;
- notshr
  ( PIN notshr ) ( shctl_reg\[1\] NQ )
  + ROUTED met2 ( 6300 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 6300 16100 ) ( 9100 * ) M2_M3
    NEW met2 ( 9100 16100 ) ( 11400 * )
    NEW met2 ( 11400 300 0 ) ( * 16100 )
    NEW met3 ( 6300 16100 ) M2_M3
 ;
- notphi1_2
  ( PIN notphi1_2 ) ( PIN notphi1_1 ) ( U22 NQ ) ( U21 A )
  + ROUTED met1 ( 73000 700 ) ( 84200 * ) M2_M1
    NEW met2 ( 73000 300 0 ) ( * 700 ) M2_M1
    NEW met1 ( 116900 9800 0 ) ( 118300 * 0 )
    NEW met2 ( 115500 4900 ) ( * 9800 ) M2_M1
    NEW met3 ( 83300 4900 ) ( 115500 * ) M2_M3
    NEW met2 ( 83300 2100 ) ( * 4900 ) M2_M3
    NEW met2 ( 83300 2100 ) ( 84200 * )
    NEW met2 ( 84200 700 ) ( * 2100 )
    NEW met2 ( 84200 300 0 ) ( * 700 )
 ;
- baddr\[0\]
  ( U56 A ) ( U55 A ) ( baddr_reg\[0\] Q )
  + ROUTED met2 ( 90300 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 86100 31500 ) ( 90300 * ) M2_M3
    NEW met2 ( 86100 21000 ) ( * 31500 ) M2_M3
    NEW met2 ( 86100 11900 ) ( * 21000 ) M2_M1
    NEW met3 ( 74900 11900 ) ( 86100 * ) M2_M3
    NEW met2 ( 74900 9800 ) ( * 11900 ) M2_M3
    NEW met2 ( 74900 9800 ) M2_M1
 ;
- aaddr\[0\]
  ( U58 A ) ( U57 A ) ( aaddr_reg\[0\] Q )
  + ROUTED met3 ( 44100 39900 ) ( 56700 * ) M2_M3
    NEW met2 ( 44100 35000 ) ( * 39900 ) M2_M3
    NEW met2 ( 56700 39900 ) ( * 44800 ) M2_M1
    NEW met3 ( 56700 39900 ) ( 73500 * ) M2_M3
    NEW met2 ( 73500 35000 ) ( * 39900 )
    NEW met2 ( 44100 35000 ) M2_M1
    NEW met2 ( 73500 35000 ) M2_M1
 ;
- N13
  ( U21 Q ) ( baddr_reg\[1\] G ) ( baddr_reg\[0\] G ) ( opsel_reg\[1\] G )
  ( opsel_reg\[0\] G ) ( aaddr_reg\[1\] G ) ( aaddr_reg\[0\] G )
  + ROUTED met2 ( 70700 37100 ) ( * 46200 ) M2_M1
    NEW met3 ( 70700 37100 ) ( 104300 * ) M2_M3
    NEW met2 ( 70700 34300 ) ( * 37100 ) M2_M3
    NEW met3 ( 66500 34300 ) ( 70700 * ) M2_M3
    NEW met3 ( 66500 32900 ) ( * 34300 )
    NEW met2 ( 66500 22400 ) ( * 32900 ) M2_M3
    NEW met2 ( 104300 24500 ) ( * 33600 ) M2_M1
    NEW met2 ( 104300 33600 ) ( * 37100 )
    NEW met2 ( 104300 13300 ) ( * 24500 ) M2_M3
    NEW met3 ( 104300 24500 ) ( 109900 * ) M2_M3
    NEW met2 ( 109900 22400 ) ( * 24500 )
    NEW met3 ( 104300 13300 ) ( 108500 * ) M2_M3
    NEW met3 ( 91700 13300 ) ( 104300 * ) M2_M3
    NEW met2 ( 91700 9800 ) ( * 13300 ) M2_M3
    NEW met2 ( 112700 12600 ) ( * 14700 ) M2_M3
    NEW met3 ( 108500 14700 ) ( 112700 * )
    NEW met3 ( 108500 13300 ) ( * 14700 )
    NEW met2 ( 108500 9800 ) ( * 13300 )
    NEW met2 ( 66500 22400 ) M2_M1
    NEW met2 ( 109900 22400 ) M2_M1
    NEW met2 ( 91700 9800 ) M2_M1
    NEW met2 ( 112700 12600 ) M2_M1
    NEW met2 ( 108500 9800 ) M2_M1
 ;
- n23
  ( U103 A ) ( opcode_reg\[1\] NQ )
  + ROUTED met2 ( 135100 42700 ) ( * 44800 ) M2_M1
    NEW met3 ( 135100 42700 ) ( 146300 * ) M2_M3
    NEW met2 ( 146300 35000 ) ( * 42700 )
    NEW met3 ( 135100 42700 ) M2_M3
    NEW met2 ( 146300 35000 ) M2_M1
 ;
- n25
  ( U107 A ) ( opcode_reg\[0\] NQ ) ( U54 A )
  + ROUTED met2 ( 142100 37800 ) ( * 39900 ) M2_M3
    NEW met3 ( 142100 39900 ) ( 184100 * ) M2_M3
    NEW met2 ( 184100 35000 ) ( * 39900 )
    NEW met2 ( 184100 31500 ) ( * 35000 ) M2_M1
    NEW met3 ( 181300 31500 ) ( 184100 * ) M2_M3
    NEW met2 ( 181300 23100 ) ( * 31500 ) M2_M3
    NEW met2 ( 181300 23100 ) ( 182700 * )
    NEW met2 ( 182700 9800 ) ( * 23100 )
    NEW met2 ( 142100 37800 ) M2_M1
    NEW met2 ( 182700 9800 ) M2_M1
 ;
- n27
  ( U88 B ) ( U86 A ) ( waddr_reg\[0\] NQ )
  + ROUTED met2 ( 16100 37100 ) ( * 44100 ) M2_M3
    NEW met3 ( 7700 37100 ) ( 16100 * ) M2_M3
    NEW met2 ( 7700 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 16100 44100 ) ( * 44800 ) M2_M1
    NEW met3 ( 16100 44100 ) ( 25900 * ) M2_M3
    NEW met2 ( 25900 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 7700 35000 ) M2_M1
 ;
- n28
  ( U87 B ) ( U86 B ) ( waddr_reg\[1\] NQ )
  + ROUTED met3 ( 10500 39900 ) ( 27300 * ) M2_M3
    NEW met2 ( 10500 35000 ) ( * 39900 ) M2_M3
    NEW met2 ( 30100 37800 ) ( * 39900 ) M2_M3
    NEW met3 ( 27300 39900 ) ( 30100 * )
    NEW met2 ( 27300 21000 ) ( * 39900 )
    NEW met2 ( 10500 35000 ) M2_M1
    NEW met2 ( 30100 37800 ) M2_M1
    NEW met2 ( 27300 21000 ) M2_M1
 ;
- n29
  ( U61 B ) ( U59 B ) ( baddr_reg\[0\] NQ )
  + ROUTED met2 ( 88900 35000 ) ( 91700 * ) M2_M1
    NEW met1 ( 91700 35000 ) ( 93100 * 0 )
    NEW met2 ( 91700 32900 ) ( * 35000 )
    NEW met3 ( 91700 32900 ) ( 107100 * ) M2_M3
    NEW met2 ( 107100 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 88900 35000 ) M2_M1
    NEW met3 ( 91700 32900 ) M2_M3
 ;
- n30
  ( U61 A ) ( U56 B ) ( baddr_reg\[1\] NQ )
  + ROUTED met3 ( 76300 16100 ) ( 98700 * ) M2_M3
    NEW met2 ( 76300 9800 ) ( * 16100 ) M2_M3
    NEW met2 ( 98700 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 98700 16100 ) ( 108500 * ) M2_M3
    NEW met2 ( 108500 16100 ) ( * 35000 ) M2_M1
    NEW met2 ( 76300 9800 ) M2_M1
 ;
- n31
  ( U62 B ) ( U60 B ) ( aaddr_reg\[0\] NQ )
  + ROUTED met3 ( 46900 37100 ) ( 59500 * ) M2_M3
    NEW met2 ( 46900 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 59500 37100 ) ( * 44800 ) M2_M1
    NEW met3 ( 59500 37100 ) ( 66500 * ) M2_M3
    NEW met2 ( 66500 35000 ) ( * 37100 )
    NEW met2 ( 46900 35000 ) M2_M1
    NEW met2 ( 66500 35000 ) M2_M1
 ;
- n32
  ( U62 A ) ( U58 B ) ( aaddr_reg\[1\] NQ )
  + ROUTED met3 ( 67900 32900 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 55300 21000 ) ( * 23100 ) M2_M3
    NEW met3 ( 55300 23100 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 23100 ) ( * 32900 ) M2_M3
    NEW met2 ( 67900 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 55300 21000 ) M2_M1
 ;
- n33
  ( U95 B ) ( U94 B ) ( U53 Q )
  + ROUTED met3 ( 146300 23100 ) ( 156100 * ) M2_M3
    NEW met2 ( 146300 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 168700 21000 ) ( * 23100 ) M2_M3
    NEW met3 ( 156100 23100 ) ( 168700 * )
    NEW met2 ( 156100 21000 ) ( * 23100 )
    NEW met2 ( 146300 21000 ) M2_M1
    NEW met2 ( 168700 21000 ) M2_M1
    NEW met2 ( 156100 21000 ) M2_M1
 ;
- n34
  ( U105 B ) ( U96 B ) ( U54 Q )
  + ROUTED met3 ( 177100 28700 ) ( 179900 * ) M2_M3
    NEW met2 ( 177100 28700 ) ( * 35000 ) M2_M1
    NEW met2 ( 185500 12600 ) ( * 18900 ) M2_M3
    NEW met3 ( 179900 18900 ) ( 185500 * )
    NEW met2 ( 179900 18900 ) ( * 21000 ) M2_M1
    NEW met2 ( 179900 21000 ) ( * 28700 )
    NEW met3 ( 177100 28700 ) M2_M3
    NEW met2 ( 185500 12600 ) M2_M1
    NEW met3 ( 179900 18900 ) M2_M3
 ;
- n35
  ( U70 A ) ( U55 Q )
  + ROUTED met2 ( 83300 13300 ) ( * 18200 ) M2_M1
    NEW met3 ( 30100 13300 ) ( 83300 * ) M2_M3
    NEW met2 ( 30100 11200 ) ( * 13300 ) M2_M3
    NEW met2 ( 30100 11200 ) M2_M1
 ;
- n36
  ( U74 A ) ( U56 Q )
  + ROUTED met1 ( 70700 11200 0 ) ( 72100 * 0 )
 ;
- n37
  ( U78 A ) ( U57 Q )
  + ROUTED met2 ( 41300 23100 ) ( * 30800 ) M2_M1
    NEW met3 ( 41300 23100 ) ( 44100 * ) M2_M3
    NEW met2 ( 44100 18900 ) ( * 23100 )
    NEW met2 ( 42700 18900 ) ( 44100 * )
    NEW met2 ( 42700 11200 ) ( * 18900 )
    NEW met3 ( 41300 23100 ) M2_M3
    NEW met2 ( 42700 11200 ) M2_M1
 ;
- n38
  ( U82 A ) ( U58 Q )
  + ROUTED met2 ( 76300 24500 ) ( * 30800 ) M2_M1
    NEW met3 ( 76300 24500 ) ( 80500 * ) M2_M3
    NEW met2 ( 80500 21000 ) ( * 24500 )
    NEW met3 ( 76300 24500 ) M2_M3
    NEW met2 ( 80500 21000 ) M2_M1
 ;
- n39
  ( U72 A ) ( U59 Q )
  + ROUTED met2 ( 84700 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 46900 28700 ) ( 84700 * ) M2_M3
    NEW met2 ( 46900 21000 ) ( * 28700 ) M2_M3
    NEW met2 ( 46900 21000 ) M2_M1
 ;
- n40
  ( U80 A ) ( U60 Q )
  + ROUTED met1 ( 51100 35000 0 ) ( 52500 * 0 )
 ;
- n41
  ( U76 A ) ( U61 Q )
  + ROUTED met2 ( 111300 28700 ) ( * 30800 ) M2_M1
    NEW met2 ( 111300 28700 ) ( 114100 * )
    NEW met2 ( 114100 21000 ) ( * 28700 )
    NEW met2 ( 114100 21000 ) M2_M1
 ;
- n42
  ( U84 A ) ( U62 Q )
  + ROUTED met2 ( 70700 21000 ) ( * 30800 ) M2_M1
    NEW met2 ( 70700 21000 ) M2_M1
 ;
- n50
  ( U71 NQ ) ( U70 B )
  + ROUTED met2 ( 35700 23100 ) ( * 30800 ) M2_M1
    NEW met3 ( 25900 23100 ) ( 35700 * ) M2_M3
    NEW met2 ( 25900 9800 ) ( * 23100 ) M2_M3
    NEW met2 ( 25900 9800 ) M2_M1
 ;
- n51
  ( U79 NQ ) ( U78 B )
  + ROUTED met2 ( 44100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 39900 6300 ) ( 44100 * ) M2_M3
    NEW met2 ( 39900 6300 ) ( * 9800 ) M2_M1
    NEW met3 ( 39900 6300 ) M2_M3
 ;
- n52
  ( U73 NQ ) ( U72 B )
  + ROUTED met2 ( 39900 21000 ) ( 42700 * ) M2_M1
    NEW met2 ( 39900 21000 ) M2_M1
 ;
- n53
  ( U59 A ) ( U55 B ) ( baddr_reg\[1\] Q )
  + ROUTED met2 ( 87500 21000 ) ( * 24500 ) M2_M3
    NEW met2 ( 95900 22400 ) ( * 24500 ) M2_M3
    NEW met3 ( 87500 24500 ) ( 95900 * )
    NEW met2 ( 87500 24500 ) ( * 35000 ) M2_M1
    NEW met2 ( 87500 21000 ) M2_M1
    NEW met2 ( 95900 22400 ) M2_M1
 ;
- n54
  ( U81 NQ ) ( U80 B )
  + ROUTED met2 ( 56700 35000 ) ( 59500 * ) M2_M1
    NEW met2 ( 56700 35000 ) M2_M1
 ;
- n55
  ( U60 A ) ( U57 B ) ( aaddr_reg\[1\] Q )
  + ROUTED met3 ( 45500 32900 ) ( 48300 * ) M2_M3
    NEW met2 ( 45500 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 52500 22400 ) ( * 32900 ) M2_M3
    NEW met3 ( 48300 32900 ) ( 52500 * )
    NEW met2 ( 48300 32900 ) ( * 35000 ) M2_M1
    NEW met3 ( 45500 32900 ) M2_M3
    NEW met2 ( 52500 22400 ) M2_M1
 ;
- n56
  ( U75 NQ ) ( U74 B )
  + ROUTED met2 ( 63700 9800 ) ( 66500 * ) M2_M1
    NEW met2 ( 63700 9800 ) M2_M1
 ;
- n57
  ( U83 NQ ) ( U82 B )
  + ROUTED met2 ( 79100 21000 ) ( * 30800 ) M2_M1
    NEW met2 ( 79100 21000 ) M2_M1
 ;
- n58
  ( U77 NQ ) ( U76 B )
  + ROUTED met2 ( 116900 21000 ) ( * 30800 ) M2_M1
    NEW met2 ( 116900 21000 ) M2_M1
 ;
- n59
  ( U85 NQ ) ( U84 B )
  + ROUTED met2 ( 87500 17500 ) ( 88900 * )
    NEW met2 ( 88900 17500 ) ( * 19600 ) M2_M1
    NEW met2 ( 87500 17500 ) ( * 18900 ) M2_M3
    NEW met3 ( 72100 18900 ) ( 87500 * )
    NEW met2 ( 72100 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 72100 18900 ) M2_M3
 ;
- n68
  ( U108 A ) ( U99 NQ ) ( U96 A )
  + ROUTED met2 ( 172900 16100 ) ( * 17500 ) M2_M3
    NEW met3 ( 163100 16100 ) ( 172900 * ) M2_M3
    NEW met2 ( 163100 11200 ) ( * 16100 ) M2_M3
    NEW met2 ( 172900 17500 ) ( * 18200 ) M2_M1
    NEW met3 ( 172900 17500 ) ( 186900 * ) M2_M3
    NEW met2 ( 186900 17500 ) ( * 19600 ) M2_M1
    NEW met2 ( 163100 11200 ) M2_M1
 ;
- n69
  ( U112 B ) ( U108 NQ )
  + ROUTED met2 ( 161700 12600 ) ( * 14700 ) M2_M3
    NEW met3 ( 153300 14700 ) ( 161700 * )
    NEW met2 ( 153300 9800 ) ( * 14700 ) M2_M3
    NEW met2 ( 161700 12600 ) M2_M1
    NEW met2 ( 153300 9800 ) M2_M1
 ;
- n70
  ( U113 B ) ( U106 NQ )
  + ROUTED met2 ( 168700 35000 ) ( 171500 * ) M2_M1
    NEW met2 ( 168700 35000 ) M2_M1
 ;
- n71
  ( U114 C ) ( U113 NQ )
  + ROUTED met2 ( 170100 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 163100 28700 ) ( 170100 * ) M2_M3
    NEW met2 ( 163100 28700 ) ( * 35000 ) M2_M1
    NEW met3 ( 163100 28700 ) M2_M3
 ;
- n72
  ( U114 A ) ( U105 A ) ( U104 C ) ( U103 C ) ( U102 A ) ( opcode_reg\[2\] NQ )
  + ROUTED met2 ( 174300 22400 ) ( * 32900 ) M2_M3
    NEW met2 ( 154700 32900 ) ( * 35000 ) M2_M1
    NEW met3 ( 165900 32900 ) ( 174300 * )
    NEW met3 ( 174300 32900 ) ( 175700 * ) M2_M3
    NEW met2 ( 175700 32900 ) ( * 36400 ) M2_M1
    NEW met2 ( 153300 42700 ) ( * 44800 ) M2_M1
    NEW met3 ( 149100 42700 ) ( 153300 * ) M2_M3
    NEW met2 ( 149100 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 149100 35000 ) ( * 42700 ) M2_M3
    NEW met3 ( 149100 32900 ) ( 154700 * ) M2_M3
    NEW met2 ( 154700 31500 ) ( * 32900 )
    NEW met3 ( 154700 31500 ) ( 165900 * ) M2_M3
    NEW met2 ( 165900 31500 ) ( * 32900 ) M2_M3
    NEW met2 ( 165900 32900 ) ( * 33600 ) M2_M1
    NEW met2 ( 174300 22400 ) M2_M1
    NEW met3 ( 149100 32900 ) M2_M3
    NEW met3 ( 154700 31500 ) M2_M3
 ;
- n73
  ( U115 C ) ( U107 Q ) ( U102 C ) ( U97 B )
  + ROUTED met2 ( 177100 21000 ) ( 178500 * )
    NEW met2 ( 186900 23100 ) ( * 30800 ) M2_M1
    NEW met3 ( 178500 23100 ) ( 186900 * ) M2_M3
    NEW met2 ( 178500 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 178500 16100 ) ( * 21000 )
    NEW met2 ( 177100 16100 ) ( 178500 * )
    NEW met2 ( 177100 9800 ) ( * 16100 )
    NEW met2 ( 186900 30800 ) ( * 32900 ) M2_M3
    NEW met3 ( 181300 32900 ) ( 186900 * )
    NEW met2 ( 181300 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 177100 21000 ) M2_M1
    NEW met2 ( 177100 9800 ) M2_M1
    NEW met3 ( 181300 32900 ) M2_M3
 ;
- n74
  ( U115 NQ ) ( U92 B )
  + ROUTED met2 ( 170100 9800 ) ( 175700 * ) M2_M1
    NEW met2 ( 170100 9800 ) M2_M1
 ;
- n75
  ( U110 B ) ( U102 NQ ) ( U100 A ) ( U92 A )
  + ROUTED met3 ( 139300 13300 ) ( 144900 * ) M2_M3
    NEW met2 ( 139300 11200 ) ( * 13300 ) M2_M3
    NEW met3 ( 144900 13300 ) ( 168700 * ) M2_M3
    NEW met2 ( 144900 9800 ) ( * 13300 )
    NEW met1 ( 175700 18200 ) ( 177100 * 0 )
    NEW met2 ( 175700 13300 ) ( * 18200 ) M2_M1
    NEW met3 ( 168700 13300 ) ( 175700 * ) M2_M3
    NEW met2 ( 168700 6300 ) ( * 13300 )
    NEW met3 ( 168700 6300 ) ( 174300 * ) M2_M3
    NEW met2 ( 174300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 139300 11200 ) M2_M1
    NEW met2 ( 144900 9800 ) M2_M1
    NEW met3 ( 168700 6300 ) M2_M3
 ;
- n76
  ( U101 NQ ) ( U89 B )
  + ROUTED met2 ( 135100 12600 ) ( * 18900 ) M2_M3
    NEW met3 ( 123900 18900 ) ( 135100 * )
    NEW met2 ( 123900 18900 ) ( * 21000 ) M2_M1
    NEW met2 ( 135100 12600 ) M2_M1
    NEW met3 ( 123900 18900 ) M2_M3
 ;
- n77
  ( U115 B ) ( U102 B ) ( U97 A ) ( U96 NQ ) ( U90 B )
  + ROUTED met2 ( 175700 21000 ) ( * 21700 ) M2_M3
    NEW met2 ( 181300 14700 ) ( * 19600 ) M2_M1
    NEW met3 ( 178500 14700 ) ( 181300 * ) M2_M3
    NEW met2 ( 178500 11200 ) ( * 14700 ) M2_M3
    NEW met3 ( 128100 34300 ) ( 178500 * ) M2_M3
    NEW met3 ( 123900 32900 ) ( 128100 * )
    NEW met3 ( 128100 32900 ) ( * 34300 )
    NEW met2 ( 123900 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 181300 19600 ) ( * 21700 ) M2_M3
    NEW met3 ( 175700 21700 ) ( 181300 * )
    NEW met2 ( 175700 21700 ) ( * 24500 ) M2_M3
    NEW met3 ( 175700 24500 ) ( 178500 * ) M2_M3
    NEW met2 ( 178500 24500 ) ( * 34300 )
    NEW met3 ( 178500 34300 ) ( 179900 * ) M2_M3
    NEW met2 ( 179900 34300 ) ( * 36400 ) M2_M1
    NEW met2 ( 175700 21000 ) M2_M1
    NEW met2 ( 178500 11200 ) M2_M1
    NEW met3 ( 123900 32900 ) M2_M3
 ;
- n78
  ( U104 NQ ) ( U98 A ) ( U93 A )
  + ROUTED met3 ( 139300 25900 ) ( 153300 * ) M2_M3
    NEW met2 ( 139300 22400 ) ( * 25900 ) M2_M3
    NEW met2 ( 153300 18900 ) ( * 25900 )
    NEW met2 ( 153300 25900 ) ( * 30800 ) M2_M1
    NEW met2 ( 153300 18900 ) ( 154700 * )
    NEW met2 ( 154700 11200 ) ( * 18900 )
    NEW met2 ( 139300 22400 ) M2_M1
    NEW met2 ( 154700 11200 ) M2_M1
 ;
- n79
  ( U116 A ) ( U113 A ) ( U98 NQ ) ( U96 C )
  + ROUTED met2 ( 172900 30100 ) ( * 35000 ) M2_M1
    NEW met2 ( 157500 30100 ) ( * 35000 ) M2_M1
    NEW met2 ( 156100 12600 ) ( * 18900 )
    NEW met2 ( 156100 18900 ) ( 157500 * )
    NEW met2 ( 157500 18900 ) ( * 30100 ) M2_M3
    NEW met3 ( 157500 30100 ) ( 172900 * ) M2_M3
    NEW met3 ( 172900 30100 ) ( 184100 * ) M2_M3
    NEW met2 ( 184100 21000 ) ( * 30100 )
    NEW met2 ( 156100 12600 ) M2_M1
    NEW met2 ( 184100 21000 ) M2_M1
 ;
- n80
  ( U116 NQ ) ( U53 B )
  + ROUTED met2 ( 160300 27300 ) ( * 30800 ) M2_M1
    NEW met3 ( 160300 27300 ) ( 163100 * ) M2_M3
    NEW met2 ( 163100 19600 ) ( * 27300 )
    NEW met3 ( 160300 27300 ) M2_M3
    NEW met2 ( 163100 19600 ) M2_M1
 ;
- n81
  ( U114 B ) ( U101 A ) ( U97 NQ ) ( U93 B ) ( U53 A )
  + ROUTED met2 ( 136500 11200 ) ( * 16100 ) M2_M3
    NEW met2 ( 178500 37800 ) ( * 41300 ) M2_M3
    NEW met3 ( 164500 41300 ) ( 178500 * )
    NEW met2 ( 164500 35000 ) ( * 41300 ) M2_M3
    NEW met2 ( 164500 21000 ) ( * 35000 ) M2_M1
    NEW met2 ( 164500 17500 ) ( * 21000 ) M2_M1
    NEW met3 ( 143500 17500 ) ( 164500 * ) M2_M3
    NEW met3 ( 143500 16100 ) ( * 17500 )
    NEW met3 ( 133700 16100 ) ( 136500 * )
    NEW met3 ( 136500 16100 ) ( 143500 * )
    NEW met2 ( 133700 16100 ) ( * 21000 ) M2_M1
    NEW met2 ( 136500 11200 ) M2_M1
    NEW met2 ( 178500 37800 ) M2_M1
    NEW met3 ( 133700 16100 ) M2_M3
 ;
- n82
  ( U103 NQ ) ( U99 B ) ( U94 A )
  + ROUTED met2 ( 150500 22400 ) ( * 24500 ) M2_M3
    NEW met2 ( 150500 24500 ) ( * 30800 ) M2_M1
    NEW met3 ( 150500 24500 ) ( 170100 * )
    NEW met3 ( 170100 23100 ) ( * 24500 )
    NEW met3 ( 170100 23100 ) ( 171500 * ) M2_M3
    NEW met2 ( 171500 21000 ) ( * 23100 )
    NEW met2 ( 150500 22400 ) M2_M1
    NEW met2 ( 171500 21000 ) M2_M1
 ;
- n83
  ( U105 NQ ) ( U99 A ) ( U95 A )
  + ROUTED met2 ( 170100 17500 ) ( * 19600 ) M2_M1
    NEW met3 ( 168700 17500 ) ( 170100 * ) M2_M3
    NEW met3 ( 168700 17500 ) ( * 18900 )
    NEW met3 ( 161700 18900 ) ( 168700 * )
    NEW met2 ( 161700 18900 ) ( * 21000 ) M2_M1
    NEW met2 ( 175700 27300 ) ( * 30800 ) M2_M1
    NEW met3 ( 170100 27300 ) ( 175700 * ) M2_M3
    NEW met2 ( 170100 19600 ) ( * 27300 ) M2_M3
    NEW met3 ( 161700 18900 ) M2_M3
 ;
- n84
  ( U111 B ) ( U100 NQ ) ( U91 B )
  + ROUTED met2 ( 132300 7700 ) ( * 9800 ) M2_M1
    NEW met2 ( 136500 5600 ) ( 137900 * ) M2_M1
    NEW met2 ( 136500 5600 ) ( * 7700 ) M2_M3
    NEW met3 ( 125300 7700 ) ( 132300 * ) M2_M3
    NEW met3 ( 132300 7700 ) ( 136500 * )
    NEW met2 ( 125300 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 125300 7700 ) M2_M3
 ;
- opcode[2]
  ( U116 B ) ( opcode_reg\[2\] Q )
  + ROUTED met2 ( 156100 42700 ) ( * 44800 ) M2_M1
    NEW met3 ( 156100 42700 ) ( 158900 * ) M2_M3
    NEW met2 ( 158900 35000 ) ( * 42700 )
    NEW met3 ( 156100 42700 ) M2_M3
    NEW met2 ( 158900 35000 ) M2_M1
 ;
- opcode[1]
  ( U115 A ) ( U107 B ) ( U104 B ) ( opcode_reg\[1\] Q ) ( U54 B )
  + ROUTED met2 ( 153300 36400 ) ( * 37100 ) M2_M3
    NEW met2 ( 181300 9800 ) ( * 11200 ) M2_M1
    NEW met2 ( 179900 9800 ) ( 181300 * )
    NEW met2 ( 137900 41300 ) ( * 44800 ) M2_M1
    NEW met3 ( 137900 41300 ) ( 153300 * ) M2_M3
    NEW met2 ( 153300 37100 ) ( * 41300 )
    NEW met3 ( 153300 37100 ) ( 182700 * ) M2_M3
    NEW met2 ( 182700 24500 ) ( * 35000 ) M2_M1
    NEW met2 ( 182700 35000 ) ( * 37100 )
    NEW met3 ( 182700 24500 ) ( 188300 * ) M2_M3
    NEW met2 ( 188300 13300 ) ( * 24500 )
    NEW met3 ( 181300 13300 ) ( 188300 * ) M2_M3
    NEW met2 ( 181300 11200 ) ( * 13300 ) M2_M3
    NEW met2 ( 153300 36400 ) M2_M1
    NEW met2 ( 179900 9800 ) M2_M1
    NEW met3 ( 137900 41300 ) M2_M3
    NEW met3 ( 182700 24500 ) M2_M3
 ;
- opcode[0]
  ( U104 A ) ( U103 B ) ( opcode_reg\[0\] Q )
  + ROUTED met2 ( 147700 31500 ) ( * 35000 ) M2_M1
    NEW met2 ( 144900 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 144900 31500 ) ( 147700 * ) M2_M3
    NEW met3 ( 147700 31500 ) ( 151900 * ) M2_M3
    NEW met2 ( 151900 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 144900 31500 ) M2_M3
 ;
- waddr[1]
  ( U109 C ) ( U88 C ) ( waddr_reg\[1\] Q )
  + ROUTED met3 ( 32900 44100 ) ( 42700 * ) M2_M3
    NEW met2 ( 42700 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 32900 37800 ) ( * 44100 ) M2_M3
    NEW met2 ( 31500 44100 ) ( 32900 * )
    NEW met2 ( 31500 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 32900 37800 ) M2_M1
 ;
- waddr[0]
  ( U109 A ) ( U87 C ) ( waddr_reg\[0\] Q )
  + ROUTED met2 ( 18900 47600 ) ( * 49700 ) M2_M3
    NEW met3 ( 18900 49700 ) ( 34300 * ) M2_M3
    NEW met2 ( 34300 46200 ) ( * 49700 )
    NEW met2 ( 34300 24500 ) ( * 46200 ) M2_M1
    NEW met3 ( 31500 24500 ) ( 34300 * ) M2_M3
    NEW met2 ( 31500 21000 ) ( * 24500 ) M2_M3
    NEW met2 ( 18900 47600 ) M2_M1
    NEW met2 ( 31500 21000 ) M2_M1
 ;
- VDD
  ( PIN L[0] ) ( opcode_reg\[2\] NR ) ( waddr_reg\[1\] NR )
  ( waddr_reg\[0\] NR ) ( shctl_reg\[1\] NR ) ( shctl_reg\[0\] NR )
  ( opcode_reg\[1\] NR ) ( opcode_reg\[0\] NR ) ( baddr_reg\[1\] NS )
  ( baddr_reg\[0\] NS ) ( opsel_reg\[1\] NS ) ( opsel_reg\[0\] NS )
  ( aaddr_reg\[1\] NS ) ( aaddr_reg\[0\] NS )
  + ROUTED met2 ( 62300 47600 ) ( * 52500 ) M2_M1
    NEW met2 ( 58100 22400 ) ( * 27300 ) M2_M1
    NEW met2 ( 95900 28700 ) ( * 33600 ) M2_M1
    NEW met2 ( 133700 28700 ) ( * 35000 ) M2_M1
    NEW met2 ( 126700 46200 ) ( * 52500 ) M2_M1
    NEW met2 ( 144900 46200 ) ( * 52500 ) M2_M1
    NEW met2 ( 84700 3500 ) ( * 9800 ) M2_M1
    NEW met2 ( 101500 21000 ) ( * 27300 ) M2_M1
    NEW met2 ( 101500 9800 ) ( * 21000 ) M2_M1
    NEW met2 ( 14700 9800 ) ( * 21000 ) M2_M1
    NEW met2 ( 14700 21000 ) ( * 27300 ) M2_M1
    NEW met2 ( 7700 46200 ) ( * 52500 ) M2_M1
    NEW met2 ( 115000 300 0 ) ( * 3375 ) M2_M1
    NEW met2 ( 21700 28700 ) ( * 35000 ) M2_M1
    NEW met2 ( 62300 47600 ) M2_M1
    NEW met2 ( 58100 22400 ) M2_M1
    NEW met2 ( 95900 28700 ) M2_M1
    NEW met2 ( 133700 28700 ) M2_M1
    NEW met2 ( 126700 46200 ) M2_M1
    NEW met2 ( 144900 46200 ) M2_M1
    NEW met2 ( 84700 3500 ) M2_M1
    NEW met2 ( 101500 9800 ) M2_M1
    NEW met2 ( 14700 9800 ) M2_M1
    NEW met2 ( 7700 46200 ) M2_M1
    NEW met2 ( 21700 28700 ) M2_M1
  + USE POWER
 ;
END NETS

END DESIGN
