<!-- title -->
# Computer Organization and Architecture Laboratory (Autumn 2024)

- Assignments written in Verilog
- The structure is such that it builds up to creating a **Mini RISC Processor**
- The final project can be found in the final_proj branch

## Design Details
- Supports 35 single cycle instructions 
- Structural pattern has been followed as much as possible
- Custom ISA and its encoding can be found in  `processer_design.pdf`
- **Control Path** Information and **Datapath** diagram displaying all modules can also be found here


